INFO-FLOW: Workspace C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1 opened at Wed Sep 27 17:40:08 +0200 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 1.08 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 10.336 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.128 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.176 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 10.612 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -enable_dataflow_profiling=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_dataflow_profiling=1
Execute     config_cosim -enable_dataflow_profiling=1 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -enable_fifo_sizing=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_fifo_sizing=1
Execute     config_cosim -enable_fifo_sizing=1 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga
Execute     config_export -output=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=4 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
Execute     config_export -vivado_clock=4 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 11.036 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Command     create_platform done; 0.132 sec.
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.235 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.318 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command     ap_part_info done; 0.128 sec.
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.589 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -enable_dataflow_profiling -enable_fifo_sizing -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: config_cosim -enable_dataflow_profiling -enable_fifo_sizing -tool xsim -trace_level all 
Execute   config_export -flow syn -format ip_catalog -output C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga -rtl verilog -vivado_clock 4 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   set_clock_uncertainty 1.08 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1.08 
Execute   source ./fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./fpga/solution1/directives.tcl
Execute     set_directive_top -name kernel kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name kernel kernel 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.045 GB.
Execute       set_directive_top kernel -name=kernel 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'fpga/kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fpga/kernel.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang fpga/kernel.cpp -foptimization-record-file=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.cpp.clang.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/clang.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.626 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.651 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 11.401 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 42.685 seconds; current allocated memory: 1.051 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.g.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.493 sec.
Execute       run_link_or_opt -opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel -reflow-float-conversion -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.129 sec.
Execute       run_link_or_opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel -mllvm -hls-db-dir -mllvm C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=10 -x ir C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22)
INFO: [HLS 214-186] Unrolling loop 'w_in_second_loop' (fpga/kernel.cpp:173:21) in function 'kernel' completely with a factor of 16 (fpga/kernel.cpp:35:0)
INFO: [HLS 214-359] Unrolling loop 'in_init_loop' (fpga/kernel.cpp:9:16) in function 'initialization': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (fpga/kernel.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'in_init_loop' (fpga/kernel.cpp:9:16) in function 'initialization' completely with a factor of 16 (fpga/kernel.cpp:5:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'in_init_loop' (fpga/kernel.cpp:9:16) in function 'initialization' has been removed because the loop is unrolled completely (fpga/kernel.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_1' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22) in function 'cordic_apfixed::cordic_circ_apfixed<35, 3, 0>' completely with a factor of 35 (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:79:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_87_1' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87:22) in function 'cordic_apfixed::cordic_circ_apfixed<35, 3, 0>' has been removed because the loop is unrolled completely (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:79:0)
INFO: [HLS 214-178] Inlining function 'void cordic_apfixed::circ_range_redux<33, 6, 34>(ap_ufixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<2>&, ap_ufixed<34, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void cordic_apfixed::generic_sincos<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<((33) - (6)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<((33) - (6)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:228:0)
INFO: [HLS 214-178] Inlining function 'void cordic_apfixed::generic_sincos<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<((33) - (6)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<((33) - (6)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_fixed<((33) - (6)) + (2), 2, (ap_q_mode)5, (ap_o_mode)3, 0> hls::sin<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1934:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0> hls::fabs<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1404:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<32, 5>(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0> hls::fabs<32, 5>(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>)' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1404:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0> hls::fabs<33, 6>(ap_fixed<33, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'kernel(ap_fixed<32, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool*, unsigned int*)' (fpga/kernel.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'f': Complete partitioning on dimension 1. (fpga/kernel.cpp:46:18)
INFO: [HLS 214-248] Applying array_partition to 'vp': Complete partitioning on dimension 1. (fpga/kernel.cpp:46:27)
INFO: [HLS 214-248] Applying array_partition to 'v': Complete partitioning on dimension 1. (fpga/kernel.cpp:46:37)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fpga/kernel.cpp:202:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/../../../kernel.xml -> C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 26.087 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.052 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 4.237 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.289 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::fabs<32, 5>' into 'kernel' (fpga/kernel.cpp:177) automatically.
Command         transform done; 2.576 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] fpga/kernel.cpp:64: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.686 seconds; current allocated memory: 1.093 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.g.1.bc to C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (fpga/kernel.cpp:8) in function 'initialization' automatically.
INFO: [XFORM 203-510] Pipelining loop 'no_e_in_first_loop' (fpga/kernel.cpp:70) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'no_e_cpy_third_and_fourth_loop' (fpga/kernel.cpp:96) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_first_loop' (fpga/kernel.cpp:122) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'cpy_third_and_fourth_loop' (fpga/kernel.cpp:141) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'w_second_loop' (fpga/kernel.cpp:170) in function 'kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'kernel' automatically.
INFO: [XFORM 203-602] Inlining function 'hls::fabs<32, 5>' into 'kernel' (fpga/kernel.cpp:177) automatically.
Command         transform done; 11.9 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fpga/kernel.cpp:64:24) to (fpga/kernel.cpp:64:24) in function 'kernel'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fpga/kernel.cpp:126:18) to (fpga/kernel.cpp:202:2) in function 'kernel'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1939:3) in function 'hls::sin<33, 6>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<35, 3, 0>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'ap_fixed_base<32, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (fpga/kernel.cpp:35:18)...16 expression(s) balanced.
Command         transform done; 2.969 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 14.874 seconds; current allocated memory: 1.137 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'ap_fixed_base<32, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base' (fpga/kernel.cpp:12:28) in function 'initialization' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'ap_fixed_base<32, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base' (fpga/kernel.cpp:20:23) in function 'initialization' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-541] Flattening a loop nest 'no_e_first_loop' (fpga/kernel.cpp:68:19) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'first_loop' (fpga/kernel.cpp:120:14) in function 'kernel'.
WARNING: [HLS 200-960] Cannot flatten loop 'while_loop' (fpga/kernel.cpp:64:14) in function 'kernel' more than one sub loop.
Execute           auto_get_db
Command         transform done; 8.162 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.163 seconds; current allocated memory: 1.375 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 30.02 sec.
Command     elaborate done; 98.931 sec.
Execute     ap_eval exec zip -j C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.157 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
Execute       ap_set_top_model kernel 
WARNING: [SYN 201-103] Legalizing function name 'cordic_circ_apfixed<35, 3, 0>' to 'cordic_circ_apfixed_35_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin<33, 6>' to 'sin_33_6_s'.
Execute       get_model_list kernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kernel 
Execute       preproc_iomode -model kernel_Pipeline_6 
Execute       preproc_iomode -model kernel_Pipeline_w_second_loop 
Execute       preproc_iomode -model kernel_Pipeline_cpy_third_and_fourth_loop 
Execute       preproc_iomode -model kernel_Pipeline_first_loop_in_first_loop 
Execute       preproc_iomode -model kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
Execute       preproc_iomode -model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
Execute       preproc_iomode -model initialization 
Execute       preproc_iomode -model sin<33, 6> 
Execute       preproc_iomode -model cordic_circ_apfixed<35, 3, 0> 
Execute       preproc_iomode -model ap_fixed_base 
Execute       get_model_list kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: ap_fixed_base {cordic_circ_apfixed<35, 3, 0>} {sin<33, 6>} initialization kernel_Pipeline_no_e_first_loop_no_e_in_first_loop kernel_Pipeline_no_e_cpy_third_and_fourth_loop kernel_Pipeline_first_loop_in_first_loop kernel_Pipeline_cpy_third_and_fourth_loop kernel_Pipeline_w_second_loop kernel_Pipeline_6 kernel
INFO-FLOW: Configuring Module : ap_fixed_base ...
Execute       set_default_model ap_fixed_base 
Execute       apply_spec_resource_limit ap_fixed_base 
INFO-FLOW: Configuring Module : cordic_circ_apfixed<35, 3, 0> ...
Execute       set_default_model cordic_circ_apfixed<35, 3, 0> 
Execute       apply_spec_resource_limit cordic_circ_apfixed<35, 3, 0> 
INFO-FLOW: Configuring Module : sin<33, 6> ...
Execute       set_default_model sin<33, 6> 
Execute       apply_spec_resource_limit sin<33, 6> 
INFO-FLOW: Configuring Module : initialization ...
Execute       set_default_model initialization 
Execute       apply_spec_resource_limit initialization 
INFO-FLOW: Configuring Module : kernel_Pipeline_no_e_first_loop_no_e_in_first_loop ...
Execute       set_default_model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
Execute       apply_spec_resource_limit kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
INFO-FLOW: Configuring Module : kernel_Pipeline_no_e_cpy_third_and_fourth_loop ...
Execute       set_default_model kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
Execute       apply_spec_resource_limit kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
INFO-FLOW: Configuring Module : kernel_Pipeline_first_loop_in_first_loop ...
Execute       set_default_model kernel_Pipeline_first_loop_in_first_loop 
Execute       apply_spec_resource_limit kernel_Pipeline_first_loop_in_first_loop 
INFO-FLOW: Configuring Module : kernel_Pipeline_cpy_third_and_fourth_loop ...
Execute       set_default_model kernel_Pipeline_cpy_third_and_fourth_loop 
Execute       apply_spec_resource_limit kernel_Pipeline_cpy_third_and_fourth_loop 
INFO-FLOW: Configuring Module : kernel_Pipeline_w_second_loop ...
Execute       set_default_model kernel_Pipeline_w_second_loop 
Execute       apply_spec_resource_limit kernel_Pipeline_w_second_loop 
INFO-FLOW: Configuring Module : kernel_Pipeline_6 ...
Execute       set_default_model kernel_Pipeline_6 
Execute       apply_spec_resource_limit kernel_Pipeline_6 
INFO-FLOW: Configuring Module : kernel ...
Execute       set_default_model kernel 
Execute       apply_spec_resource_limit kernel 
INFO-FLOW: Model list for preprocess: ap_fixed_base {cordic_circ_apfixed<35, 3, 0>} {sin<33, 6>} initialization kernel_Pipeline_no_e_first_loop_no_e_in_first_loop kernel_Pipeline_no_e_cpy_third_and_fourth_loop kernel_Pipeline_first_loop_in_first_loop kernel_Pipeline_cpy_third_and_fourth_loop kernel_Pipeline_w_second_loop kernel_Pipeline_6 kernel
INFO-FLOW: Preprocessing Module: ap_fixed_base ...
Execute       set_default_model ap_fixed_base 
Execute       cdfg_preprocess -model ap_fixed_base 
Execute       rtl_gen_preprocess ap_fixed_base 
INFO-FLOW: Preprocessing Module: cordic_circ_apfixed<35, 3, 0> ...
Execute       set_default_model cordic_circ_apfixed<35, 3, 0> 
Execute       cdfg_preprocess -model cordic_circ_apfixed<35, 3, 0> 
Execute       rtl_gen_preprocess cordic_circ_apfixed<35, 3, 0> 
INFO-FLOW: Preprocessing Module: sin<33, 6> ...
Execute       set_default_model sin<33, 6> 
Execute       cdfg_preprocess -model sin<33, 6> 
Execute       rtl_gen_preprocess sin<33, 6> 
INFO-FLOW: Preprocessing Module: initialization ...
Execute       set_default_model initialization 
Execute       cdfg_preprocess -model initialization 
Command       cdfg_preprocess done; 0.252 sec.
Execute       rtl_gen_preprocess initialization 
INFO-FLOW: Preprocessing Module: kernel_Pipeline_no_e_first_loop_no_e_in_first_loop ...
Execute       set_default_model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
Execute       cdfg_preprocess -model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
Command       cdfg_preprocess done; 1.099 sec.
Execute       rtl_gen_preprocess kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
INFO-FLOW: Preprocessing Module: kernel_Pipeline_no_e_cpy_third_and_fourth_loop ...
Execute       set_default_model kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
Execute       cdfg_preprocess -model kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
Execute       rtl_gen_preprocess kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
INFO-FLOW: Preprocessing Module: kernel_Pipeline_first_loop_in_first_loop ...
Execute       set_default_model kernel_Pipeline_first_loop_in_first_loop 
Execute       cdfg_preprocess -model kernel_Pipeline_first_loop_in_first_loop 
Command       cdfg_preprocess done; 0.918 sec.
Execute       rtl_gen_preprocess kernel_Pipeline_first_loop_in_first_loop 
INFO-FLOW: Preprocessing Module: kernel_Pipeline_cpy_third_and_fourth_loop ...
Execute       set_default_model kernel_Pipeline_cpy_third_and_fourth_loop 
Execute       cdfg_preprocess -model kernel_Pipeline_cpy_third_and_fourth_loop 
Execute       rtl_gen_preprocess kernel_Pipeline_cpy_third_and_fourth_loop 
INFO-FLOW: Preprocessing Module: kernel_Pipeline_w_second_loop ...
Execute       set_default_model kernel_Pipeline_w_second_loop 
Execute       cdfg_preprocess -model kernel_Pipeline_w_second_loop 
Execute       rtl_gen_preprocess kernel_Pipeline_w_second_loop 
INFO-FLOW: Preprocessing Module: kernel_Pipeline_6 ...
Execute       set_default_model kernel_Pipeline_6 
Execute       cdfg_preprocess -model kernel_Pipeline_6 
Execute       rtl_gen_preprocess kernel_Pipeline_6 
INFO-FLOW: Preprocessing Module: kernel ...
Execute       set_default_model kernel 
Execute       cdfg_preprocess -model kernel 
Command       cdfg_preprocess done; 2.856 sec.
Execute       rtl_gen_preprocess kernel 
INFO-FLOW: Model list for synthesis: ap_fixed_base {cordic_circ_apfixed<35, 3, 0>} {sin<33, 6>} initialization kernel_Pipeline_no_e_first_loop_no_e_in_first_loop kernel_Pipeline_no_e_cpy_third_and_fourth_loop kernel_Pipeline_first_loop_in_first_loop kernel_Pipeline_cpy_third_and_fourth_loop kernel_Pipeline_w_second_loop kernel_Pipeline_6 kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ap_fixed_base 
Execute       schedule -model ap_fixed_base 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ap_fixed_base'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ap_fixed_base'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.245 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.838 seconds; current allocated memory: 1.383 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/ap_fixed_base.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/ap_fixed_base.sched.adb -f 
INFO-FLOW: Finish scheduling ap_fixed_base.
Execute       set_default_model ap_fixed_base 
Execute       bind -model ap_fixed_base 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.385 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/ap_fixed_base.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/ap_fixed_base.bind.adb -f 
INFO-FLOW: Finish binding ap_fixed_base.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_circ_apfixed_35_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordic_circ_apfixed<35, 3, 0> 
Execute       schedule -model cordic_circ_apfixed<35, 3, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_circ_apfixed<35, 3, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'cordic_circ_apfixed<35, 3, 0>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.423 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.5 seconds; current allocated memory: 1.395 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/cordic_circ_apfixed_35_3_0_s.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.137 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/cordic_circ_apfixed_35_3_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling cordic_circ_apfixed<35, 3, 0>.
Execute       set_default_model cordic_circ_apfixed<35, 3, 0> 
Execute       bind -model cordic_circ_apfixed<35, 3, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.192 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.395 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/cordic_circ_apfixed_35_3_0_s.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.302 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/cordic_circ_apfixed_35_3_0_s.bind.adb -f 
Command       db_write done; 0.125 sec.
INFO-FLOW: Finish binding cordic_circ_apfixed<35, 3, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_33_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sin<33, 6> 
Execute       schedule -model sin<33, 6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sin<33, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, function 'sin<33, 6>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.255 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 1.395 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/sin_33_6_s.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.109 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/sin_33_6_s.sched.adb -f 
INFO-FLOW: Finish scheduling sin<33, 6>.
Execute       set_default_model sin<33, 6> 
Execute       bind -model sin<33, 6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.395 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/sin_33_6_s.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.359 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/sin_33_6_s.bind.adb -f 
INFO-FLOW: Finish binding sin<33, 6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model initialization 
Execute       schedule -model initialization 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'init_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.322 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.749 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/initialization.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.474 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/initialization.sched.adb -f 
Command       db_write done; 0.297 sec.
INFO-FLOW: Finish scheduling initialization.
Execute       set_default_model initialization 
Execute       bind -model initialization 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.863 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.634 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/initialization.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 4.024 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/initialization.bind.adb -f 
Command       db_write done; 0.372 sec.
INFO-FLOW: Finish binding initialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_no_e_first_loop_no_e_in_first_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
Execute       schedule -model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'no_e_first_loop_no_e_in_first_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'no_e_first_loop_no_e_in_first_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.114 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 11.555 seconds; current allocated memory: 1.429 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.sched.adb -f 
Command       db_write done; 0.501 sec.
INFO-FLOW: Finish scheduling kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.
Execute       set_default_model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
Execute       bind -model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.913 seconds; current allocated memory: 1.429 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.149 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.bind.adb -f 
Command       db_write done; 0.532 sec.
INFO-FLOW: Finish binding kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_no_e_cpy_third_and_fourth_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
Execute       schedule -model kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'no_e_cpy_third_and_fourth_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'no_e_cpy_third_and_fourth_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.549 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 1.429 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_cpy_third_and_fourth_loop.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_cpy_third_and_fourth_loop.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_Pipeline_no_e_cpy_third_and_fourth_loop.
Execute       set_default_model kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
Execute       bind -model kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.429 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_cpy_third_and_fourth_loop.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_cpy_third_and_fourth_loop.bind.adb -f 
INFO-FLOW: Finish binding kernel_Pipeline_no_e_cpy_third_and_fourth_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_first_loop_in_first_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_Pipeline_first_loop_in_first_loop 
Execute       schedule -model kernel_Pipeline_first_loop_in_first_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_loop_in_first_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'first_loop_in_first_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.639 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.82 seconds; current allocated memory: 1.446 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_first_loop_in_first_loop.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.226 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_first_loop_in_first_loop.sched.adb -f 
Command       db_write done; 0.534 sec.
INFO-FLOW: Finish scheduling kernel_Pipeline_first_loop_in_first_loop.
Execute       set_default_model kernel_Pipeline_first_loop_in_first_loop 
Execute       bind -model kernel_Pipeline_first_loop_in_first_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.214 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_first_loop_in_first_loop.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.229 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_first_loop_in_first_loop.bind.adb -f 
Command       db_write done; 0.724 sec.
INFO-FLOW: Finish binding kernel_Pipeline_first_loop_in_first_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_cpy_third_and_fourth_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_Pipeline_cpy_third_and_fourth_loop 
Execute       schedule -model kernel_Pipeline_cpy_third_and_fourth_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'cpy_third_and_fourth_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'cpy_third_and_fourth_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.847 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.845 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_cpy_third_and_fourth_loop.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_cpy_third_and_fourth_loop.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling kernel_Pipeline_cpy_third_and_fourth_loop.
Execute       set_default_model kernel_Pipeline_cpy_third_and_fourth_loop 
Execute       bind -model kernel_Pipeline_cpy_third_and_fourth_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_cpy_third_and_fourth_loop.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_cpy_third_and_fourth_loop.bind.adb -f 
Command       db_write done; 0.144 sec.
INFO-FLOW: Finish binding kernel_Pipeline_cpy_third_and_fourth_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_w_second_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_Pipeline_w_second_loop 
Execute       schedule -model kernel_Pipeline_w_second_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'w_second_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'w_second_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.442 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.709 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_w_second_loop.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_w_second_loop.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_Pipeline_w_second_loop.
Execute       set_default_model kernel_Pipeline_w_second_loop 
Execute       bind -model kernel_Pipeline_w_second_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.138 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_w_second_loop.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.133 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_w_second_loop.bind.adb -f 
Command       db_write done; 0.139 sec.
INFO-FLOW: Finish binding kernel_Pipeline_w_second_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_Pipeline_6 
Execute       schedule -model kernel_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.042 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_6.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_Pipeline_6.
Execute       set_default_model kernel_Pipeline_6 
Execute       bind -model kernel_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.447 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_6.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding kernel_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel 
Execute       schedule -model kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.978 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.16 seconds; current allocated memory: 1.470 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.695 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.sched.adb -f 
Command       db_write done; 0.629 sec.
INFO-FLOW: Finish scheduling kernel.
Execute       set_default_model kernel 
Execute       bind -model kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.868 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.192 seconds; current allocated memory: 1.471 GB.
Execute       syn_report -verbosereport -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 4.232 sec.
Execute       db_write -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.bind.adb -f 
Command       db_write done; 0.767 sec.
INFO-FLOW: Finish binding kernel.
Execute       get_model_list kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ap_fixed_base 
Execute       rtl_gen_preprocess cordic_circ_apfixed<35, 3, 0> 
Execute       rtl_gen_preprocess sin<33, 6> 
Execute       rtl_gen_preprocess initialization 
Execute       rtl_gen_preprocess kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
Execute       rtl_gen_preprocess kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
Execute       rtl_gen_preprocess kernel_Pipeline_first_loop_in_first_loop 
Execute       rtl_gen_preprocess kernel_Pipeline_cpy_third_and_fourth_loop 
Execute       rtl_gen_preprocess kernel_Pipeline_w_second_loop 
Execute       rtl_gen_preprocess kernel_Pipeline_6 
Execute       rtl_gen_preprocess kernel 
INFO-FLOW: Model list for RTL generation: ap_fixed_base {cordic_circ_apfixed<35, 3, 0>} {sin<33, 6>} initialization kernel_Pipeline_no_e_first_loop_no_e_in_first_loop kernel_Pipeline_no_e_cpy_third_and_fourth_loop kernel_Pipeline_first_loop_in_first_loop kernel_Pipeline_cpy_third_and_fourth_loop kernel_Pipeline_w_second_loop kernel_Pipeline_6 kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ap_fixed_base -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/ap_fixed_base.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ap_fixed_base'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.09 seconds; current allocated memory: 1.472 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl ap_fixed_base -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_ap_fixed_base 
Execute       gen_rtl ap_fixed_base -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_ap_fixed_base 
Execute       syn_report -csynth -model ap_fixed_base -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/ap_fixed_base_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model ap_fixed_base -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/ap_fixed_base_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model ap_fixed_base -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/ap_fixed_base.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model ap_fixed_base -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/ap_fixed_base.adb 
Execute       db_write -model ap_fixed_base -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ap_fixed_base -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/ap_fixed_base 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_circ_apfixed_35_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cordic_circ_apfixed<35, 3, 0> -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/cordic_circ_apfixed_35_3_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_circ_apfixed_35_3_0_s'.
Command       create_rtl_model done; 0.237 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.473 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordic_circ_apfixed<35, 3, 0> -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_cordic_circ_apfixed_35_3_0_s 
Execute       gen_rtl cordic_circ_apfixed<35, 3, 0> -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_cordic_circ_apfixed_35_3_0_s 
Execute       syn_report -csynth -model cordic_circ_apfixed<35, 3, 0> -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/cordic_circ_apfixed_35_3_0_s_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.56 sec.
Execute       syn_report -rtlxml -model cordic_circ_apfixed<35, 3, 0> -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/cordic_circ_apfixed_35_3_0_s_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.119 sec.
Execute       syn_report -verbosereport -model cordic_circ_apfixed<35, 3, 0> -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/cordic_circ_apfixed_35_3_0_s.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.765 sec.
Execute       db_write -model cordic_circ_apfixed<35, 3, 0> -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/cordic_circ_apfixed_35_3_0_s.adb 
Command       db_write done; 0.532 sec.
Execute       db_write -model cordic_circ_apfixed<35, 3, 0> -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cordic_circ_apfixed<35, 3, 0> -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/cordic_circ_apfixed_35_3_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_33_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sin<33, 6> -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/sin_33_6_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_41ns_73_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_34ns_35_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_33_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.926 seconds; current allocated memory: 1.480 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sin<33, 6> -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_sin_33_6_s 
Execute       gen_rtl sin<33, 6> -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_sin_33_6_s 
Execute       syn_report -csynth -model sin<33, 6> -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/sin_33_6_s_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model sin<33, 6> -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/sin_33_6_s_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model sin<33, 6> -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/sin_33_6_s.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.636 sec.
Execute       db_write -model sin<33, 6> -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/sin_33_6_s.adb 
Execute       db_write -model sin<33, 6> -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sin<33, 6> -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/sin_33_6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model initialization -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/initialization.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'initialization' pipeline 'init_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'initialization' is 15296 from HDL expression: ((icmp_ln8_reg_11897_pp0_iter38_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialization'.
Command       create_rtl_model done; 43.753 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 44.658 seconds; current allocated memory: 2.367 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl initialization -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_initialization 
Execute       gen_rtl initialization -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_initialization 
Execute       syn_report -csynth -model initialization -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/initialization_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.187 sec.
Execute       syn_report -rtlxml -model initialization -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/initialization_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model initialization -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/initialization.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 4.115 sec.
Execute       db_write -model initialization -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/initialization.adb 
Command       db_write done; 0.423 sec.
Execute       db_write -model initialization -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info initialization -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/initialization 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_no_e_first_loop_no_e_in_first_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_no_e_first_loop_no_e_in_first_loop' pipeline 'no_e_first_loop_no_e_in_first_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_Pipeline_no_e_first_loop_no_e_in_first_loop' is 7120, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Generating core module 'mul_62s_26s_86_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_239_8_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_no_e_first_loop_no_e_in_first_loop'.
Command       create_rtl_model done; 2.813 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.777 seconds; current allocated memory: 2.367 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_Pipeline_no_e_first_loop_no_e_in_first_loop -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
Execute       gen_rtl kernel_Pipeline_no_e_first_loop_no_e_in_first_loop -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
Execute       syn_report -csynth -model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.139 sec.
Execute       syn_report -rtlxml -model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.285 sec.
Execute       db_write -model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.adb 
Command       db_write done; 0.622 sec.
Execute       db_write -model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_Pipeline_no_e_first_loop_no_e_in_first_loop -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_no_e_cpy_third_and_fourth_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_Pipeline_no_e_cpy_third_and_fourth_loop -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_cpy_third_and_fourth_loop.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_no_e_cpy_third_and_fourth_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.225 seconds; current allocated memory: 2.383 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_Pipeline_no_e_cpy_third_and_fourth_loop -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
Execute       gen_rtl kernel_Pipeline_no_e_cpy_third_and_fourth_loop -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
Execute       syn_report -csynth -model kernel_Pipeline_no_e_cpy_third_and_fourth_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_no_e_cpy_third_and_fourth_loop_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model kernel_Pipeline_no_e_cpy_third_and_fourth_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_no_e_cpy_third_and_fourth_loop_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model kernel_Pipeline_no_e_cpy_third_and_fourth_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_cpy_third_and_fourth_loop.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model kernel_Pipeline_no_e_cpy_third_and_fourth_loop -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_cpy_third_and_fourth_loop.adb 
Execute       db_write -model kernel_Pipeline_no_e_cpy_third_and_fourth_loop -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_Pipeline_no_e_cpy_third_and_fourth_loop -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_cpy_third_and_fourth_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_first_loop_in_first_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_Pipeline_first_loop_in_first_loop -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_first_loop_in_first_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_first_loop_in_first_loop' pipeline 'first_loop_in_first_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_Pipeline_first_loop_in_first_loop' is 7154 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_62s_26s_86_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_239_8_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_first_loop_in_first_loop'.
Command       create_rtl_model done; 2.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.658 seconds; current allocated memory: 2.390 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_Pipeline_first_loop_in_first_loop -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_kernel_Pipeline_first_loop_in_first_loop 
Execute       gen_rtl kernel_Pipeline_first_loop_in_first_loop -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_kernel_Pipeline_first_loop_in_first_loop 
Execute       syn_report -csynth -model kernel_Pipeline_first_loop_in_first_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_first_loop_in_first_loop_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model kernel_Pipeline_first_loop_in_first_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_first_loop_in_first_loop_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model kernel_Pipeline_first_loop_in_first_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_first_loop_in_first_loop.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -model kernel_Pipeline_first_loop_in_first_loop -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_first_loop_in_first_loop.adb 
Command       db_write done; 0.415 sec.
Execute       db_write -model kernel_Pipeline_first_loop_in_first_loop -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_Pipeline_first_loop_in_first_loop -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_first_loop_in_first_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_cpy_third_and_fourth_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_Pipeline_cpy_third_and_fourth_loop -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_cpy_third_and_fourth_loop.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_cpy_third_and_fourth_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.821 seconds; current allocated memory: 2.423 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_Pipeline_cpy_third_and_fourth_loop -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_kernel_Pipeline_cpy_third_and_fourth_loop 
Execute       gen_rtl kernel_Pipeline_cpy_third_and_fourth_loop -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_kernel_Pipeline_cpy_third_and_fourth_loop 
Execute       syn_report -csynth -model kernel_Pipeline_cpy_third_and_fourth_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_cpy_third_and_fourth_loop_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model kernel_Pipeline_cpy_third_and_fourth_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_cpy_third_and_fourth_loop_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model kernel_Pipeline_cpy_third_and_fourth_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_cpy_third_and_fourth_loop.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model kernel_Pipeline_cpy_third_and_fourth_loop -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_cpy_third_and_fourth_loop.adb 
Execute       db_write -model kernel_Pipeline_cpy_third_and_fourth_loop -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_Pipeline_cpy_third_and_fourth_loop -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_cpy_third_and_fourth_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_w_second_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_Pipeline_w_second_loop -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_w_second_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_w_second_loop' pipeline 'w_second_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_w_second_loop'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 2.424 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_Pipeline_w_second_loop -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_kernel_Pipeline_w_second_loop 
Execute       gen_rtl kernel_Pipeline_w_second_loop -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_kernel_Pipeline_w_second_loop 
Execute       syn_report -csynth -model kernel_Pipeline_w_second_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_w_second_loop_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model kernel_Pipeline_w_second_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_w_second_loop_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model kernel_Pipeline_w_second_loop -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_w_second_loop.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model kernel_Pipeline_w_second_loop -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_w_second_loop.adb 
Execute       db_write -model kernel_Pipeline_w_second_loop -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_Pipeline_w_second_loop -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_w_second_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_Pipeline_6 -top_prefix kernel_ -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Pipeline_6/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_256_8_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Pipeline_6'.
Command       create_rtl_model done; 0.551 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 2.432 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_Pipeline_6 -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel_kernel_Pipeline_6 
Execute       gen_rtl kernel_Pipeline_6 -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel_kernel_Pipeline_6 
Execute       syn_report -csynth -model kernel_Pipeline_6 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_6_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model kernel_Pipeline_6 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_Pipeline_6_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model kernel_Pipeline_6 -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_6.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model kernel_Pipeline_6 -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_6.adb 
Execute       db_write -model kernel_Pipeline_6 -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_Pipeline_6 -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel -top_prefix  -sub_prefix kernel_ -mg_file C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/v_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/convFPGA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/numIter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'v_out', 'convFPGA', 'numIter' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel' is 15488 from HDL expression: ((grp_initialization_fu_4503_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_59ns_25s_32_63_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
Command       create_rtl_model done; 13.039 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 13.44 seconds; current allocated memory: 2.715 GB.
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel -istop -style xilinx -f -lang vhdl -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/vhdl/kernel 
Command       gen_rtl done; 0.221 sec.
Execute       gen_rtl kernel -istop -style xilinx -f -lang vlog -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/verilog/kernel 
Command       gen_rtl done; 0.124 sec.
Execute       syn_report -csynth -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.123 sec.
Execute       syn_report -rtlxml -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/kernel_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.115 sec.
Execute       syn_report -verbosereport -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 3.271 sec.
Execute       db_write -model kernel -f -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.adb 
Command       db_write done; 0.62 sec.
Execute       db_write -model kernel -bindview -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel -p C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel 
Execute       export_constraint_db -f -tool general -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.constraint.tcl 
Execute       syn_report -designview -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.design.xml 
Command       syn_report done; 0.867 sec.
Execute       syn_report -csynthDesign -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/csynth.rpt -MHOut C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -wcfg -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kernel -o C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.protoinst 
Execute       sc_get_clocks kernel 
Execute       send_msg_by_id INFO @200-503@%s%s 4 4 
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 4', using 4 ns in generated Vivado XDC
Execute       sc_get_portdomain kernel 
INFO-FLOW: Model list for RTL component generation: ap_fixed_base {cordic_circ_apfixed<35, 3, 0>} {sin<33, 6>} initialization kernel_Pipeline_no_e_first_loop_no_e_in_first_loop kernel_Pipeline_no_e_cpy_third_and_fourth_loop kernel_Pipeline_first_loop_in_first_loop kernel_Pipeline_cpy_third_and_fourth_loop kernel_Pipeline_w_second_loop kernel_Pipeline_6 kernel
INFO-FLOW: Handling components in module [ap_fixed_base] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/ap_fixed_base.compgen.tcl 
INFO-FLOW: Handling components in module [cordic_circ_apfixed_35_3_0_s] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/cordic_circ_apfixed_35_3_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [sin_33_6_s] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/sin_33_6_s.compgen.tcl 
INFO-FLOW: Found component kernel_mul_6ns_34ns_35_1_1.
INFO-FLOW: Append model kernel_mul_6ns_34ns_35_1_1
INFO-FLOW: Found component kernel_mul_33ns_41ns_73_1_1.
INFO-FLOW: Append model kernel_mul_33ns_41ns_73_1_1
INFO-FLOW: Handling components in module [initialization] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/initialization.compgen.tcl 
INFO-FLOW: Found component kernel_dadd_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model kernel_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component kernel_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model kernel_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component kernel_ddiv_64ns_64ns_64_17_no_dsp_1.
INFO-FLOW: Append model kernel_ddiv_64ns_64ns_64_17_no_dsp_1
INFO-FLOW: Found component kernel_sitodp_32ns_64_3_no_dsp_1.
INFO-FLOW: Append model kernel_sitodp_32ns_64_3_no_dsp_1
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_Pipeline_no_e_first_loop_no_e_in_first_loop] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.compgen.tcl 
INFO-FLOW: Found component kernel_mul_62s_26s_86_1_1.
INFO-FLOW: Append model kernel_mul_62s_26s_86_1_1
INFO-FLOW: Found component kernel_mux_239_8_32_1_1.
INFO-FLOW: Append model kernel_mux_239_8_32_1_1
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_Pipeline_no_e_cpy_third_and_fourth_loop] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_cpy_third_and_fourth_loop.compgen.tcl 
INFO-FLOW: Found component kernel_mux_15_4_32_1_1.
INFO-FLOW: Append model kernel_mux_15_4_32_1_1
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_Pipeline_first_loop_in_first_loop] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_first_loop_in_first_loop.compgen.tcl 
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_Pipeline_cpy_third_and_fourth_loop] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_cpy_third_and_fourth_loop.compgen.tcl 
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_Pipeline_w_second_loop] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_w_second_loop.compgen.tcl 
INFO-FLOW: Found component kernel_mux_16_4_32_1_1.
INFO-FLOW: Append model kernel_mux_16_4_32_1_1
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_Pipeline_6] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component kernel_mux_256_8_32_1_1.
INFO-FLOW: Append model kernel_mux_256_8_32_1_1
INFO-FLOW: Found component kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel] ... 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.tcl 
INFO-FLOW: Found component kernel_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model kernel_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component kernel_sdiv_59ns_25s_32_63_seq_1.
INFO-FLOW: Append model kernel_sdiv_59ns_25s_32_63_seq_1
INFO-FLOW: Found component kernel_gmem0_m_axi.
INFO-FLOW: Append model kernel_gmem0_m_axi
INFO-FLOW: Found component kernel_gmem1_m_axi.
INFO-FLOW: Append model kernel_gmem1_m_axi
INFO-FLOW: Found component kernel_control_s_axi.
INFO-FLOW: Append model kernel_control_s_axi
INFO-FLOW: Append model ap_fixed_base
INFO-FLOW: Append model cordic_circ_apfixed_35_3_0_s
INFO-FLOW: Append model sin_33_6_s
INFO-FLOW: Append model initialization
INFO-FLOW: Append model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop
INFO-FLOW: Append model kernel_Pipeline_no_e_cpy_third_and_fourth_loop
INFO-FLOW: Append model kernel_Pipeline_first_loop_in_first_loop
INFO-FLOW: Append model kernel_Pipeline_cpy_third_and_fourth_loop
INFO-FLOW: Append model kernel_Pipeline_w_second_loop
INFO-FLOW: Append model kernel_Pipeline_6
INFO-FLOW: Append model kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_mul_6ns_34ns_35_1_1 kernel_mul_33ns_41ns_73_1_1 kernel_dadd_64ns_64ns_64_5_full_dsp_1 kernel_dmul_64ns_64ns_64_5_max_dsp_1 kernel_ddiv_64ns_64ns_64_17_no_dsp_1 kernel_sitodp_32ns_64_3_no_dsp_1 kernel_flow_control_loop_pipe_sequential_init kernel_mul_62s_26s_86_1_1 kernel_mux_239_8_32_1_1 kernel_flow_control_loop_pipe_sequential_init kernel_mux_15_4_32_1_1 kernel_flow_control_loop_pipe_sequential_init kernel_flow_control_loop_pipe_sequential_init kernel_flow_control_loop_pipe_sequential_init kernel_mux_16_4_32_1_1 kernel_flow_control_loop_pipe_sequential_init kernel_mux_256_8_32_1_1 kernel_flow_control_loop_pipe_sequential_init kernel_dcmp_64ns_64ns_1_2_no_dsp_1 kernel_sdiv_59ns_25s_32_63_seq_1 kernel_gmem0_m_axi kernel_gmem1_m_axi kernel_control_s_axi ap_fixed_base cordic_circ_apfixed_35_3_0_s sin_33_6_s initialization kernel_Pipeline_no_e_first_loop_no_e_in_first_loop kernel_Pipeline_no_e_cpy_third_and_fourth_loop kernel_Pipeline_first_loop_in_first_loop kernel_Pipeline_cpy_third_and_fourth_loop kernel_Pipeline_w_second_loop kernel_Pipeline_6 kernel
INFO-FLOW: Generating C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_mul_6ns_34ns_35_1_1
INFO-FLOW: To file: write model kernel_mul_33ns_41ns_73_1_1
INFO-FLOW: To file: write model kernel_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model kernel_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model kernel_ddiv_64ns_64ns_64_17_no_dsp_1
INFO-FLOW: To file: write model kernel_sitodp_32ns_64_3_no_dsp_1
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mul_62s_26s_86_1_1
INFO-FLOW: To file: write model kernel_mux_239_8_32_1_1
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mux_15_4_32_1_1
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mux_16_4_32_1_1
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mux_256_8_32_1_1
INFO-FLOW: To file: write model kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model kernel_sdiv_59ns_25s_32_63_seq_1
INFO-FLOW: To file: write model kernel_gmem0_m_axi
INFO-FLOW: To file: write model kernel_gmem1_m_axi
INFO-FLOW: To file: write model kernel_control_s_axi
INFO-FLOW: To file: write model ap_fixed_base
INFO-FLOW: To file: write model cordic_circ_apfixed_35_3_0_s
INFO-FLOW: To file: write model sin_33_6_s
INFO-FLOW: To file: write model initialization
INFO-FLOW: To file: write model kernel_Pipeline_no_e_first_loop_no_e_in_first_loop
INFO-FLOW: To file: write model kernel_Pipeline_no_e_cpy_third_and_fourth_loop
INFO-FLOW: To file: write model kernel_Pipeline_first_loop_in_first_loop
INFO-FLOW: To file: write model kernel_Pipeline_cpy_third_and_fourth_loop
INFO-FLOW: To file: write model kernel_Pipeline_w_second_loop
INFO-FLOW: To file: write model kernel_Pipeline_6
INFO-FLOW: To file: write model kernel
INFO-FLOW: Generating C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/vlog' tclDir='C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db' modelList='kernel_mul_6ns_34ns_35_1_1
kernel_mul_33ns_41ns_73_1_1
kernel_dadd_64ns_64ns_64_5_full_dsp_1
kernel_dmul_64ns_64ns_64_5_max_dsp_1
kernel_ddiv_64ns_64ns_64_17_no_dsp_1
kernel_sitodp_32ns_64_3_no_dsp_1
kernel_flow_control_loop_pipe_sequential_init
kernel_mul_62s_26s_86_1_1
kernel_mux_239_8_32_1_1
kernel_flow_control_loop_pipe_sequential_init
kernel_mux_15_4_32_1_1
kernel_flow_control_loop_pipe_sequential_init
kernel_flow_control_loop_pipe_sequential_init
kernel_flow_control_loop_pipe_sequential_init
kernel_mux_16_4_32_1_1
kernel_flow_control_loop_pipe_sequential_init
kernel_mux_256_8_32_1_1
kernel_flow_control_loop_pipe_sequential_init
kernel_dcmp_64ns_64ns_1_2_no_dsp_1
kernel_sdiv_59ns_25s_32_63_seq_1
kernel_gmem0_m_axi
kernel_gmem1_m_axi
kernel_control_s_axi
ap_fixed_base
cordic_circ_apfixed_35_3_0_s
sin_33_6_s
initialization
kernel_Pipeline_no_e_first_loop_no_e_in_first_loop
kernel_Pipeline_no_e_cpy_third_and_fourth_loop
kernel_Pipeline_first_loop_in_first_loop
kernel_Pipeline_cpy_third_and_fourth_loop
kernel_Pipeline_w_second_loop
kernel_Pipeline_6
kernel
' expOnly='0'
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/ap_fixed_base.compgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/cordic_circ_apfixed_35_3_0_s.compgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/sin_33_6_s.compgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/initialization.compgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_cpy_third_and_fourth_loop.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_first_loop_in_first_loop.compgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_cpy_third_and_fourth_loop.compgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_w_second_loop.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_6.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.109 seconds; current allocated memory: 2.756 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_mul_6ns_34ns_35_1_1
kernel_mul_33ns_41ns_73_1_1
kernel_dadd_64ns_64ns_64_5_full_dsp_1
kernel_dmul_64ns_64ns_64_5_max_dsp_1
kernel_ddiv_64ns_64ns_64_17_no_dsp_1
kernel_sitodp_32ns_64_3_no_dsp_1
kernel_flow_control_loop_pipe_sequential_init
kernel_mul_62s_26s_86_1_1
kernel_mux_239_8_32_1_1
kernel_flow_control_loop_pipe_sequential_init
kernel_mux_15_4_32_1_1
kernel_flow_control_loop_pipe_sequential_init
kernel_flow_control_loop_pipe_sequential_init
kernel_flow_control_loop_pipe_sequential_init
kernel_mux_16_4_32_1_1
kernel_flow_control_loop_pipe_sequential_init
kernel_mux_256_8_32_1_1
kernel_flow_control_loop_pipe_sequential_init
kernel_dcmp_64ns_64ns_1_2_no_dsp_1
kernel_sdiv_59ns_25s_32_63_seq_1
kernel_gmem0_m_axi
kernel_gmem1_m_axi
kernel_control_s_axi
ap_fixed_base
cordic_circ_apfixed_35_3_0_s
sin_33_6_s
initialization
kernel_Pipeline_no_e_first_loop_no_e_in_first_loop
kernel_Pipeline_no_e_cpy_third_and_fourth_loop
kernel_Pipeline_first_loop_in_first_loop
kernel_Pipeline_cpy_third_and_fourth_loop
kernel_Pipeline_w_second_loop
kernel_Pipeline_6
kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.dataonly.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.dataonly.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.compgen.dataonly.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/ap_fixed_base.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/cordic_circ_apfixed_35_3_0_s.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/sin_33_6_s.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/initialization.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_no_e_cpy_third_and_fourth_loop.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_first_loop_in_first_loop.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_cpy_third_and_fourth_loop.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_w_second_loop.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel_Pipeline_6.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.tbgen.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/kernel.constraint.tcl 
Execute       sc_get_clocks kernel 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/impl/misc/kernel_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/impl/misc/kernel_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/impl/misc/kernel_ddiv_64ns_64ns_64_17_no_dsp_1_ip.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/impl/misc/kernel_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute       source C:/Users/Leonardo/Documents/GitHub/MdP-Poisson2DJacobi/fpga/solution1/impl/misc/kernel_sitodp_32ns_64_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE kernel LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE kernel LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 58 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE kernel LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST kernel MODULE2INSTS {kernel kernel initialization grp_initialization_fu_4503 ap_fixed_base y_ap_fixed_base_fu_2014 sin_33_6_s {grp_sin_33_6_s_fu_2019 grp_sin_33_6_s_fu_2024 grp_sin_33_6_s_fu_2029 grp_sin_33_6_s_fu_2034 grp_sin_33_6_s_fu_2039 grp_sin_33_6_s_fu_2044 grp_sin_33_6_s_fu_2049 grp_sin_33_6_s_fu_2054 grp_sin_33_6_s_fu_2059 grp_sin_33_6_s_fu_2064 grp_sin_33_6_s_fu_2069 grp_sin_33_6_s_fu_2074 grp_sin_33_6_s_fu_2079 grp_sin_33_6_s_fu_2084 grp_sin_33_6_s_fu_2089 grp_sin_33_6_s_fu_2094} cordic_circ_apfixed_35_3_0_s {grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60 grp_cordic_circ_apfixed_35_3_0_s_fu_60} kernel_Pipeline_no_e_first_loop_no_e_in_first_loop grp_kernel_Pipeline_no_e_first_loop_no_e_in_first_loop_fu_4507 kernel_Pipeline_no_e_cpy_third_and_fourth_loop grp_kernel_Pipeline_no_e_cpy_third_and_fourth_loop_fu_5431 kernel_Pipeline_first_loop_in_first_loop grp_kernel_Pipeline_first_loop_in_first_loop_fu_5599 kernel_Pipeline_cpy_third_and_fourth_loop grp_kernel_Pipeline_cpy_third_and_fourth_loop_fu_6522 kernel_Pipeline_w_second_loop grp_kernel_Pipeline_w_second_loop_fu_6690 kernel_Pipeline_6 grp_kernel_Pipeline_6_fu_6951} INST2MODULE {kernel kernel grp_initialization_fu_4503 initialization y_ap_fixed_base_fu_2014 ap_fixed_base grp_sin_33_6_s_fu_2019 sin_33_6_s grp_cordic_circ_apfixed_35_3_0_s_fu_60 cordic_circ_apfixed_35_3_0_s grp_sin_33_6_s_fu_2024 sin_33_6_s grp_sin_33_6_s_fu_2029 sin_33_6_s grp_sin_33_6_s_fu_2034 sin_33_6_s grp_sin_33_6_s_fu_2039 sin_33_6_s grp_sin_33_6_s_fu_2044 sin_33_6_s grp_sin_33_6_s_fu_2049 sin_33_6_s grp_sin_33_6_s_fu_2054 sin_33_6_s grp_sin_33_6_s_fu_2059 sin_33_6_s grp_sin_33_6_s_fu_2064 sin_33_6_s grp_sin_33_6_s_fu_2069 sin_33_6_s grp_sin_33_6_s_fu_2074 sin_33_6_s grp_sin_33_6_s_fu_2079 sin_33_6_s grp_sin_33_6_s_fu_2084 sin_33_6_s grp_sin_33_6_s_fu_2089 sin_33_6_s grp_sin_33_6_s_fu_2094 sin_33_6_s grp_kernel_Pipeline_no_e_first_loop_no_e_in_first_loop_fu_4507 kernel_Pipeline_no_e_first_loop_no_e_in_first_loop grp_kernel_Pipeline_no_e_cpy_third_and_fourth_loop_fu_5431 kernel_Pipeline_no_e_cpy_third_and_fourth_loop grp_kernel_Pipeline_first_loop_in_first_loop_fu_5599 kernel_Pipeline_first_loop_in_first_loop grp_kernel_Pipeline_cpy_third_and_fourth_loop_fu_6522 kernel_Pipeline_cpy_third_and_fourth_loop grp_kernel_Pipeline_w_second_loop_fu_6690 kernel_Pipeline_w_second_loop grp_kernel_Pipeline_6_fu_6951 kernel_Pipeline_6} INSTDATA {kernel {DEPTH 1 CHILDREN {grp_initialization_fu_4503 grp_kernel_Pipeline_no_e_first_loop_no_e_in_first_loop_fu_4507 grp_kernel_Pipeline_no_e_cpy_third_and_fourth_loop_fu_5431 grp_kernel_Pipeline_first_loop_in_first_loop_fu_5599 grp_kernel_Pipeline_cpy_third_and_fourth_loop_fu_6522 grp_kernel_Pipeline_w_second_loop_fu_6690 grp_kernel_Pipeline_6_fu_6951}} grp_initialization_fu_4503 {DEPTH 2 CHILDREN {y_ap_fixed_base_fu_2014 grp_sin_33_6_s_fu_2019 grp_sin_33_6_s_fu_2024 grp_sin_33_6_s_fu_2029 grp_sin_33_6_s_fu_2034 grp_sin_33_6_s_fu_2039 grp_sin_33_6_s_fu_2044 grp_sin_33_6_s_fu_2049 grp_sin_33_6_s_fu_2054 grp_sin_33_6_s_fu_2059 grp_sin_33_6_s_fu_2064 grp_sin_33_6_s_fu_2069 grp_sin_33_6_s_fu_2074 grp_sin_33_6_s_fu_2079 grp_sin_33_6_s_fu_2084 grp_sin_33_6_s_fu_2089 grp_sin_33_6_s_fu_2094}} y_ap_fixed_base_fu_2014 {DEPTH 3 CHILDREN {}} grp_sin_33_6_s_fu_2019 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_cordic_circ_apfixed_35_3_0_s_fu_60 {DEPTH 4 CHILDREN {}} grp_sin_33_6_s_fu_2024 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2029 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2034 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2039 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2044 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2049 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2054 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2059 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2064 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2069 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2074 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2079 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2084 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2089 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_sin_33_6_s_fu_2094 {DEPTH 3 CHILDREN grp_cordic_circ_apfixed_35_3_0_s_fu_60} grp_kernel_Pipeline_no_e_first_loop_no_e_in_first_loop_fu_4507 {DEPTH 2 CHILDREN {}} grp_kernel_Pipeline_no_e_cpy_third_and_fourth_loop_fu_5431 {DEPTH 2 CHILDREN {}} grp_kernel_Pipeline_first_loop_in_first_loop_fu_5599 {DEPTH 2 CHILDREN {}} grp_kernel_Pipeline_cpy_third_and_fourth_loop_fu_6522 {DEPTH 2 CHILDREN {}} grp_kernel_Pipeline_w_second_loop_fu_6690 {DEPTH 2 CHILDREN {}} grp_kernel_Pipeline_6_fu_6951 {DEPTH 2 CHILDREN {}}} MODULEDATA {ap_fixed_base {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i_fu_94_p2 SOURCE {C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_common.h:724} VARIABLE sub_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_fu_114_p2 SOURCE {C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_common.h:724} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub30_fu_126_p2 SOURCE {C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_common.h:724} VARIABLE sub30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub31_fu_132_p2 SOURCE {C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_common.h:724} VARIABLE sub31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} cordic_circ_apfixed_35_3_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tz_fu_316_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:101 VARIABLE tz LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_450_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_fu_456_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_fu_462_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_468_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_1_fu_558_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_1_fu_564_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_1_fu_570_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_1_fu_576_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_2_fu_662_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_2_fu_668_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_2_fu_674_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_2_fu_680_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_3_fu_766_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_3_fu_772_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_3_fu_778_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_3_fu_784_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_4_fu_870_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_4_fu_876_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_4_fu_882_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_4_fu_888_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_5_fu_1016_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_5_fu_1021_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_5_fu_1026_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_5_fu_1031_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_6_fu_1078_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_6_fu_1084_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_6_fu_1090_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_6_fu_1096_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_7_fu_1170_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_7_fu_1176_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_7_fu_1182_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_7_fu_1188_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_8_fu_1274_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_8_fu_1280_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_8_fu_1286_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_8_fu_1292_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_9_fu_1378_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_9_fu_1384_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_9_fu_1390_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_9_fu_1396_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_10_fu_1482_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_10_fu_1488_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_10_fu_1494_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_10_fu_1500_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_11_fu_1700_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_11_fu_1705_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_11_fu_1710_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_11_fu_1715_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_12_fu_1762_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_12_fu_1768_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_12_fu_1774_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_12_fu_1780_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_13_fu_1828_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_13_fu_1834_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_13_fu_1840_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_13_fu_1846_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_14_fu_1894_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_14_fu_1900_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_14_fu_1906_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_14_fu_1912_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_15_fu_1986_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_15_fu_1992_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_15_fu_1998_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_15_fu_2004_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_16_fu_2090_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_16_fu_2096_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_16_fu_2102_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_16_fu_2108_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_17_fu_2380_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_17_fu_2385_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_17_fu_2390_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_17_fu_2395_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_18_fu_2442_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_18_fu_2448_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_18_fu_2454_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_18_fu_2460_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_19_fu_2508_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_19_fu_2514_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_19_fu_2520_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_19_fu_2526_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_20_fu_2574_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_20_fu_2580_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_20_fu_2586_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_20_fu_2592_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_21_fu_2640_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_21_fu_2646_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_21_fu_2652_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_21_fu_2658_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_22_fu_2706_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_22_fu_2712_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_22_fu_2718_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_22_fu_2724_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_23_fu_3048_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_23_fu_3053_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_23_fu_3058_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_23_fu_3063_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_24_fu_3110_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_24_fu_3116_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_24_fu_3122_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_24_fu_3128_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_25_fu_3176_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_25_fu_3182_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_25_fu_3188_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_25_fu_3194_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_26_fu_3242_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_26_fu_3248_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_26_fu_3254_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_26_fu_3260_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_27_fu_3308_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_27_fu_3314_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_27_fu_3320_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_27_fu_3326_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_28_fu_3374_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_28_fu_3380_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_28_fu_3386_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_28_fu_3392_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_29_fu_3438_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_29_fu_3443_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_29_fu_3448_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_29_fu_3453_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_30_fu_3500_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_30_fu_3506_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103 VARIABLE sub_ln103_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_31_fu_3544_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102 VARIABLE add_ln102_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_30_fu_3578_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_30_fu_3584_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_31_fu_3622_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107 VARIABLE sub_ln107_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_31_fu_3644_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_32_fu_3654_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108 VARIABLE add_ln108_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sin_33_6_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln237_fu_81_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:237 VARIABLE sub_ln237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_41ns_73_1_1_U4 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:64 VARIABLE mul_ln64 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_34ns_35_1_1_U3 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68 VARIABLE mul_ln68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_135_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68 VARIABLE add_ln68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln254_fu_155_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254 VARIABLE sub_ln254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln274_fu_224_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274 VARIABLE sub_ln274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln292_fu_254_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:292 VARIABLE sub_ln292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 6 BRAM 0 URAM 0}} initialization {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_2131_p2 SOURCE fpga/kernel.cpp:8 VARIABLE add_ln8 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U9 SOURCE fpga/kernel.cpp:8 VARIABLE mul6 LOOP init_loop BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 16 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_17_no_dsp_1_U10 SOURCE fpga/kernel.cpp:8 VARIABLE div7 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U8 SOURCE fpga/kernel.cpp:8 VARIABLE sub8 LOOP init_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_2314_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_1_fu_2321_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_1 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_2_fu_2328_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_2 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_3_fu_2335_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_3 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_4_fu_2342_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_4 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_5_fu_2349_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_5 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_6_fu_2356_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_6 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_7_fu_2363_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_7 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_8_fu_2370_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_8 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_9_fu_2377_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_9 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_10_fu_2384_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_10 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_11_fu_2391_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_11 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_12_fu_2398_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_12 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_13_fu_2405_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_13 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_14_fu_2412_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_14 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_15_fu_2419_p2 SOURCE fpga/kernel.cpp:16 VARIABLE add_ln16_15 LOOP init_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 110 BRAM 0 URAM 0}} kernel_Pipeline_no_e_first_loop_no_e_in_first_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_10117_p2 SOURCE fpga/kernel.cpp:68 VARIABLE add_ln68 LOOP no_e_first_loop_no_e_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next25_dup11_fu_10143_p2 SOURCE {} VARIABLE indvars_iv_next25_dup11 LOOP no_e_first_loop_no_e_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_11633_p2 SOURCE fpga/kernel.cpp:73 VARIABLE add_ln73 LOOP no_e_first_loop_no_e_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_fu_12647_p2 SOURCE fpga/kernel.cpp:72 VARIABLE sub_ln72 LOOP no_e_first_loop_no_e_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_62s_26s_86_1_1_U16 SOURCE fpga/kernel.cpp:72 VARIABLE mul_ln72 LOOP no_e_first_loop_no_e_in_first_loop BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_12653_p2 SOURCE fpga/kernel.cpp:70 VARIABLE add_ln70 LOOP no_e_first_loop_no_e_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} kernel_Pipeline_no_e_cpy_third_and_fourth_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_2368_p2 SOURCE fpga/kernel.cpp:96 VARIABLE add_ln96 LOOP no_e_cpy_third_and_fourth_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_Pipeline_first_loop_in_first_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_10123_p2 SOURCE fpga/kernel.cpp:120 VARIABLE add_ln120 LOOP first_loop_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next50_dup14_fu_10149_p2 SOURCE {} VARIABLE indvars_iv_next50_dup14 LOOP first_loop_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_11639_p2 SOURCE fpga/kernel.cpp:127 VARIABLE add_ln127 LOOP first_loop_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln126_fu_12653_p2 SOURCE fpga/kernel.cpp:126 VARIABLE sub_ln126 LOOP first_loop_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_62s_26s_86_1_1_U1113 SOURCE fpga/kernel.cpp:126 VARIABLE mul_ln126 LOOP first_loop_in_first_loop BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_fu_14295_p2 SOURCE fpga/kernel.cpp:132 VARIABLE x LOOP first_loop_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_fu_14305_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178 LOOP first_loop_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_13143_p2 SOURCE fpga/kernel.cpp:122 VARIABLE add_ln122 LOOP first_loop_in_first_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} kernel_Pipeline_cpy_third_and_fourth_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_2368_p2 SOURCE fpga/kernel.cpp:141 VARIABLE add_ln141 LOOP cpy_third_and_fourth_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_Pipeline_w_second_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_2122_p2 SOURCE fpga/kernel.cpp:170 VARIABLE add_ln170 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_fu_2157_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_1_fu_2211_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_1 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_2_fu_2265_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_2 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_3_fu_2319_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_3 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_4_fu_2373_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_4 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_5_fu_2427_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_5 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_6_fu_2481_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_6 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_7_fu_2535_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_7 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_8_fu_2589_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_8 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_9_fu_2643_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_9 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_10_fu_2697_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_10 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_11_fu_2751_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_11 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_12_fu_2805_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_12 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_13_fu_2859_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_13 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_14_fu_2913_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_14 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln178_15_fu_2967_p2 SOURCE C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:178 VARIABLE sub_ln178_15 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_2999_p2 SOURCE fpga/kernel.cpp:182 VARIABLE add_ln182 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_1_fu_3005_p2 SOURCE fpga/kernel.cpp:182 VARIABLE add_ln182_1 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_4_fu_3023_p2 SOURCE fpga/kernel.cpp:182 VARIABLE add_ln182_4 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_7_fu_3041_p2 SOURCE fpga/kernel.cpp:182 VARIABLE add_ln182_7 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_8_fu_3047_p2 SOURCE fpga/kernel.cpp:182 VARIABLE add_ln182_8 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_11_fu_3065_p2 SOURCE fpga/kernel.cpp:182 VARIABLE add_ln182_11 LOOP w_second_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_2165_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_7226_p2 SOURCE fpga/kernel.cpp:64 VARIABLE sub_ln64 LOOP while_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_7256_p2 SOURCE fpga/kernel.cpp:64 VARIABLE sub_ln64_1 LOOP while_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_7262_p2 SOURCE fpga/kernel.cpp:64 VARIABLE add_ln64 LOOP while_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_4_fu_13532_p2 SOURCE fpga/kernel.cpp:64 VARIABLE sub_ln64_4 LOOP while_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_7298_p2 SOURCE fpga/kernel.cpp:64 VARIABLE add_ln64_1 LOOP while_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_7304_p2 SOURCE fpga/kernel.cpp:64 VARIABLE sub_ln64_2 LOOP while_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_2_fu_13636_p2 SOURCE fpga/kernel.cpp:64 VARIABLE add_ln64_2 LOOP while_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln186_fu_19786_p2 SOURCE fpga/kernel.cpp:186 VARIABLE sub_ln186 LOOP while_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln186_1_fu_19806_p2 SOURCE fpga/kernel.cpp:186 VARIABLE sub_ln186_1 LOOP while_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_1_fu_14648_p2 SOURCE fpga/kernel.cpp:191 VARIABLE n_1 LOOP while_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_7226_p2 SOURCE fpga/kernel.cpp:195 VARIABLE sub_ln195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_7256_p2 SOURCE fpga/kernel.cpp:195 VARIABLE sub_ln195_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_7262_p2 SOURCE fpga/kernel.cpp:195 VARIABLE add_ln195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln195_4_fu_14682_p2 SOURCE fpga/kernel.cpp:195 VARIABLE sub_ln195_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_7298_p2 SOURCE fpga/kernel.cpp:195 VARIABLE add_ln195_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_7304_p2 SOURCE fpga/kernel.cpp:195 VARIABLE sub_ln195_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_2_fu_14786_p2 SOURCE fpga/kernel.cpp:195 VARIABLE add_ln195_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 118 BRAM 62 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.166 seconds; current allocated memory: 2.770 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel.
Execute       syn_report -model kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.11 MHz
Command     autosyn done; 150.687 sec.
Command   csynth_design done; 250.11 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 49 seconds. CPU system time: 2 seconds. Elapsed time: 250.11 seconds; current allocated memory: 1.724 GB.
Command ap_source done; 261.925 sec.
Execute cleanup_all 
Command cleanup_all done; 1.043 sec.
