# CAD-2023fall

* LAB2 - Timing Analyzer with False Path Detection  
Flattered gate-level verilog netlist and determine the delay of each instance 
based on path sensitization.
