#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562f6d96f350 .scope module, "regbanktb" "regbanktb" 2 1;
 .timescale 0 0;
v0x562f6d98a550_0 .var "CSBar", 0 0;
v0x562f6d98a610_0 .var "RDWRBar", 0 0;
v0x562f6d98a6e0_0 .var "clk", 0 0;
v0x562f6d98a7e0_0 .var "regDst", 31 0;
v0x562f6d98a8b0_0 .var "regSelDst", 4 0;
v0x562f6d98a950_0 .var "regSelSrc0", 4 0;
v0x562f6d98aa20_0 .var "regSelSrc1", 4 0;
v0x562f6d98aaf0_0 .net "regSrc0", 31 0, v0x562f6d98a270_0;  1 drivers
v0x562f6d98abc0_0 .net "regSrc1", 31 0, v0x562f6d98a350_0;  1 drivers
S_0x562f6d96f4d0 .scope module, "RegB" "regBank32" 2 19, 3 1 0, S_0x562f6d96f350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "regSrc0"
    .port_info 1 /OUTPUT 32 "regSrc1"
    .port_info 2 /INPUT 32 "regDst"
    .port_info 3 /INPUT 5 "regSelSrc0"
    .port_info 4 /INPUT 5 "regSelSrc1"
    .port_info 5 /INPUT 5 "regSelDst"
    .port_info 6 /INPUT 1 "RDWRBar"
    .port_info 7 /INPUT 1 "CSBar"
    .port_info 8 /INPUT 1 "clk"
v0x562f6d95c7c0_0 .net "CSBar", 0 0, v0x562f6d98a550_0;  1 drivers
v0x562f6d95c860_0 .net "RDWRBar", 0 0, v0x562f6d98a610_0;  1 drivers
v0x562f6d989d40_0 .net "clk", 0 0, v0x562f6d98a6e0_0;  1 drivers
v0x562f6d989de0 .array "regBank", 0 31, 31 0;
v0x562f6d989ea0_0 .net "regDst", 31 0, v0x562f6d98a7e0_0;  1 drivers
v0x562f6d989fd0_0 .net "regSelDst", 4 0, v0x562f6d98a8b0_0;  1 drivers
v0x562f6d98a0b0_0 .net "regSelSrc0", 4 0, v0x562f6d98a950_0;  1 drivers
v0x562f6d98a190_0 .net "regSelSrc1", 4 0, v0x562f6d98aa20_0;  1 drivers
v0x562f6d98a270_0 .var "regSrc0", 31 0;
v0x562f6d98a350_0 .var "regSrc1", 31 0;
E_0x562f6d96d160 .event posedge, v0x562f6d989d40_0;
    .scope S_0x562f6d96f4d0;
T_0 ;
    %wait E_0x562f6d96d160;
    %load/vec4 v0x562f6d95c7c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x562f6d95c860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x562f6d989ea0_0;
    %load/vec4 v0x562f6d989fd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562f6d989de0, 0, 4;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x562f6d98a0b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562f6d989de0, 4;
    %assign/vec4 v0x562f6d98a270_0, 0;
    %load/vec4 v0x562f6d98a190_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562f6d989de0, 4;
    %assign/vec4 v0x562f6d98a350_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562f6d98a350_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562f6d96f350;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x562f6d98a6e0_0;
    %inv;
    %store/vec4 v0x562f6d98a6e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562f6d96f350;
T_2 ;
    %vpi_call 2 25 "$dumpfile", "regbank.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562f6d96f350 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f6d98a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562f6d98a8b0_0, 0, 5;
    %pushi/vec4 4209703658, 0, 32;
    %store/vec4 v0x562f6d98a7e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f6d98a610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f6d98a550_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x562f6d98a8b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f6d98a610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f6d98a550_0, 0, 1;
    %vpi_call 2 37 "$display", "T=%d, regSelSrc0=%h, regSelSrc1=%h, regSelDst=%h, RDWRBar=%b, CSBar=%b, regSrc0=%h, regSrc1=%h, regDst=%", $time, v0x562f6d98a950_0, v0x562f6d98aa20_0, v0x562f6d98a8b0_0, v0x562f6d98a610_0, v0x562f6d98a550_0, v0x562f6d98aaf0_0, v0x562f6d98abc0_0, v0x562f6d98a7e0_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f6d98a610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f6d98a550_0, 0, 1;
    %vpi_call 2 42 "$display", "T=%d, regSelSrc0=%h, regSelSrc1=%h, regSelDst=%h, RDWRBar=%b, CSBar=%b, regSrc0=%h, regSrc1=%h, regDst=%", $time, v0x562f6d98a950_0, v0x562f6d98aa20_0, v0x562f6d98a8b0_0, v0x562f6d98a610_0, v0x562f6d98a550_0, v0x562f6d98aaf0_0, v0x562f6d98abc0_0, v0x562f6d98a7e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x562f6d98a950_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f6d98a610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f6d98a550_0, 0, 1;
    %vpi_call 2 48 "$display", "T=%d, regSelSrc0=%h, regSelSrc1=%h, regSelDst=%h, RDWRBar=%b, CSBar=%b, regSrc0=%h, regSrc1=%h, regDst=%", $time, v0x562f6d98a950_0, v0x562f6d98aa20_0, v0x562f6d98a8b0_0, v0x562f6d98a610_0, v0x562f6d98a550_0, v0x562f6d98aaf0_0, v0x562f6d98abc0_0, v0x562f6d98a7e0_0 {0 0 0};
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f6d98a550_0, 0, 1;
    %delay 25, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regbank32_tb.v";
    "regbank32.v";
