Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jun 20 19:28:15 2018
| Host         : Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/twofyw/Documents/vivado/cpu-54-final/timing_report.txt
| Design       : seg_disp_and_sw
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: cpu/sccpu/ip/pc_reg[10]/Q (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/G
cpu/sccpu/al_unit/r_reg[0]/G
cpu/sccpu/al_unit/r_reg[10]/G
cpu/sccpu/al_unit/r_reg[11]/G
cpu/sccpu/al_unit/r_reg[12]/G
cpu/sccpu/al_unit/r_reg[13]/G
cpu/sccpu/al_unit/r_reg[14]/G
cpu/sccpu/al_unit/r_reg[15]/G
cpu/sccpu/al_unit/r_reg[16]/G
cpu/sccpu/al_unit/r_reg[17]/G
cpu/sccpu/al_unit/r_reg[18]/G
cpu/sccpu/al_unit/r_reg[19]/G
cpu/sccpu/al_unit/r_reg[1]/G
cpu/sccpu/al_unit/r_reg[20]/G
cpu/sccpu/al_unit/r_reg[21]/G
cpu/sccpu/al_unit/r_reg[22]/G
cpu/sccpu/al_unit/r_reg[23]/G
cpu/sccpu/al_unit/r_reg[24]/G
cpu/sccpu/al_unit/r_reg[25]/G
cpu/sccpu/al_unit/r_reg[26]/G
cpu/sccpu/al_unit/r_reg[27]/G
cpu/sccpu/al_unit/r_reg[28]/G
cpu/sccpu/al_unit/r_reg[29]/G
cpu/sccpu/al_unit/r_reg[2]/G
cpu/sccpu/al_unit/r_reg[30]/G
cpu/sccpu/al_unit/r_reg[31]/G
cpu/sccpu/al_unit/r_reg[32]/G
cpu/sccpu/al_unit/r_reg[33]/G
cpu/sccpu/al_unit/r_reg[34]/G
cpu/sccpu/al_unit/r_reg[35]/G
cpu/sccpu/al_unit/r_reg[36]/G
cpu/sccpu/al_unit/r_reg[37]/G
cpu/sccpu/al_unit/r_reg[38]/G
cpu/sccpu/al_unit/r_reg[39]/G
cpu/sccpu/al_unit/r_reg[3]/G
cpu/sccpu/al_unit/r_reg[40]/G
cpu/sccpu/al_unit/r_reg[41]/G
cpu/sccpu/al_unit/r_reg[42]/G
cpu/sccpu/al_unit/r_reg[43]/G
cpu/sccpu/al_unit/r_reg[44]/G
cpu/sccpu/al_unit/r_reg[45]/G
cpu/sccpu/al_unit/r_reg[46]/G
cpu/sccpu/al_unit/r_reg[47]/G
cpu/sccpu/al_unit/r_reg[48]/G
cpu/sccpu/al_unit/r_reg[49]/G
cpu/sccpu/al_unit/r_reg[4]/G
cpu/sccpu/al_unit/r_reg[50]/G
cpu/sccpu/al_unit/r_reg[51]/G
cpu/sccpu/al_unit/r_reg[52]/G
cpu/sccpu/al_unit/r_reg[53]/G
cpu/sccpu/al_unit/r_reg[54]/G
cpu/sccpu/al_unit/r_reg[55]/G
cpu/sccpu/al_unit/r_reg[56]/G
cpu/sccpu/al_unit/r_reg[57]/G
cpu/sccpu/al_unit/r_reg[58]/G
cpu/sccpu/al_unit/r_reg[59]/G
cpu/sccpu/al_unit/r_reg[5]/G
cpu/sccpu/al_unit/r_reg[60]/G
cpu/sccpu/al_unit/r_reg[61]/G
cpu/sccpu/al_unit/r_reg[62]/G
cpu/sccpu/al_unit/r_reg[63]/G
cpu/sccpu/al_unit/r_reg[6]/G
cpu/sccpu/al_unit/r_reg[7]/G
cpu/sccpu/al_unit/r_reg[8]/G
cpu/sccpu/al_unit/r_reg[9]/G
cpu/sccpu/al_unit/zero_reg/G

 There are 66 register/latch pins with no clock driven by root clock pin: cpu/sccpu/ip/pc_reg[11]/Q (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/G
cpu/sccpu/al_unit/r_reg[0]/G
cpu/sccpu/al_unit/r_reg[10]/G
cpu/sccpu/al_unit/r_reg[11]/G
cpu/sccpu/al_unit/r_reg[12]/G
cpu/sccpu/al_unit/r_reg[13]/G
cpu/sccpu/al_unit/r_reg[14]/G
cpu/sccpu/al_unit/r_reg[15]/G
cpu/sccpu/al_unit/r_reg[16]/G
cpu/sccpu/al_unit/r_reg[17]/G
cpu/sccpu/al_unit/r_reg[18]/G
cpu/sccpu/al_unit/r_reg[19]/G
cpu/sccpu/al_unit/r_reg[1]/G
cpu/sccpu/al_unit/r_reg[20]/G
cpu/sccpu/al_unit/r_reg[21]/G
cpu/sccpu/al_unit/r_reg[22]/G
cpu/sccpu/al_unit/r_reg[23]/G
cpu/sccpu/al_unit/r_reg[24]/G
cpu/sccpu/al_unit/r_reg[25]/G
cpu/sccpu/al_unit/r_reg[26]/G
cpu/sccpu/al_unit/r_reg[27]/G
cpu/sccpu/al_unit/r_reg[28]/G
cpu/sccpu/al_unit/r_reg[29]/G
cpu/sccpu/al_unit/r_reg[2]/G
cpu/sccpu/al_unit/r_reg[30]/G
cpu/sccpu/al_unit/r_reg[31]/G
cpu/sccpu/al_unit/r_reg[32]/G
cpu/sccpu/al_unit/r_reg[33]/G
cpu/sccpu/al_unit/r_reg[34]/G
cpu/sccpu/al_unit/r_reg[35]/G
cpu/sccpu/al_unit/r_reg[36]/G
cpu/sccpu/al_unit/r_reg[37]/G
cpu/sccpu/al_unit/r_reg[38]/G
cpu/sccpu/al_unit/r_reg[39]/G
cpu/sccpu/al_unit/r_reg[3]/G
cpu/sccpu/al_unit/r_reg[40]/G
cpu/sccpu/al_unit/r_reg[41]/G
cpu/sccpu/al_unit/r_reg[42]/G
cpu/sccpu/al_unit/r_reg[43]/G
cpu/sccpu/al_unit/r_reg[44]/G
cpu/sccpu/al_unit/r_reg[45]/G
cpu/sccpu/al_unit/r_reg[46]/G
cpu/sccpu/al_unit/r_reg[47]/G
cpu/sccpu/al_unit/r_reg[48]/G
cpu/sccpu/al_unit/r_reg[49]/G
cpu/sccpu/al_unit/r_reg[4]/G
cpu/sccpu/al_unit/r_reg[50]/G
cpu/sccpu/al_unit/r_reg[51]/G
cpu/sccpu/al_unit/r_reg[52]/G
cpu/sccpu/al_unit/r_reg[53]/G
cpu/sccpu/al_unit/r_reg[54]/G
cpu/sccpu/al_unit/r_reg[55]/G
cpu/sccpu/al_unit/r_reg[56]/G
cpu/sccpu/al_unit/r_reg[57]/G
cpu/sccpu/al_unit/r_reg[58]/G
cpu/sccpu/al_unit/r_reg[59]/G
cpu/sccpu/al_unit/r_reg[5]/G
cpu/sccpu/al_unit/r_reg[60]/G
cpu/sccpu/al_unit/r_reg[61]/G
cpu/sccpu/al_unit/r_reg[62]/G
cpu/sccpu/al_unit/r_reg[63]/G
cpu/sccpu/al_unit/r_reg[6]/G
cpu/sccpu/al_unit/r_reg[7]/G
cpu/sccpu/al_unit/r_reg[8]/G
cpu/sccpu/al_unit/r_reg[9]/G
cpu/sccpu/al_unit/zero_reg/G

 There are 66 register/latch pins with no clock driven by root clock pin: cpu/sccpu/ip/pc_reg[12]/Q (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/G
cpu/sccpu/al_unit/r_reg[0]/G
cpu/sccpu/al_unit/r_reg[10]/G
cpu/sccpu/al_unit/r_reg[11]/G
cpu/sccpu/al_unit/r_reg[12]/G
cpu/sccpu/al_unit/r_reg[13]/G
cpu/sccpu/al_unit/r_reg[14]/G
cpu/sccpu/al_unit/r_reg[15]/G
cpu/sccpu/al_unit/r_reg[16]/G
cpu/sccpu/al_unit/r_reg[17]/G
cpu/sccpu/al_unit/r_reg[18]/G
cpu/sccpu/al_unit/r_reg[19]/G
cpu/sccpu/al_unit/r_reg[1]/G
cpu/sccpu/al_unit/r_reg[20]/G
cpu/sccpu/al_unit/r_reg[21]/G
cpu/sccpu/al_unit/r_reg[22]/G
cpu/sccpu/al_unit/r_reg[23]/G
cpu/sccpu/al_unit/r_reg[24]/G
cpu/sccpu/al_unit/r_reg[25]/G
cpu/sccpu/al_unit/r_reg[26]/G
cpu/sccpu/al_unit/r_reg[27]/G
cpu/sccpu/al_unit/r_reg[28]/G
cpu/sccpu/al_unit/r_reg[29]/G
cpu/sccpu/al_unit/r_reg[2]/G
cpu/sccpu/al_unit/r_reg[30]/G
cpu/sccpu/al_unit/r_reg[31]/G
cpu/sccpu/al_unit/r_reg[32]/G
cpu/sccpu/al_unit/r_reg[33]/G
cpu/sccpu/al_unit/r_reg[34]/G
cpu/sccpu/al_unit/r_reg[35]/G
cpu/sccpu/al_unit/r_reg[36]/G
cpu/sccpu/al_unit/r_reg[37]/G
cpu/sccpu/al_unit/r_reg[38]/G
cpu/sccpu/al_unit/r_reg[39]/G
cpu/sccpu/al_unit/r_reg[3]/G
cpu/sccpu/al_unit/r_reg[40]/G
cpu/sccpu/al_unit/r_reg[41]/G
cpu/sccpu/al_unit/r_reg[42]/G
cpu/sccpu/al_unit/r_reg[43]/G
cpu/sccpu/al_unit/r_reg[44]/G
cpu/sccpu/al_unit/r_reg[45]/G
cpu/sccpu/al_unit/r_reg[46]/G
cpu/sccpu/al_unit/r_reg[47]/G
cpu/sccpu/al_unit/r_reg[48]/G
cpu/sccpu/al_unit/r_reg[49]/G
cpu/sccpu/al_unit/r_reg[4]/G
cpu/sccpu/al_unit/r_reg[50]/G
cpu/sccpu/al_unit/r_reg[51]/G
cpu/sccpu/al_unit/r_reg[52]/G
cpu/sccpu/al_unit/r_reg[53]/G
cpu/sccpu/al_unit/r_reg[54]/G
cpu/sccpu/al_unit/r_reg[55]/G
cpu/sccpu/al_unit/r_reg[56]/G
cpu/sccpu/al_unit/r_reg[57]/G
cpu/sccpu/al_unit/r_reg[58]/G
cpu/sccpu/al_unit/r_reg[59]/G
cpu/sccpu/al_unit/r_reg[5]/G
cpu/sccpu/al_unit/r_reg[60]/G
cpu/sccpu/al_unit/r_reg[61]/G
cpu/sccpu/al_unit/r_reg[62]/G
cpu/sccpu/al_unit/r_reg[63]/G
cpu/sccpu/al_unit/r_reg[6]/G
cpu/sccpu/al_unit/r_reg[7]/G
cpu/sccpu/al_unit/r_reg[8]/G
cpu/sccpu/al_unit/r_reg[9]/G
cpu/sccpu/al_unit/zero_reg/G

 There are 66 register/latch pins with no clock driven by root clock pin: cpu/sccpu/ip/pc_reg[2]/Q (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/G
cpu/sccpu/al_unit/r_reg[0]/G
cpu/sccpu/al_unit/r_reg[10]/G
cpu/sccpu/al_unit/r_reg[11]/G
cpu/sccpu/al_unit/r_reg[12]/G
cpu/sccpu/al_unit/r_reg[13]/G
cpu/sccpu/al_unit/r_reg[14]/G
cpu/sccpu/al_unit/r_reg[15]/G
cpu/sccpu/al_unit/r_reg[16]/G
cpu/sccpu/al_unit/r_reg[17]/G
cpu/sccpu/al_unit/r_reg[18]/G
cpu/sccpu/al_unit/r_reg[19]/G
cpu/sccpu/al_unit/r_reg[1]/G
cpu/sccpu/al_unit/r_reg[20]/G
cpu/sccpu/al_unit/r_reg[21]/G
cpu/sccpu/al_unit/r_reg[22]/G
cpu/sccpu/al_unit/r_reg[23]/G
cpu/sccpu/al_unit/r_reg[24]/G
cpu/sccpu/al_unit/r_reg[25]/G
cpu/sccpu/al_unit/r_reg[26]/G
cpu/sccpu/al_unit/r_reg[27]/G
cpu/sccpu/al_unit/r_reg[28]/G
cpu/sccpu/al_unit/r_reg[29]/G
cpu/sccpu/al_unit/r_reg[2]/G
cpu/sccpu/al_unit/r_reg[30]/G
cpu/sccpu/al_unit/r_reg[31]/G
cpu/sccpu/al_unit/r_reg[32]/G
cpu/sccpu/al_unit/r_reg[33]/G
cpu/sccpu/al_unit/r_reg[34]/G
cpu/sccpu/al_unit/r_reg[35]/G
cpu/sccpu/al_unit/r_reg[36]/G
cpu/sccpu/al_unit/r_reg[37]/G
cpu/sccpu/al_unit/r_reg[38]/G
cpu/sccpu/al_unit/r_reg[39]/G
cpu/sccpu/al_unit/r_reg[3]/G
cpu/sccpu/al_unit/r_reg[40]/G
cpu/sccpu/al_unit/r_reg[41]/G
cpu/sccpu/al_unit/r_reg[42]/G
cpu/sccpu/al_unit/r_reg[43]/G
cpu/sccpu/al_unit/r_reg[44]/G
cpu/sccpu/al_unit/r_reg[45]/G
cpu/sccpu/al_unit/r_reg[46]/G
cpu/sccpu/al_unit/r_reg[47]/G
cpu/sccpu/al_unit/r_reg[48]/G
cpu/sccpu/al_unit/r_reg[49]/G
cpu/sccpu/al_unit/r_reg[4]/G
cpu/sccpu/al_unit/r_reg[50]/G
cpu/sccpu/al_unit/r_reg[51]/G
cpu/sccpu/al_unit/r_reg[52]/G
cpu/sccpu/al_unit/r_reg[53]/G
cpu/sccpu/al_unit/r_reg[54]/G
cpu/sccpu/al_unit/r_reg[55]/G
cpu/sccpu/al_unit/r_reg[56]/G
cpu/sccpu/al_unit/r_reg[57]/G
cpu/sccpu/al_unit/r_reg[58]/G
cpu/sccpu/al_unit/r_reg[59]/G
cpu/sccpu/al_unit/r_reg[5]/G
cpu/sccpu/al_unit/r_reg[60]/G
cpu/sccpu/al_unit/r_reg[61]/G
cpu/sccpu/al_unit/r_reg[62]/G
cpu/sccpu/al_unit/r_reg[63]/G
cpu/sccpu/al_unit/r_reg[6]/G
cpu/sccpu/al_unit/r_reg[7]/G
cpu/sccpu/al_unit/r_reg[8]/G
cpu/sccpu/al_unit/r_reg[9]/G
cpu/sccpu/al_unit/zero_reg/G

 There are 66 register/latch pins with no clock driven by root clock pin: cpu/sccpu/ip/pc_reg[3]/Q (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/G
cpu/sccpu/al_unit/r_reg[0]/G
cpu/sccpu/al_unit/r_reg[10]/G
cpu/sccpu/al_unit/r_reg[11]/G
cpu/sccpu/al_unit/r_reg[12]/G
cpu/sccpu/al_unit/r_reg[13]/G
cpu/sccpu/al_unit/r_reg[14]/G
cpu/sccpu/al_unit/r_reg[15]/G
cpu/sccpu/al_unit/r_reg[16]/G
cpu/sccpu/al_unit/r_reg[17]/G
cpu/sccpu/al_unit/r_reg[18]/G
cpu/sccpu/al_unit/r_reg[19]/G
cpu/sccpu/al_unit/r_reg[1]/G
cpu/sccpu/al_unit/r_reg[20]/G
cpu/sccpu/al_unit/r_reg[21]/G
cpu/sccpu/al_unit/r_reg[22]/G
cpu/sccpu/al_unit/r_reg[23]/G
cpu/sccpu/al_unit/r_reg[24]/G
cpu/sccpu/al_unit/r_reg[25]/G
cpu/sccpu/al_unit/r_reg[26]/G
cpu/sccpu/al_unit/r_reg[27]/G
cpu/sccpu/al_unit/r_reg[28]/G
cpu/sccpu/al_unit/r_reg[29]/G
cpu/sccpu/al_unit/r_reg[2]/G
cpu/sccpu/al_unit/r_reg[30]/G
cpu/sccpu/al_unit/r_reg[31]/G
cpu/sccpu/al_unit/r_reg[32]/G
cpu/sccpu/al_unit/r_reg[33]/G
cpu/sccpu/al_unit/r_reg[34]/G
cpu/sccpu/al_unit/r_reg[35]/G
cpu/sccpu/al_unit/r_reg[36]/G
cpu/sccpu/al_unit/r_reg[37]/G
cpu/sccpu/al_unit/r_reg[38]/G
cpu/sccpu/al_unit/r_reg[39]/G
cpu/sccpu/al_unit/r_reg[3]/G
cpu/sccpu/al_unit/r_reg[40]/G
cpu/sccpu/al_unit/r_reg[41]/G
cpu/sccpu/al_unit/r_reg[42]/G
cpu/sccpu/al_unit/r_reg[43]/G
cpu/sccpu/al_unit/r_reg[44]/G
cpu/sccpu/al_unit/r_reg[45]/G
cpu/sccpu/al_unit/r_reg[46]/G
cpu/sccpu/al_unit/r_reg[47]/G
cpu/sccpu/al_unit/r_reg[48]/G
cpu/sccpu/al_unit/r_reg[49]/G
cpu/sccpu/al_unit/r_reg[4]/G
cpu/sccpu/al_unit/r_reg[50]/G
cpu/sccpu/al_unit/r_reg[51]/G
cpu/sccpu/al_unit/r_reg[52]/G
cpu/sccpu/al_unit/r_reg[53]/G
cpu/sccpu/al_unit/r_reg[54]/G
cpu/sccpu/al_unit/r_reg[55]/G
cpu/sccpu/al_unit/r_reg[56]/G
cpu/sccpu/al_unit/r_reg[57]/G
cpu/sccpu/al_unit/r_reg[58]/G
cpu/sccpu/al_unit/r_reg[59]/G
cpu/sccpu/al_unit/r_reg[5]/G
cpu/sccpu/al_unit/r_reg[60]/G
cpu/sccpu/al_unit/r_reg[61]/G
cpu/sccpu/al_unit/r_reg[62]/G
cpu/sccpu/al_unit/r_reg[63]/G
cpu/sccpu/al_unit/r_reg[6]/G
cpu/sccpu/al_unit/r_reg[7]/G
cpu/sccpu/al_unit/r_reg[8]/G
cpu/sccpu/al_unit/r_reg[9]/G
cpu/sccpu/al_unit/zero_reg/G

 There are 66 register/latch pins with no clock driven by root clock pin: cpu/sccpu/ip/pc_reg[4]/Q (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/G
cpu/sccpu/al_unit/r_reg[0]/G
cpu/sccpu/al_unit/r_reg[10]/G
cpu/sccpu/al_unit/r_reg[11]/G
cpu/sccpu/al_unit/r_reg[12]/G
cpu/sccpu/al_unit/r_reg[13]/G
cpu/sccpu/al_unit/r_reg[14]/G
cpu/sccpu/al_unit/r_reg[15]/G
cpu/sccpu/al_unit/r_reg[16]/G
cpu/sccpu/al_unit/r_reg[17]/G
cpu/sccpu/al_unit/r_reg[18]/G
cpu/sccpu/al_unit/r_reg[19]/G
cpu/sccpu/al_unit/r_reg[1]/G
cpu/sccpu/al_unit/r_reg[20]/G
cpu/sccpu/al_unit/r_reg[21]/G
cpu/sccpu/al_unit/r_reg[22]/G
cpu/sccpu/al_unit/r_reg[23]/G
cpu/sccpu/al_unit/r_reg[24]/G
cpu/sccpu/al_unit/r_reg[25]/G
cpu/sccpu/al_unit/r_reg[26]/G
cpu/sccpu/al_unit/r_reg[27]/G
cpu/sccpu/al_unit/r_reg[28]/G
cpu/sccpu/al_unit/r_reg[29]/G
cpu/sccpu/al_unit/r_reg[2]/G
cpu/sccpu/al_unit/r_reg[30]/G
cpu/sccpu/al_unit/r_reg[31]/G
cpu/sccpu/al_unit/r_reg[32]/G
cpu/sccpu/al_unit/r_reg[33]/G
cpu/sccpu/al_unit/r_reg[34]/G
cpu/sccpu/al_unit/r_reg[35]/G
cpu/sccpu/al_unit/r_reg[36]/G
cpu/sccpu/al_unit/r_reg[37]/G
cpu/sccpu/al_unit/r_reg[38]/G
cpu/sccpu/al_unit/r_reg[39]/G
cpu/sccpu/al_unit/r_reg[3]/G
cpu/sccpu/al_unit/r_reg[40]/G
cpu/sccpu/al_unit/r_reg[41]/G
cpu/sccpu/al_unit/r_reg[42]/G
cpu/sccpu/al_unit/r_reg[43]/G
cpu/sccpu/al_unit/r_reg[44]/G
cpu/sccpu/al_unit/r_reg[45]/G
cpu/sccpu/al_unit/r_reg[46]/G
cpu/sccpu/al_unit/r_reg[47]/G
cpu/sccpu/al_unit/r_reg[48]/G
cpu/sccpu/al_unit/r_reg[49]/G
cpu/sccpu/al_unit/r_reg[4]/G
cpu/sccpu/al_unit/r_reg[50]/G
cpu/sccpu/al_unit/r_reg[51]/G
cpu/sccpu/al_unit/r_reg[52]/G
cpu/sccpu/al_unit/r_reg[53]/G
cpu/sccpu/al_unit/r_reg[54]/G
cpu/sccpu/al_unit/r_reg[55]/G
cpu/sccpu/al_unit/r_reg[56]/G
cpu/sccpu/al_unit/r_reg[57]/G
cpu/sccpu/al_unit/r_reg[58]/G
cpu/sccpu/al_unit/r_reg[59]/G
cpu/sccpu/al_unit/r_reg[5]/G
cpu/sccpu/al_unit/r_reg[60]/G
cpu/sccpu/al_unit/r_reg[61]/G
cpu/sccpu/al_unit/r_reg[62]/G
cpu/sccpu/al_unit/r_reg[63]/G
cpu/sccpu/al_unit/r_reg[6]/G
cpu/sccpu/al_unit/r_reg[7]/G
cpu/sccpu/al_unit/r_reg[8]/G
cpu/sccpu/al_unit/r_reg[9]/G
cpu/sccpu/al_unit/zero_reg/G

 There are 66 register/latch pins with no clock driven by root clock pin: cpu/sccpu/ip/pc_reg[5]/Q (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/G
cpu/sccpu/al_unit/r_reg[0]/G
cpu/sccpu/al_unit/r_reg[10]/G
cpu/sccpu/al_unit/r_reg[11]/G
cpu/sccpu/al_unit/r_reg[12]/G
cpu/sccpu/al_unit/r_reg[13]/G
cpu/sccpu/al_unit/r_reg[14]/G
cpu/sccpu/al_unit/r_reg[15]/G
cpu/sccpu/al_unit/r_reg[16]/G
cpu/sccpu/al_unit/r_reg[17]/G
cpu/sccpu/al_unit/r_reg[18]/G
cpu/sccpu/al_unit/r_reg[19]/G
cpu/sccpu/al_unit/r_reg[1]/G
cpu/sccpu/al_unit/r_reg[20]/G
cpu/sccpu/al_unit/r_reg[21]/G
cpu/sccpu/al_unit/r_reg[22]/G
cpu/sccpu/al_unit/r_reg[23]/G
cpu/sccpu/al_unit/r_reg[24]/G
cpu/sccpu/al_unit/r_reg[25]/G
cpu/sccpu/al_unit/r_reg[26]/G
cpu/sccpu/al_unit/r_reg[27]/G
cpu/sccpu/al_unit/r_reg[28]/G
cpu/sccpu/al_unit/r_reg[29]/G
cpu/sccpu/al_unit/r_reg[2]/G
cpu/sccpu/al_unit/r_reg[30]/G
cpu/sccpu/al_unit/r_reg[31]/G
cpu/sccpu/al_unit/r_reg[32]/G
cpu/sccpu/al_unit/r_reg[33]/G
cpu/sccpu/al_unit/r_reg[34]/G
cpu/sccpu/al_unit/r_reg[35]/G
cpu/sccpu/al_unit/r_reg[36]/G
cpu/sccpu/al_unit/r_reg[37]/G
cpu/sccpu/al_unit/r_reg[38]/G
cpu/sccpu/al_unit/r_reg[39]/G
cpu/sccpu/al_unit/r_reg[3]/G
cpu/sccpu/al_unit/r_reg[40]/G
cpu/sccpu/al_unit/r_reg[41]/G
cpu/sccpu/al_unit/r_reg[42]/G
cpu/sccpu/al_unit/r_reg[43]/G
cpu/sccpu/al_unit/r_reg[44]/G
cpu/sccpu/al_unit/r_reg[45]/G
cpu/sccpu/al_unit/r_reg[46]/G
cpu/sccpu/al_unit/r_reg[47]/G
cpu/sccpu/al_unit/r_reg[48]/G
cpu/sccpu/al_unit/r_reg[49]/G
cpu/sccpu/al_unit/r_reg[4]/G
cpu/sccpu/al_unit/r_reg[50]/G
cpu/sccpu/al_unit/r_reg[51]/G
cpu/sccpu/al_unit/r_reg[52]/G
cpu/sccpu/al_unit/r_reg[53]/G
cpu/sccpu/al_unit/r_reg[54]/G
cpu/sccpu/al_unit/r_reg[55]/G
cpu/sccpu/al_unit/r_reg[56]/G
cpu/sccpu/al_unit/r_reg[57]/G
cpu/sccpu/al_unit/r_reg[58]/G
cpu/sccpu/al_unit/r_reg[59]/G
cpu/sccpu/al_unit/r_reg[5]/G
cpu/sccpu/al_unit/r_reg[60]/G
cpu/sccpu/al_unit/r_reg[61]/G
cpu/sccpu/al_unit/r_reg[62]/G
cpu/sccpu/al_unit/r_reg[63]/G
cpu/sccpu/al_unit/r_reg[6]/G
cpu/sccpu/al_unit/r_reg[7]/G
cpu/sccpu/al_unit/r_reg[8]/G
cpu/sccpu/al_unit/r_reg[9]/G
cpu/sccpu/al_unit/zero_reg/G

 There are 66 register/latch pins with no clock driven by root clock pin: cpu/sccpu/ip/pc_reg[6]/Q (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/G
cpu/sccpu/al_unit/r_reg[0]/G
cpu/sccpu/al_unit/r_reg[10]/G
cpu/sccpu/al_unit/r_reg[11]/G
cpu/sccpu/al_unit/r_reg[12]/G
cpu/sccpu/al_unit/r_reg[13]/G
cpu/sccpu/al_unit/r_reg[14]/G
cpu/sccpu/al_unit/r_reg[15]/G
cpu/sccpu/al_unit/r_reg[16]/G
cpu/sccpu/al_unit/r_reg[17]/G
cpu/sccpu/al_unit/r_reg[18]/G
cpu/sccpu/al_unit/r_reg[19]/G
cpu/sccpu/al_unit/r_reg[1]/G
cpu/sccpu/al_unit/r_reg[20]/G
cpu/sccpu/al_unit/r_reg[21]/G
cpu/sccpu/al_unit/r_reg[22]/G
cpu/sccpu/al_unit/r_reg[23]/G
cpu/sccpu/al_unit/r_reg[24]/G
cpu/sccpu/al_unit/r_reg[25]/G
cpu/sccpu/al_unit/r_reg[26]/G
cpu/sccpu/al_unit/r_reg[27]/G
cpu/sccpu/al_unit/r_reg[28]/G
cpu/sccpu/al_unit/r_reg[29]/G
cpu/sccpu/al_unit/r_reg[2]/G
cpu/sccpu/al_unit/r_reg[30]/G
cpu/sccpu/al_unit/r_reg[31]/G
cpu/sccpu/al_unit/r_reg[32]/G
cpu/sccpu/al_unit/r_reg[33]/G
cpu/sccpu/al_unit/r_reg[34]/G
cpu/sccpu/al_unit/r_reg[35]/G
cpu/sccpu/al_unit/r_reg[36]/G
cpu/sccpu/al_unit/r_reg[37]/G
cpu/sccpu/al_unit/r_reg[38]/G
cpu/sccpu/al_unit/r_reg[39]/G
cpu/sccpu/al_unit/r_reg[3]/G
cpu/sccpu/al_unit/r_reg[40]/G
cpu/sccpu/al_unit/r_reg[41]/G
cpu/sccpu/al_unit/r_reg[42]/G
cpu/sccpu/al_unit/r_reg[43]/G
cpu/sccpu/al_unit/r_reg[44]/G
cpu/sccpu/al_unit/r_reg[45]/G
cpu/sccpu/al_unit/r_reg[46]/G
cpu/sccpu/al_unit/r_reg[47]/G
cpu/sccpu/al_unit/r_reg[48]/G
cpu/sccpu/al_unit/r_reg[49]/G
cpu/sccpu/al_unit/r_reg[4]/G
cpu/sccpu/al_unit/r_reg[50]/G
cpu/sccpu/al_unit/r_reg[51]/G
cpu/sccpu/al_unit/r_reg[52]/G
cpu/sccpu/al_unit/r_reg[53]/G
cpu/sccpu/al_unit/r_reg[54]/G
cpu/sccpu/al_unit/r_reg[55]/G
cpu/sccpu/al_unit/r_reg[56]/G
cpu/sccpu/al_unit/r_reg[57]/G
cpu/sccpu/al_unit/r_reg[58]/G
cpu/sccpu/al_unit/r_reg[59]/G
cpu/sccpu/al_unit/r_reg[5]/G
cpu/sccpu/al_unit/r_reg[60]/G
cpu/sccpu/al_unit/r_reg[61]/G
cpu/sccpu/al_unit/r_reg[62]/G
cpu/sccpu/al_unit/r_reg[63]/G
cpu/sccpu/al_unit/r_reg[6]/G
cpu/sccpu/al_unit/r_reg[7]/G
cpu/sccpu/al_unit/r_reg[8]/G
cpu/sccpu/al_unit/r_reg[9]/G
cpu/sccpu/al_unit/zero_reg/G

 There are 66 register/latch pins with no clock driven by root clock pin: cpu/sccpu/ip/pc_reg[7]/Q (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/G
cpu/sccpu/al_unit/r_reg[0]/G
cpu/sccpu/al_unit/r_reg[10]/G
cpu/sccpu/al_unit/r_reg[11]/G
cpu/sccpu/al_unit/r_reg[12]/G
cpu/sccpu/al_unit/r_reg[13]/G
cpu/sccpu/al_unit/r_reg[14]/G
cpu/sccpu/al_unit/r_reg[15]/G
cpu/sccpu/al_unit/r_reg[16]/G
cpu/sccpu/al_unit/r_reg[17]/G
cpu/sccpu/al_unit/r_reg[18]/G
cpu/sccpu/al_unit/r_reg[19]/G
cpu/sccpu/al_unit/r_reg[1]/G
cpu/sccpu/al_unit/r_reg[20]/G
cpu/sccpu/al_unit/r_reg[21]/G
cpu/sccpu/al_unit/r_reg[22]/G
cpu/sccpu/al_unit/r_reg[23]/G
cpu/sccpu/al_unit/r_reg[24]/G
cpu/sccpu/al_unit/r_reg[25]/G
cpu/sccpu/al_unit/r_reg[26]/G
cpu/sccpu/al_unit/r_reg[27]/G
cpu/sccpu/al_unit/r_reg[28]/G
cpu/sccpu/al_unit/r_reg[29]/G
cpu/sccpu/al_unit/r_reg[2]/G
cpu/sccpu/al_unit/r_reg[30]/G
cpu/sccpu/al_unit/r_reg[31]/G
cpu/sccpu/al_unit/r_reg[32]/G
cpu/sccpu/al_unit/r_reg[33]/G
cpu/sccpu/al_unit/r_reg[34]/G
cpu/sccpu/al_unit/r_reg[35]/G
cpu/sccpu/al_unit/r_reg[36]/G
cpu/sccpu/al_unit/r_reg[37]/G
cpu/sccpu/al_unit/r_reg[38]/G
cpu/sccpu/al_unit/r_reg[39]/G
cpu/sccpu/al_unit/r_reg[3]/G
cpu/sccpu/al_unit/r_reg[40]/G
cpu/sccpu/al_unit/r_reg[41]/G
cpu/sccpu/al_unit/r_reg[42]/G
cpu/sccpu/al_unit/r_reg[43]/G
cpu/sccpu/al_unit/r_reg[44]/G
cpu/sccpu/al_unit/r_reg[45]/G
cpu/sccpu/al_unit/r_reg[46]/G
cpu/sccpu/al_unit/r_reg[47]/G
cpu/sccpu/al_unit/r_reg[48]/G
cpu/sccpu/al_unit/r_reg[49]/G
cpu/sccpu/al_unit/r_reg[4]/G
cpu/sccpu/al_unit/r_reg[50]/G
cpu/sccpu/al_unit/r_reg[51]/G
cpu/sccpu/al_unit/r_reg[52]/G
cpu/sccpu/al_unit/r_reg[53]/G
cpu/sccpu/al_unit/r_reg[54]/G
cpu/sccpu/al_unit/r_reg[55]/G
cpu/sccpu/al_unit/r_reg[56]/G
cpu/sccpu/al_unit/r_reg[57]/G
cpu/sccpu/al_unit/r_reg[58]/G
cpu/sccpu/al_unit/r_reg[59]/G
cpu/sccpu/al_unit/r_reg[5]/G
cpu/sccpu/al_unit/r_reg[60]/G
cpu/sccpu/al_unit/r_reg[61]/G
cpu/sccpu/al_unit/r_reg[62]/G
cpu/sccpu/al_unit/r_reg[63]/G
cpu/sccpu/al_unit/r_reg[6]/G
cpu/sccpu/al_unit/r_reg[7]/G
cpu/sccpu/al_unit/r_reg[8]/G
cpu/sccpu/al_unit/r_reg[9]/G
cpu/sccpu/al_unit/zero_reg/G

 There are 66 register/latch pins with no clock driven by root clock pin: cpu/sccpu/ip/pc_reg[8]/Q (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/G
cpu/sccpu/al_unit/r_reg[0]/G
cpu/sccpu/al_unit/r_reg[10]/G
cpu/sccpu/al_unit/r_reg[11]/G
cpu/sccpu/al_unit/r_reg[12]/G
cpu/sccpu/al_unit/r_reg[13]/G
cpu/sccpu/al_unit/r_reg[14]/G
cpu/sccpu/al_unit/r_reg[15]/G
cpu/sccpu/al_unit/r_reg[16]/G
cpu/sccpu/al_unit/r_reg[17]/G
cpu/sccpu/al_unit/r_reg[18]/G
cpu/sccpu/al_unit/r_reg[19]/G
cpu/sccpu/al_unit/r_reg[1]/G
cpu/sccpu/al_unit/r_reg[20]/G
cpu/sccpu/al_unit/r_reg[21]/G
cpu/sccpu/al_unit/r_reg[22]/G
cpu/sccpu/al_unit/r_reg[23]/G
cpu/sccpu/al_unit/r_reg[24]/G
cpu/sccpu/al_unit/r_reg[25]/G
cpu/sccpu/al_unit/r_reg[26]/G
cpu/sccpu/al_unit/r_reg[27]/G
cpu/sccpu/al_unit/r_reg[28]/G
cpu/sccpu/al_unit/r_reg[29]/G
cpu/sccpu/al_unit/r_reg[2]/G
cpu/sccpu/al_unit/r_reg[30]/G
cpu/sccpu/al_unit/r_reg[31]/G
cpu/sccpu/al_unit/r_reg[32]/G
cpu/sccpu/al_unit/r_reg[33]/G
cpu/sccpu/al_unit/r_reg[34]/G
cpu/sccpu/al_unit/r_reg[35]/G
cpu/sccpu/al_unit/r_reg[36]/G
cpu/sccpu/al_unit/r_reg[37]/G
cpu/sccpu/al_unit/r_reg[38]/G
cpu/sccpu/al_unit/r_reg[39]/G
cpu/sccpu/al_unit/r_reg[3]/G
cpu/sccpu/al_unit/r_reg[40]/G
cpu/sccpu/al_unit/r_reg[41]/G
cpu/sccpu/al_unit/r_reg[42]/G
cpu/sccpu/al_unit/r_reg[43]/G
cpu/sccpu/al_unit/r_reg[44]/G
cpu/sccpu/al_unit/r_reg[45]/G
cpu/sccpu/al_unit/r_reg[46]/G
cpu/sccpu/al_unit/r_reg[47]/G
cpu/sccpu/al_unit/r_reg[48]/G
cpu/sccpu/al_unit/r_reg[49]/G
cpu/sccpu/al_unit/r_reg[4]/G
cpu/sccpu/al_unit/r_reg[50]/G
cpu/sccpu/al_unit/r_reg[51]/G
cpu/sccpu/al_unit/r_reg[52]/G
cpu/sccpu/al_unit/r_reg[53]/G
cpu/sccpu/al_unit/r_reg[54]/G
cpu/sccpu/al_unit/r_reg[55]/G
cpu/sccpu/al_unit/r_reg[56]/G
cpu/sccpu/al_unit/r_reg[57]/G
cpu/sccpu/al_unit/r_reg[58]/G
cpu/sccpu/al_unit/r_reg[59]/G
cpu/sccpu/al_unit/r_reg[5]/G
cpu/sccpu/al_unit/r_reg[60]/G
cpu/sccpu/al_unit/r_reg[61]/G
cpu/sccpu/al_unit/r_reg[62]/G
cpu/sccpu/al_unit/r_reg[63]/G
cpu/sccpu/al_unit/r_reg[6]/G
cpu/sccpu/al_unit/r_reg[7]/G
cpu/sccpu/al_unit/r_reg[8]/G
cpu/sccpu/al_unit/r_reg[9]/G
cpu/sccpu/al_unit/zero_reg/G

 There are 66 register/latch pins with no clock driven by root clock pin: cpu/sccpu/ip/pc_reg[9]/Q (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/G
cpu/sccpu/al_unit/r_reg[0]/G
cpu/sccpu/al_unit/r_reg[10]/G
cpu/sccpu/al_unit/r_reg[11]/G
cpu/sccpu/al_unit/r_reg[12]/G
cpu/sccpu/al_unit/r_reg[13]/G
cpu/sccpu/al_unit/r_reg[14]/G
cpu/sccpu/al_unit/r_reg[15]/G
cpu/sccpu/al_unit/r_reg[16]/G
cpu/sccpu/al_unit/r_reg[17]/G
cpu/sccpu/al_unit/r_reg[18]/G
cpu/sccpu/al_unit/r_reg[19]/G
cpu/sccpu/al_unit/r_reg[1]/G
cpu/sccpu/al_unit/r_reg[20]/G
cpu/sccpu/al_unit/r_reg[21]/G
cpu/sccpu/al_unit/r_reg[22]/G
cpu/sccpu/al_unit/r_reg[23]/G
cpu/sccpu/al_unit/r_reg[24]/G
cpu/sccpu/al_unit/r_reg[25]/G
cpu/sccpu/al_unit/r_reg[26]/G
cpu/sccpu/al_unit/r_reg[27]/G
cpu/sccpu/al_unit/r_reg[28]/G
cpu/sccpu/al_unit/r_reg[29]/G
cpu/sccpu/al_unit/r_reg[2]/G
cpu/sccpu/al_unit/r_reg[30]/G
cpu/sccpu/al_unit/r_reg[31]/G
cpu/sccpu/al_unit/r_reg[32]/G
cpu/sccpu/al_unit/r_reg[33]/G
cpu/sccpu/al_unit/r_reg[34]/G
cpu/sccpu/al_unit/r_reg[35]/G
cpu/sccpu/al_unit/r_reg[36]/G
cpu/sccpu/al_unit/r_reg[37]/G
cpu/sccpu/al_unit/r_reg[38]/G
cpu/sccpu/al_unit/r_reg[39]/G
cpu/sccpu/al_unit/r_reg[3]/G
cpu/sccpu/al_unit/r_reg[40]/G
cpu/sccpu/al_unit/r_reg[41]/G
cpu/sccpu/al_unit/r_reg[42]/G
cpu/sccpu/al_unit/r_reg[43]/G
cpu/sccpu/al_unit/r_reg[44]/G
cpu/sccpu/al_unit/r_reg[45]/G
cpu/sccpu/al_unit/r_reg[46]/G
cpu/sccpu/al_unit/r_reg[47]/G
cpu/sccpu/al_unit/r_reg[48]/G
cpu/sccpu/al_unit/r_reg[49]/G
cpu/sccpu/al_unit/r_reg[4]/G
cpu/sccpu/al_unit/r_reg[50]/G
cpu/sccpu/al_unit/r_reg[51]/G
cpu/sccpu/al_unit/r_reg[52]/G
cpu/sccpu/al_unit/r_reg[53]/G
cpu/sccpu/al_unit/r_reg[54]/G
cpu/sccpu/al_unit/r_reg[55]/G
cpu/sccpu/al_unit/r_reg[56]/G
cpu/sccpu/al_unit/r_reg[57]/G
cpu/sccpu/al_unit/r_reg[58]/G
cpu/sccpu/al_unit/r_reg[59]/G
cpu/sccpu/al_unit/r_reg[5]/G
cpu/sccpu/al_unit/r_reg[60]/G
cpu/sccpu/al_unit/r_reg[61]/G
cpu/sccpu/al_unit/r_reg[62]/G
cpu/sccpu/al_unit/r_reg[63]/G
cpu/sccpu/al_unit/r_reg[6]/G
cpu/sccpu/al_unit/r_reg[7]/G
cpu/sccpu/al_unit/r_reg[8]/G
cpu/sccpu/al_unit/r_reg[9]/G
cpu/sccpu/al_unit/zero_reg/G

 There are 3 register/latch pins with no clock driven by root clock pin: seg7/cnt_reg[14]/Q (HIGH)

seg7/seg7_addr_reg[0]/C
seg7/seg7_addr_reg[1]/C
seg7/seg7_addr_reg[2]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

cpu/sccpu/al_unit/addsub/negative_reg/D
cpu/sccpu/al_unit/r_reg[0]/D
cpu/sccpu/al_unit/r_reg[10]/D
cpu/sccpu/al_unit/r_reg[11]/D
cpu/sccpu/al_unit/r_reg[12]/D
cpu/sccpu/al_unit/r_reg[13]/D
cpu/sccpu/al_unit/r_reg[14]/D
cpu/sccpu/al_unit/r_reg[15]/D
cpu/sccpu/al_unit/r_reg[16]/D
cpu/sccpu/al_unit/r_reg[17]/D
cpu/sccpu/al_unit/r_reg[18]/D
cpu/sccpu/al_unit/r_reg[19]/D
cpu/sccpu/al_unit/r_reg[1]/D
cpu/sccpu/al_unit/r_reg[20]/D
cpu/sccpu/al_unit/r_reg[21]/D
cpu/sccpu/al_unit/r_reg[22]/D
cpu/sccpu/al_unit/r_reg[23]/D
cpu/sccpu/al_unit/r_reg[24]/D
cpu/sccpu/al_unit/r_reg[25]/D
cpu/sccpu/al_unit/r_reg[26]/D
cpu/sccpu/al_unit/r_reg[27]/D
cpu/sccpu/al_unit/r_reg[28]/D
cpu/sccpu/al_unit/r_reg[29]/D
cpu/sccpu/al_unit/r_reg[2]/D
cpu/sccpu/al_unit/r_reg[30]/D
cpu/sccpu/al_unit/r_reg[31]/D
cpu/sccpu/al_unit/r_reg[32]/D
cpu/sccpu/al_unit/r_reg[33]/D
cpu/sccpu/al_unit/r_reg[34]/D
cpu/sccpu/al_unit/r_reg[35]/D
cpu/sccpu/al_unit/r_reg[36]/D
cpu/sccpu/al_unit/r_reg[37]/D
cpu/sccpu/al_unit/r_reg[38]/D
cpu/sccpu/al_unit/r_reg[39]/D
cpu/sccpu/al_unit/r_reg[3]/D
cpu/sccpu/al_unit/r_reg[40]/D
cpu/sccpu/al_unit/r_reg[41]/D
cpu/sccpu/al_unit/r_reg[42]/D
cpu/sccpu/al_unit/r_reg[43]/D
cpu/sccpu/al_unit/r_reg[44]/D
cpu/sccpu/al_unit/r_reg[45]/D
cpu/sccpu/al_unit/r_reg[46]/D
cpu/sccpu/al_unit/r_reg[47]/D
cpu/sccpu/al_unit/r_reg[48]/D
cpu/sccpu/al_unit/r_reg[49]/D
cpu/sccpu/al_unit/r_reg[4]/D
cpu/sccpu/al_unit/r_reg[50]/D
cpu/sccpu/al_unit/r_reg[51]/D
cpu/sccpu/al_unit/r_reg[52]/D
cpu/sccpu/al_unit/r_reg[53]/D
cpu/sccpu/al_unit/r_reg[54]/D
cpu/sccpu/al_unit/r_reg[55]/D
cpu/sccpu/al_unit/r_reg[56]/D
cpu/sccpu/al_unit/r_reg[57]/D
cpu/sccpu/al_unit/r_reg[58]/D
cpu/sccpu/al_unit/r_reg[59]/D
cpu/sccpu/al_unit/r_reg[5]/D
cpu/sccpu/al_unit/r_reg[60]/D
cpu/sccpu/al_unit/r_reg[61]/D
cpu/sccpu/al_unit/r_reg[62]/D
cpu/sccpu/al_unit/r_reg[63]/D
cpu/sccpu/al_unit/r_reg[6]/D
cpu/sccpu/al_unit/r_reg[7]/D
cpu/sccpu/al_unit/r_reg[8]/D
cpu/sccpu/al_unit/r_reg[9]/D
cpu/sccpu/al_unit/zero_reg/D
seg7/seg7_addr_reg[0]/CLR
seg7/seg7_addr_reg[0]/D
seg7/seg7_addr_reg[1]/CLR
seg7/seg7_addr_reg[1]/D
seg7/seg7_addr_reg[2]/CLR
seg7/seg7_addr_reg[2]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

CPU_RESETN
sw[0]
sw[10]
sw[11]
sw[12]
sw[13]
sw[14]
sw[15]
sw[1]
sw[2]
sw[3]
sw[4]
sw[5]
sw[6]
sw[7]
sw[8]
sw[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

LED[0]
o_seg[0]
o_seg[1]
o_seg[2]
o_seg[3]
o_seg[4]
o_seg[5]
o_seg[6]
o_sel[0]
o_sel[1]
o_sel[2]
o_sel[3]
o_sel[4]
o_sel[5]
o_sel[6]
o_sel[7]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3318 register/latch pins with multiple clocks. (HIGH)

cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_24_24/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_24_24/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_24_24/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_24_24/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_10_10/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_10_10/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_10_10/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_10_10/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_11_11/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_11_11/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_11_11/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_11_11/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_12_12/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_12_12/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_12_12/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_12_12/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_14_14/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_14_14/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_14_14/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_14_14/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_15_15/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_15_15/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_15_15/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_15_15/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_16_16/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_16_16/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_16_16/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_16_16/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_17_17/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_17_17/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_17_17/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_17_17/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_18_18/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_18_18/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_18_18/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_18_18/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_19_19/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_19_19/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_19_19/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_19_19/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_1_1/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_1_1/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_1_1/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_1_1/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_20_20/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_20_20/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_20_20/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_20_20/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_21_21/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_21_21/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_21_21/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_21_21/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_22_22/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_22_22/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_22_22/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_22_22/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_23_23/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_24_24/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_24_24/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_24_24/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_24_24/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_25_25/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_25_25/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_25_25/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_25_25/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_26_26/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_26_26/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_26_26/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_26_26/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_27_27/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_27_27/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_27_27/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_27_27/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_28_28/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_28_28/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_28_28/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_28_28/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_29_29/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_29_29/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_29_29/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_29_29/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_2_2/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_2_2/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_2_2/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_2_2/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_30_30/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_30_30/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_30_30/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_30_30/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_31_31/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_3_3/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_3_3/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_3_3/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_3_3/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_6_6/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_6_6/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_6_6/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_6_6/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_8_8/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_8_8/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_8_8/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_8_8/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_9_9/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_9_9/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_9_9/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_9_9/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_10_10/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_10_10/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_10_10/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_10_10/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_11_11/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_11_11/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_11_11/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_11_11/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_12_12/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_12_12/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_12_12/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_12_12/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_13_13/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_14_14/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_14_14/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_14_14/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_14_14/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_16_16/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_16_16/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_16_16/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_16_16/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_17_17/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_17_17/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_17_17/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_17_17/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_18_18/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_18_18/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_18_18/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_18_18/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_19_19/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_19_19/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_19_19/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_19_19/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_1_1/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_1_1/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_1_1/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_1_1/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_20_20/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_20_20/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_20_20/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_20_20/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_21_21/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_21_21/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_21_21/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_21_21/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_22_22/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_22_22/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_22_22/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_22_22/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_23_23/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_23_23/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_23_23/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_23_23/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_24_24/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_24_24/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_24_24/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_24_24/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_25_25/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_25_25/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_25_25/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_25_25/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_26_26/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_26_26/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_26_26/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_26_26/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_27_27/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_27_27/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_27_27/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_27_27/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_28_28/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_28_28/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_28_28/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_28_28/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_29_29/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_29_29/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_29_29/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_29_29/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_2_2/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_2_2/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_2_2/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_2_2/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_30_30/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_30_30/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_30_30/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_30_30/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_31_31/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_31_31/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_31_31/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_31_31/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_4_4/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_4_4/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_4_4/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_4_4/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_6_6/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_6_6/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_6_6/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_6_6/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_7_7/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_7_7/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_7_7/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_7_7/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_8_8/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_10_10/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_10_10/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_10_10/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_10_10/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_12_12/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_12_12/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_12_12/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_12_12/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_13_13/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_13_13/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_13_13/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_13_13/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_15_15/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_16_16/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_16_16/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_16_16/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_16_16/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_17_17/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_17_17/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_17_17/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_17_17/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_18_18/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_18_18/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_18_18/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_18_18/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_19_19/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_19_19/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_19_19/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_19_19/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_1_1/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_1_1/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_1_1/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_1_1/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_20_20/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_20_20/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_20_20/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_20_20/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_22_22/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_22_22/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_22_22/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_22_22/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_23_23/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_23_23/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_23_23/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_23_23/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_24_24/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_24_24/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_24_24/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_24_24/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_25_25/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_25_25/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_25_25/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_25_25/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_26_26/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_26_26/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_26_26/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_26_26/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_27_27/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_27_27/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_27_27/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_27_27/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_28_28/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_28_28/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_28_28/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_28_28/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_29_29/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_29_29/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_29_29/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_29_29/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_30_30/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_30_30/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_30_30/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_30_30/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_3_3/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_3_3/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_3_3/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_3_3/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_4_4/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_4_4/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_4_4/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_4_4/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_5_5/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_6_6/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_6_6/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_6_6/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_6_6/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_7_7/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_7_7/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_7_7/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_7_7/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_8_8/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_8_8/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_8_8/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_8_8/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_9_9/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_9_9/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_9_9/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_9_9/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_10_10/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_10_10/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_10_10/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_10_10/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_11_11/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_11_11/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_11_11/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_11_11/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_12_12/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_12_12/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_12_12/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_12_12/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_14_14/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_14_14/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_14_14/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_14_14/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_1_1/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_1_1/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_1_1/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_1_1/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_25_25/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_25_25/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_25_25/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_25_25/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_26_26/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_26_26/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_26_26/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_26_26/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_27_27/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_27_27/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_27_27/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_27_27/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_28_28/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_28_28/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_28_28/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_28_28/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_29_29/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_29_29/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_29_29/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_29_29/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_2_2/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_2_2/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_2_2/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_2_2/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_30_30/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_30_30/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_30_30/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_30_30/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_3_3/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_3_3/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_3_3/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_3_3/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_4_4/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_4_4/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_4_4/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_4_4/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_5_5/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_5_5/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_5_5/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_5_5/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_6_6/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_6_6/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_6_6/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_6_6/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_7_7/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_7_7/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_7_7/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_7_7/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_8_8/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_8_8/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_8_8/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_8_8/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_9_9/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_9_9/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_9_9/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_9_9/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_16_16/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_16_16/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_16_16/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_16_16/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_17_17/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_17_17/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_17_17/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_17_17/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_20_20/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_20_20/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_20_20/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_20_20/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_11_11/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_11_11/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_11_11/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_11_11/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_13_13/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_13_13/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_13_13/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_13_13/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_16_16/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_16_16/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_16_16/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_16_16/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_22_22/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_22_22/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_22_22/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_22_22/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_24_24/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_24_24/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_24_24/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_24_24/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_25_25/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_25_25/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_25_25/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_25_25/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_27_27/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_27_27/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_27_27/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_27_27/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_29_29/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_29_29/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_29_29/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_29_29/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_30_30/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_30_30/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_30_30/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_30_30/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_5_5/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_5_5/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_5_5/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_5_5/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_7_7/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_7_7/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_7_7/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_7_7/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_8_8/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_8_8/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_8_8/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_8_8/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_10_10/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_10_10/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_10_10/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_10_10/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_11_11/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_11_11/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_11_11/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_11_11/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_13_13/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_13_13/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_13_13/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_13_13/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_1_1/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_1_1/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_1_1/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_1_1/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_20_20/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_20_20/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_20_20/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_20_20/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_23_23/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_23_23/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_23_23/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_23_23/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_25_25/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_25_25/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_25_25/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_25_25/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_26_26/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_26_26/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_26_26/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_26_26/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_27_27/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_27_27/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_27_27/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_27_27/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_28_28/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_28_28/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_28_28/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_28_28/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_3_3/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_3_3/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_3_3/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_3_3/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_7_7/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_7_7/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_7_7/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_7_7/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_8_8/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_8_8/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_8_8/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_8_8/RAMS64E_D/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_9_9/RAMS64E_A/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_9_9/RAMS64E_B/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_9_9/RAMS64E_C/CLK
cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_9_9/RAMS64E_D/CLK
cpu/sccpu/c0_Cause/current_out_reg[0]/C
cpu/sccpu/c0_Cause/current_out_reg[10]/C
cpu/sccpu/c0_Cause/current_out_reg[11]/C
cpu/sccpu/c0_Cause/current_out_reg[12]/C
cpu/sccpu/c0_Cause/current_out_reg[13]/C
cpu/sccpu/c0_Cause/current_out_reg[14]/C
cpu/sccpu/c0_Cause/current_out_reg[15]/C
cpu/sccpu/c0_Cause/current_out_reg[16]/C
cpu/sccpu/c0_Cause/current_out_reg[17]/C
cpu/sccpu/c0_Cause/current_out_reg[18]/C
cpu/sccpu/c0_Cause/current_out_reg[19]/C
cpu/sccpu/c0_Cause/current_out_reg[1]/C
cpu/sccpu/c0_Cause/current_out_reg[20]/C
cpu/sccpu/c0_Cause/current_out_reg[21]/C
cpu/sccpu/c0_Cause/current_out_reg[22]/C
cpu/sccpu/c0_Cause/current_out_reg[23]/C
cpu/sccpu/c0_Cause/current_out_reg[24]/C
cpu/sccpu/c0_Cause/current_out_reg[25]/C
cpu/sccpu/c0_Cause/current_out_reg[26]/C
cpu/sccpu/c0_Cause/current_out_reg[27]/C
cpu/sccpu/c0_Cause/current_out_reg[28]/C
cpu/sccpu/c0_Cause/current_out_reg[29]/C
cpu/sccpu/c0_Cause/current_out_reg[2]/C
cpu/sccpu/c0_Cause/current_out_reg[30]/C
cpu/sccpu/c0_Cause/current_out_reg[31]/C
cpu/sccpu/c0_Cause/current_out_reg[3]/C
cpu/sccpu/c0_Cause/current_out_reg[4]/C
cpu/sccpu/c0_Cause/current_out_reg[5]/C
cpu/sccpu/c0_Cause/current_out_reg[6]/C
cpu/sccpu/c0_Cause/current_out_reg[7]/C
cpu/sccpu/c0_Cause/current_out_reg[8]/C
cpu/sccpu/c0_Cause/current_out_reg[9]/C
cpu/sccpu/c0_EPC/current_out_reg[0]/C
cpu/sccpu/c0_EPC/current_out_reg[10]/C
cpu/sccpu/c0_EPC/current_out_reg[11]/C
cpu/sccpu/c0_EPC/current_out_reg[12]/C
cpu/sccpu/c0_EPC/current_out_reg[13]/C
cpu/sccpu/c0_EPC/current_out_reg[14]/C
cpu/sccpu/c0_EPC/current_out_reg[15]/C
cpu/sccpu/c0_EPC/current_out_reg[16]/C
cpu/sccpu/c0_EPC/current_out_reg[17]/C
cpu/sccpu/c0_EPC/current_out_reg[18]/C
cpu/sccpu/c0_EPC/current_out_reg[19]/C
cpu/sccpu/c0_EPC/current_out_reg[1]/C
cpu/sccpu/c0_EPC/current_out_reg[20]/C
cpu/sccpu/c0_EPC/current_out_reg[21]/C
cpu/sccpu/c0_EPC/current_out_reg[22]/C
cpu/sccpu/c0_EPC/current_out_reg[23]/C
cpu/sccpu/c0_EPC/current_out_reg[24]/C
cpu/sccpu/c0_EPC/current_out_reg[25]/C
cpu/sccpu/c0_EPC/current_out_reg[26]/C
cpu/sccpu/c0_EPC/current_out_reg[27]/C
cpu/sccpu/c0_EPC/current_out_reg[28]/C
cpu/sccpu/c0_EPC/current_out_reg[29]/C
cpu/sccpu/c0_EPC/current_out_reg[2]/C
cpu/sccpu/c0_EPC/current_out_reg[30]/C
cpu/sccpu/c0_EPC/current_out_reg[31]/C
cpu/sccpu/c0_EPC/current_out_reg[3]/C
cpu/sccpu/c0_EPC/current_out_reg[4]/C
cpu/sccpu/c0_EPC/current_out_reg[5]/C
cpu/sccpu/c0_EPC/current_out_reg[6]/C
cpu/sccpu/c0_EPC/current_out_reg[7]/C
cpu/sccpu/c0_EPC/current_out_reg[8]/C
cpu/sccpu/c0_EPC/current_out_reg[9]/C
cpu/sccpu/c0_Status/current_out_reg[0]/C
cpu/sccpu/c0_Status/current_out_reg[10]/C
cpu/sccpu/c0_Status/current_out_reg[11]/C
cpu/sccpu/c0_Status/current_out_reg[12]/C
cpu/sccpu/c0_Status/current_out_reg[13]/C
cpu/sccpu/c0_Status/current_out_reg[14]/C
cpu/sccpu/c0_Status/current_out_reg[15]/C
cpu/sccpu/c0_Status/current_out_reg[16]/C
cpu/sccpu/c0_Status/current_out_reg[17]/C
cpu/sccpu/c0_Status/current_out_reg[18]/C
cpu/sccpu/c0_Status/current_out_reg[19]/C
cpu/sccpu/c0_Status/current_out_reg[1]/C
cpu/sccpu/c0_Status/current_out_reg[20]/C
cpu/sccpu/c0_Status/current_out_reg[21]/C
cpu/sccpu/c0_Status/current_out_reg[22]/C
cpu/sccpu/c0_Status/current_out_reg[23]/C
cpu/sccpu/c0_Status/current_out_reg[24]/C
cpu/sccpu/c0_Status/current_out_reg[25]/C
cpu/sccpu/c0_Status/current_out_reg[26]/C
cpu/sccpu/c0_Status/current_out_reg[27]/C
cpu/sccpu/c0_Status/current_out_reg[28]/C
cpu/sccpu/c0_Status/current_out_reg[29]/C
cpu/sccpu/c0_Status/current_out_reg[2]/C
cpu/sccpu/c0_Status/current_out_reg[30]/C
cpu/sccpu/c0_Status/current_out_reg[31]/C
cpu/sccpu/c0_Status/current_out_reg[3]/C
cpu/sccpu/c0_Status/current_out_reg[4]/C
cpu/sccpu/c0_Status/current_out_reg[5]/C
cpu/sccpu/c0_Status/current_out_reg[6]/C
cpu/sccpu/c0_Status/current_out_reg[7]/C
cpu/sccpu/c0_Status/current_out_reg[8]/C
cpu/sccpu/c0_Status/current_out_reg[9]/C
cpu/sccpu/cp0_empty_out_reg[0]/C
cpu/sccpu/cp0_empty_out_reg[10]/C
cpu/sccpu/cp0_empty_out_reg[11]/C
cpu/sccpu/cp0_empty_out_reg[12]/C
cpu/sccpu/cp0_empty_out_reg[13]/C
cpu/sccpu/cp0_empty_out_reg[14]/C
cpu/sccpu/cp0_empty_out_reg[15]/C
cpu/sccpu/cp0_empty_out_reg[16]/C
cpu/sccpu/cp0_empty_out_reg[17]/C
cpu/sccpu/cp0_empty_out_reg[18]/C
cpu/sccpu/cp0_empty_out_reg[19]/C
cpu/sccpu/cp0_empty_out_reg[1]/C
cpu/sccpu/cp0_empty_out_reg[20]/C
cpu/sccpu/cp0_empty_out_reg[21]/C
cpu/sccpu/cp0_empty_out_reg[22]/C
cpu/sccpu/cp0_empty_out_reg[23]/C
cpu/sccpu/cp0_empty_out_reg[24]/C
cpu/sccpu/cp0_empty_out_reg[25]/C
cpu/sccpu/cp0_empty_out_reg[26]/C
cpu/sccpu/cp0_empty_out_reg[27]/C
cpu/sccpu/cp0_empty_out_reg[28]/C
cpu/sccpu/cp0_empty_out_reg[29]/C
cpu/sccpu/cp0_empty_out_reg[2]/C
cpu/sccpu/cp0_empty_out_reg[30]/C
cpu/sccpu/cp0_empty_out_reg[31]/C
cpu/sccpu/cp0_empty_out_reg[3]/C
cpu/sccpu/cp0_empty_out_reg[4]/C
cpu/sccpu/cp0_empty_out_reg[5]/C
cpu/sccpu/cp0_empty_out_reg[6]/C
cpu/sccpu/cp0_empty_out_reg[7]/C
cpu/sccpu/cp0_empty_out_reg[8]/C
cpu/sccpu/cp0_empty_out_reg[9]/C
cpu/sccpu/cp0_empty_reg[0][0]/C
cpu/sccpu/cp0_empty_reg[0][10]/C
cpu/sccpu/cp0_empty_reg[0][11]/C
cpu/sccpu/cp0_empty_reg[0][12]/C
cpu/sccpu/cp0_empty_reg[0][13]/C
cpu/sccpu/cp0_empty_reg[0][14]/C
cpu/sccpu/cp0_empty_reg[0][15]/C
cpu/sccpu/cp0_empty_reg[0][16]/C
cpu/sccpu/cp0_empty_reg[0][17]/C
cpu/sccpu/cp0_empty_reg[0][18]/C
cpu/sccpu/cp0_empty_reg[0][19]/C
cpu/sccpu/cp0_empty_reg[0][1]/C
cpu/sccpu/cp0_empty_reg[0][20]/C
cpu/sccpu/cp0_empty_reg[0][21]/C
cpu/sccpu/cp0_empty_reg[0][22]/C
cpu/sccpu/cp0_empty_reg[0][23]/C
cpu/sccpu/cp0_empty_reg[0][24]/C
cpu/sccpu/cp0_empty_reg[0][25]/C
cpu/sccpu/cp0_empty_reg[0][26]/C
cpu/sccpu/cp0_empty_reg[0][27]/C
cpu/sccpu/cp0_empty_reg[0][28]/C
cpu/sccpu/cp0_empty_reg[0][29]/C
cpu/sccpu/cp0_empty_reg[0][2]/C
cpu/sccpu/cp0_empty_reg[0][30]/C
cpu/sccpu/cp0_empty_reg[0][31]/C
cpu/sccpu/cp0_empty_reg[0][3]/C
cpu/sccpu/cp0_empty_reg[0][4]/C
cpu/sccpu/cp0_empty_reg[0][5]/C
cpu/sccpu/cp0_empty_reg[0][6]/C
cpu/sccpu/cp0_empty_reg[0][7]/C
cpu/sccpu/cp0_empty_reg[0][8]/C
cpu/sccpu/cp0_empty_reg[0][9]/C
cpu/sccpu/cp0_empty_reg[10][0]/C
cpu/sccpu/cp0_empty_reg[10][10]/C
cpu/sccpu/cp0_empty_reg[10][11]/C
cpu/sccpu/cp0_empty_reg[10][12]/C
cpu/sccpu/cp0_empty_reg[10][13]/C
cpu/sccpu/cp0_empty_reg[10][14]/C
cpu/sccpu/cp0_empty_reg[10][15]/C
cpu/sccpu/cp0_empty_reg[10][16]/C
cpu/sccpu/cp0_empty_reg[10][17]/C
cpu/sccpu/cp0_empty_reg[10][18]/C
cpu/sccpu/cp0_empty_reg[10][19]/C
cpu/sccpu/cp0_empty_reg[10][1]/C
cpu/sccpu/cp0_empty_reg[10][20]/C
cpu/sccpu/cp0_empty_reg[10][21]/C
cpu/sccpu/cp0_empty_reg[10][22]/C
cpu/sccpu/cp0_empty_reg[10][23]/C
cpu/sccpu/cp0_empty_reg[10][24]/C
cpu/sccpu/cp0_empty_reg[10][25]/C
cpu/sccpu/cp0_empty_reg[10][26]/C
cpu/sccpu/cp0_empty_reg[10][27]/C
cpu/sccpu/cp0_empty_reg[10][28]/C
cpu/sccpu/cp0_empty_reg[10][29]/C
cpu/sccpu/cp0_empty_reg[10][2]/C
cpu/sccpu/cp0_empty_reg[10][30]/C
cpu/sccpu/cp0_empty_reg[10][31]/C
cpu/sccpu/cp0_empty_reg[10][3]/C
cpu/sccpu/cp0_empty_reg[10][4]/C
cpu/sccpu/cp0_empty_reg[10][5]/C
cpu/sccpu/cp0_empty_reg[10][6]/C
cpu/sccpu/cp0_empty_reg[10][7]/C
cpu/sccpu/cp0_empty_reg[10][8]/C
cpu/sccpu/cp0_empty_reg[10][9]/C
cpu/sccpu/cp0_empty_reg[11][0]/C
cpu/sccpu/cp0_empty_reg[11][10]/C
cpu/sccpu/cp0_empty_reg[11][11]/C
cpu/sccpu/cp0_empty_reg[11][12]/C
cpu/sccpu/cp0_empty_reg[11][13]/C
cpu/sccpu/cp0_empty_reg[11][14]/C
cpu/sccpu/cp0_empty_reg[11][15]/C
cpu/sccpu/cp0_empty_reg[11][16]/C
cpu/sccpu/cp0_empty_reg[11][17]/C
cpu/sccpu/cp0_empty_reg[11][18]/C
cpu/sccpu/cp0_empty_reg[11][19]/C
cpu/sccpu/cp0_empty_reg[11][1]/C
cpu/sccpu/cp0_empty_reg[11][20]/C
cpu/sccpu/cp0_empty_reg[11][21]/C
cpu/sccpu/cp0_empty_reg[11][22]/C
cpu/sccpu/cp0_empty_reg[11][23]/C
cpu/sccpu/cp0_empty_reg[11][24]/C
cpu/sccpu/cp0_empty_reg[11][25]/C
cpu/sccpu/cp0_empty_reg[11][26]/C
cpu/sccpu/cp0_empty_reg[11][27]/C
cpu/sccpu/cp0_empty_reg[11][28]/C
cpu/sccpu/cp0_empty_reg[11][29]/C
cpu/sccpu/cp0_empty_reg[11][2]/C
cpu/sccpu/cp0_empty_reg[11][30]/C
cpu/sccpu/cp0_empty_reg[11][31]/C
cpu/sccpu/cp0_empty_reg[11][3]/C
cpu/sccpu/cp0_empty_reg[11][4]/C
cpu/sccpu/cp0_empty_reg[11][5]/C
cpu/sccpu/cp0_empty_reg[11][6]/C
cpu/sccpu/cp0_empty_reg[11][7]/C
cpu/sccpu/cp0_empty_reg[11][8]/C
cpu/sccpu/cp0_empty_reg[11][9]/C
cpu/sccpu/cp0_empty_reg[12][0]/C
cpu/sccpu/cp0_empty_reg[12][10]/C
cpu/sccpu/cp0_empty_reg[12][11]/C
cpu/sccpu/cp0_empty_reg[12][12]/C
cpu/sccpu/cp0_empty_reg[12][13]/C
cpu/sccpu/cp0_empty_reg[12][14]/C
cpu/sccpu/cp0_empty_reg[12][15]/C
cpu/sccpu/cp0_empty_reg[12][16]/C
cpu/sccpu/cp0_empty_reg[12][17]/C
cpu/sccpu/cp0_empty_reg[12][18]/C
cpu/sccpu/cp0_empty_reg[12][19]/C
cpu/sccpu/cp0_empty_reg[12][1]/C
cpu/sccpu/cp0_empty_reg[12][20]/C
cpu/sccpu/cp0_empty_reg[12][21]/C
cpu/sccpu/cp0_empty_reg[12][22]/C
cpu/sccpu/cp0_empty_reg[12][23]/C
cpu/sccpu/cp0_empty_reg[12][24]/C
cpu/sccpu/cp0_empty_reg[12][25]/C
cpu/sccpu/cp0_empty_reg[12][26]/C
cpu/sccpu/cp0_empty_reg[12][27]/C
cpu/sccpu/cp0_empty_reg[12][28]/C
cpu/sccpu/cp0_empty_reg[12][29]/C
cpu/sccpu/cp0_empty_reg[12][2]/C
cpu/sccpu/cp0_empty_reg[12][30]/C
cpu/sccpu/cp0_empty_reg[12][31]/C
cpu/sccpu/cp0_empty_reg[12][3]/C
cpu/sccpu/cp0_empty_reg[12][4]/C
cpu/sccpu/cp0_empty_reg[12][5]/C
cpu/sccpu/cp0_empty_reg[12][6]/C
cpu/sccpu/cp0_empty_reg[12][7]/C
cpu/sccpu/cp0_empty_reg[12][8]/C
cpu/sccpu/cp0_empty_reg[12][9]/C
cpu/sccpu/cp0_empty_reg[13][0]/C
cpu/sccpu/cp0_empty_reg[13][10]/C
cpu/sccpu/cp0_empty_reg[13][11]/C
cpu/sccpu/cp0_empty_reg[13][12]/C
cpu/sccpu/cp0_empty_reg[13][13]/C
cpu/sccpu/cp0_empty_reg[13][14]/C
cpu/sccpu/cp0_empty_reg[13][15]/C
cpu/sccpu/cp0_empty_reg[13][16]/C
cpu/sccpu/cp0_empty_reg[13][17]/C
cpu/sccpu/cp0_empty_reg[13][18]/C
cpu/sccpu/cp0_empty_reg[13][19]/C
cpu/sccpu/cp0_empty_reg[13][1]/C
cpu/sccpu/cp0_empty_reg[13][20]/C
cpu/sccpu/cp0_empty_reg[13][21]/C
cpu/sccpu/cp0_empty_reg[13][22]/C
cpu/sccpu/cp0_empty_reg[13][23]/C
cpu/sccpu/cp0_empty_reg[13][24]/C
cpu/sccpu/cp0_empty_reg[13][25]/C
cpu/sccpu/cp0_empty_reg[13][26]/C
cpu/sccpu/cp0_empty_reg[13][27]/C
cpu/sccpu/cp0_empty_reg[13][28]/C
cpu/sccpu/cp0_empty_reg[13][29]/C
cpu/sccpu/cp0_empty_reg[13][2]/C
cpu/sccpu/cp0_empty_reg[13][30]/C
cpu/sccpu/cp0_empty_reg[13][31]/C
cpu/sccpu/cp0_empty_reg[13][3]/C
cpu/sccpu/cp0_empty_reg[13][4]/C
cpu/sccpu/cp0_empty_reg[13][5]/C
cpu/sccpu/cp0_empty_reg[13][6]/C
cpu/sccpu/cp0_empty_reg[13][7]/C
cpu/sccpu/cp0_empty_reg[13][8]/C
cpu/sccpu/cp0_empty_reg[13][9]/C
cpu/sccpu/cp0_empty_reg[14][0]/C
cpu/sccpu/cp0_empty_reg[14][10]/C
cpu/sccpu/cp0_empty_reg[14][11]/C
cpu/sccpu/cp0_empty_reg[14][12]/C
cpu/sccpu/cp0_empty_reg[14][13]/C
cpu/sccpu/cp0_empty_reg[14][14]/C
cpu/sccpu/cp0_empty_reg[14][15]/C
cpu/sccpu/cp0_empty_reg[14][16]/C
cpu/sccpu/cp0_empty_reg[14][17]/C
cpu/sccpu/cp0_empty_reg[14][18]/C
cpu/sccpu/cp0_empty_reg[14][19]/C
cpu/sccpu/cp0_empty_reg[14][1]/C
cpu/sccpu/cp0_empty_reg[14][20]/C
cpu/sccpu/cp0_empty_reg[14][21]/C
cpu/sccpu/cp0_empty_reg[14][22]/C
cpu/sccpu/cp0_empty_reg[14][23]/C
cpu/sccpu/cp0_empty_reg[14][24]/C
cpu/sccpu/cp0_empty_reg[14][25]/C
cpu/sccpu/cp0_empty_reg[14][26]/C
cpu/sccpu/cp0_empty_reg[14][27]/C
cpu/sccpu/cp0_empty_reg[14][28]/C
cpu/sccpu/cp0_empty_reg[14][29]/C
cpu/sccpu/cp0_empty_reg[14][2]/C
cpu/sccpu/cp0_empty_reg[14][30]/C
cpu/sccpu/cp0_empty_reg[14][31]/C
cpu/sccpu/cp0_empty_reg[14][3]/C
cpu/sccpu/cp0_empty_reg[14][4]/C
cpu/sccpu/cp0_empty_reg[14][5]/C
cpu/sccpu/cp0_empty_reg[14][6]/C
cpu/sccpu/cp0_empty_reg[14][7]/C
cpu/sccpu/cp0_empty_reg[14][8]/C
cpu/sccpu/cp0_empty_reg[14][9]/C
cpu/sccpu/cp0_empty_reg[15][0]/C
cpu/sccpu/cp0_empty_reg[15][10]/C
cpu/sccpu/cp0_empty_reg[15][11]/C
cpu/sccpu/cp0_empty_reg[15][12]/C
cpu/sccpu/cp0_empty_reg[15][13]/C
cpu/sccpu/cp0_empty_reg[15][14]/C
cpu/sccpu/cp0_empty_reg[15][15]/C
cpu/sccpu/cp0_empty_reg[15][16]/C
cpu/sccpu/cp0_empty_reg[15][17]/C
cpu/sccpu/cp0_empty_reg[15][18]/C
cpu/sccpu/cp0_empty_reg[15][19]/C
cpu/sccpu/cp0_empty_reg[15][1]/C
cpu/sccpu/cp0_empty_reg[15][20]/C
cpu/sccpu/cp0_empty_reg[15][21]/C
cpu/sccpu/cp0_empty_reg[15][22]/C
cpu/sccpu/cp0_empty_reg[15][23]/C
cpu/sccpu/cp0_empty_reg[15][24]/C
cpu/sccpu/cp0_empty_reg[15][25]/C
cpu/sccpu/cp0_empty_reg[15][26]/C
cpu/sccpu/cp0_empty_reg[15][27]/C
cpu/sccpu/cp0_empty_reg[15][28]/C
cpu/sccpu/cp0_empty_reg[15][29]/C
cpu/sccpu/cp0_empty_reg[15][2]/C
cpu/sccpu/cp0_empty_reg[15][30]/C
cpu/sccpu/cp0_empty_reg[15][31]/C
cpu/sccpu/cp0_empty_reg[15][3]/C
cpu/sccpu/cp0_empty_reg[15][4]/C
cpu/sccpu/cp0_empty_reg[15][5]/C
cpu/sccpu/cp0_empty_reg[15][6]/C
cpu/sccpu/cp0_empty_reg[15][7]/C
cpu/sccpu/cp0_empty_reg[15][8]/C
cpu/sccpu/cp0_empty_reg[15][9]/C
cpu/sccpu/cp0_empty_reg[16][0]/C
cpu/sccpu/cp0_empty_reg[16][10]/C
cpu/sccpu/cp0_empty_reg[16][11]/C
cpu/sccpu/cp0_empty_reg[16][12]/C
cpu/sccpu/cp0_empty_reg[16][13]/C
cpu/sccpu/cp0_empty_reg[16][14]/C
cpu/sccpu/cp0_empty_reg[16][15]/C
cpu/sccpu/cp0_empty_reg[16][16]/C
cpu/sccpu/cp0_empty_reg[16][17]/C
cpu/sccpu/cp0_empty_reg[16][18]/C
cpu/sccpu/cp0_empty_reg[16][19]/C
cpu/sccpu/cp0_empty_reg[16][1]/C
cpu/sccpu/cp0_empty_reg[16][20]/C
cpu/sccpu/cp0_empty_reg[16][21]/C
cpu/sccpu/cp0_empty_reg[16][22]/C
cpu/sccpu/cp0_empty_reg[16][23]/C
cpu/sccpu/cp0_empty_reg[16][24]/C
cpu/sccpu/cp0_empty_reg[16][25]/C
cpu/sccpu/cp0_empty_reg[16][26]/C
cpu/sccpu/cp0_empty_reg[16][27]/C
cpu/sccpu/cp0_empty_reg[16][28]/C
cpu/sccpu/cp0_empty_reg[16][29]/C
cpu/sccpu/cp0_empty_reg[16][2]/C
cpu/sccpu/cp0_empty_reg[16][30]/C
cpu/sccpu/cp0_empty_reg[16][31]/C
cpu/sccpu/cp0_empty_reg[16][3]/C
cpu/sccpu/cp0_empty_reg[16][4]/C
cpu/sccpu/cp0_empty_reg[16][5]/C
cpu/sccpu/cp0_empty_reg[16][6]/C
cpu/sccpu/cp0_empty_reg[16][7]/C
cpu/sccpu/cp0_empty_reg[16][8]/C
cpu/sccpu/cp0_empty_reg[16][9]/C
cpu/sccpu/cp0_empty_reg[17][0]/C
cpu/sccpu/cp0_empty_reg[17][10]/C
cpu/sccpu/cp0_empty_reg[17][11]/C
cpu/sccpu/cp0_empty_reg[17][12]/C
cpu/sccpu/cp0_empty_reg[17][13]/C
cpu/sccpu/cp0_empty_reg[17][14]/C
cpu/sccpu/cp0_empty_reg[17][15]/C
cpu/sccpu/cp0_empty_reg[17][16]/C
cpu/sccpu/cp0_empty_reg[17][17]/C
cpu/sccpu/cp0_empty_reg[17][18]/C
cpu/sccpu/cp0_empty_reg[17][19]/C
cpu/sccpu/cp0_empty_reg[17][1]/C
cpu/sccpu/cp0_empty_reg[17][20]/C
cpu/sccpu/cp0_empty_reg[17][21]/C
cpu/sccpu/cp0_empty_reg[17][22]/C
cpu/sccpu/cp0_empty_reg[17][23]/C
cpu/sccpu/cp0_empty_reg[17][24]/C
cpu/sccpu/cp0_empty_reg[17][25]/C
cpu/sccpu/cp0_empty_reg[17][26]/C
cpu/sccpu/cp0_empty_reg[17][27]/C
cpu/sccpu/cp0_empty_reg[17][28]/C
cpu/sccpu/cp0_empty_reg[17][29]/C
cpu/sccpu/cp0_empty_reg[17][2]/C
cpu/sccpu/cp0_empty_reg[17][30]/C
cpu/sccpu/cp0_empty_reg[17][31]/C
cpu/sccpu/cp0_empty_reg[17][3]/C
cpu/sccpu/cp0_empty_reg[17][4]/C
cpu/sccpu/cp0_empty_reg[17][5]/C
cpu/sccpu/cp0_empty_reg[17][6]/C
cpu/sccpu/cp0_empty_reg[17][7]/C
cpu/sccpu/cp0_empty_reg[17][8]/C
cpu/sccpu/cp0_empty_reg[17][9]/C
cpu/sccpu/cp0_empty_reg[18][0]/C
cpu/sccpu/cp0_empty_reg[18][10]/C
cpu/sccpu/cp0_empty_reg[18][11]/C
cpu/sccpu/cp0_empty_reg[18][12]/C
cpu/sccpu/cp0_empty_reg[18][13]/C
cpu/sccpu/cp0_empty_reg[18][14]/C
cpu/sccpu/cp0_empty_reg[18][15]/C
cpu/sccpu/cp0_empty_reg[18][16]/C
cpu/sccpu/cp0_empty_reg[18][17]/C
cpu/sccpu/cp0_empty_reg[18][18]/C
cpu/sccpu/cp0_empty_reg[18][19]/C
cpu/sccpu/cp0_empty_reg[18][1]/C
cpu/sccpu/cp0_empty_reg[18][20]/C
cpu/sccpu/cp0_empty_reg[18][21]/C
cpu/sccpu/cp0_empty_reg[18][22]/C
cpu/sccpu/cp0_empty_reg[18][23]/C
cpu/sccpu/cp0_empty_reg[18][24]/C
cpu/sccpu/cp0_empty_reg[18][25]/C
cpu/sccpu/cp0_empty_reg[18][26]/C
cpu/sccpu/cp0_empty_reg[18][27]/C
cpu/sccpu/cp0_empty_reg[18][28]/C
cpu/sccpu/cp0_empty_reg[18][29]/C
cpu/sccpu/cp0_empty_reg[18][2]/C
cpu/sccpu/cp0_empty_reg[18][30]/C
cpu/sccpu/cp0_empty_reg[18][31]/C
cpu/sccpu/cp0_empty_reg[18][3]/C
cpu/sccpu/cp0_empty_reg[18][4]/C
cpu/sccpu/cp0_empty_reg[18][5]/C
cpu/sccpu/cp0_empty_reg[18][6]/C
cpu/sccpu/cp0_empty_reg[18][7]/C
cpu/sccpu/cp0_empty_reg[18][8]/C
cpu/sccpu/cp0_empty_reg[18][9]/C
cpu/sccpu/cp0_empty_reg[19][0]/C
cpu/sccpu/cp0_empty_reg[19][10]/C
cpu/sccpu/cp0_empty_reg[19][11]/C
cpu/sccpu/cp0_empty_reg[19][12]/C
cpu/sccpu/cp0_empty_reg[19][13]/C
cpu/sccpu/cp0_empty_reg[19][14]/C
cpu/sccpu/cp0_empty_reg[19][15]/C
cpu/sccpu/cp0_empty_reg[19][16]/C
cpu/sccpu/cp0_empty_reg[19][17]/C
cpu/sccpu/cp0_empty_reg[19][18]/C
cpu/sccpu/cp0_empty_reg[19][19]/C
cpu/sccpu/cp0_empty_reg[19][1]/C
cpu/sccpu/cp0_empty_reg[19][20]/C
cpu/sccpu/cp0_empty_reg[19][21]/C
cpu/sccpu/cp0_empty_reg[19][22]/C
cpu/sccpu/cp0_empty_reg[19][23]/C
cpu/sccpu/cp0_empty_reg[19][24]/C
cpu/sccpu/cp0_empty_reg[19][25]/C
cpu/sccpu/cp0_empty_reg[19][26]/C
cpu/sccpu/cp0_empty_reg[19][27]/C
cpu/sccpu/cp0_empty_reg[19][28]/C
cpu/sccpu/cp0_empty_reg[19][29]/C
cpu/sccpu/cp0_empty_reg[19][2]/C
cpu/sccpu/cp0_empty_reg[19][30]/C
cpu/sccpu/cp0_empty_reg[19][31]/C
cpu/sccpu/cp0_empty_reg[19][3]/C
cpu/sccpu/cp0_empty_reg[19][4]/C
cpu/sccpu/cp0_empty_reg[19][5]/C
cpu/sccpu/cp0_empty_reg[19][6]/C
cpu/sccpu/cp0_empty_reg[19][7]/C
cpu/sccpu/cp0_empty_reg[19][8]/C
cpu/sccpu/cp0_empty_reg[19][9]/C
cpu/sccpu/cp0_empty_reg[1][0]/C
cpu/sccpu/cp0_empty_reg[1][10]/C
cpu/sccpu/cp0_empty_reg[1][11]/C
cpu/sccpu/cp0_empty_reg[1][12]/C
cpu/sccpu/cp0_empty_reg[1][13]/C
cpu/sccpu/cp0_empty_reg[1][14]/C
cpu/sccpu/cp0_empty_reg[1][15]/C
cpu/sccpu/cp0_empty_reg[1][16]/C
cpu/sccpu/cp0_empty_reg[1][17]/C
cpu/sccpu/cp0_empty_reg[1][18]/C
cpu/sccpu/cp0_empty_reg[1][19]/C
cpu/sccpu/cp0_empty_reg[1][1]/C
cpu/sccpu/cp0_empty_reg[1][20]/C
cpu/sccpu/cp0_empty_reg[1][21]/C
cpu/sccpu/cp0_empty_reg[1][22]/C
cpu/sccpu/cp0_empty_reg[1][23]/C
cpu/sccpu/cp0_empty_reg[1][24]/C
cpu/sccpu/cp0_empty_reg[1][25]/C
cpu/sccpu/cp0_empty_reg[1][26]/C
cpu/sccpu/cp0_empty_reg[1][27]/C
cpu/sccpu/cp0_empty_reg[1][28]/C
cpu/sccpu/cp0_empty_reg[1][29]/C
cpu/sccpu/cp0_empty_reg[1][2]/C
cpu/sccpu/cp0_empty_reg[1][30]/C
cpu/sccpu/cp0_empty_reg[1][31]/C
cpu/sccpu/cp0_empty_reg[1][3]/C
cpu/sccpu/cp0_empty_reg[1][4]/C
cpu/sccpu/cp0_empty_reg[1][5]/C
cpu/sccpu/cp0_empty_reg[1][6]/C
cpu/sccpu/cp0_empty_reg[1][7]/C
cpu/sccpu/cp0_empty_reg[1][8]/C
cpu/sccpu/cp0_empty_reg[1][9]/C
cpu/sccpu/cp0_empty_reg[20][0]/C
cpu/sccpu/cp0_empty_reg[20][10]/C
cpu/sccpu/cp0_empty_reg[20][11]/C
cpu/sccpu/cp0_empty_reg[20][12]/C
cpu/sccpu/cp0_empty_reg[20][13]/C
cpu/sccpu/cp0_empty_reg[20][14]/C
cpu/sccpu/cp0_empty_reg[20][15]/C
cpu/sccpu/cp0_empty_reg[20][16]/C
cpu/sccpu/cp0_empty_reg[20][17]/C
cpu/sccpu/cp0_empty_reg[20][18]/C
cpu/sccpu/cp0_empty_reg[20][19]/C
cpu/sccpu/cp0_empty_reg[20][1]/C
cpu/sccpu/cp0_empty_reg[20][20]/C
cpu/sccpu/cp0_empty_reg[20][21]/C
cpu/sccpu/cp0_empty_reg[20][22]/C
cpu/sccpu/cp0_empty_reg[20][23]/C
cpu/sccpu/cp0_empty_reg[20][24]/C
cpu/sccpu/cp0_empty_reg[20][25]/C
cpu/sccpu/cp0_empty_reg[20][26]/C
cpu/sccpu/cp0_empty_reg[20][27]/C
cpu/sccpu/cp0_empty_reg[20][28]/C
cpu/sccpu/cp0_empty_reg[20][29]/C
cpu/sccpu/cp0_empty_reg[20][2]/C
cpu/sccpu/cp0_empty_reg[20][30]/C
cpu/sccpu/cp0_empty_reg[20][31]/C
cpu/sccpu/cp0_empty_reg[20][3]/C
cpu/sccpu/cp0_empty_reg[20][4]/C
cpu/sccpu/cp0_empty_reg[20][5]/C
cpu/sccpu/cp0_empty_reg[20][6]/C
cpu/sccpu/cp0_empty_reg[20][7]/C
cpu/sccpu/cp0_empty_reg[20][8]/C
cpu/sccpu/cp0_empty_reg[20][9]/C
cpu/sccpu/cp0_empty_reg[21][0]/C
cpu/sccpu/cp0_empty_reg[21][10]/C
cpu/sccpu/cp0_empty_reg[21][11]/C
cpu/sccpu/cp0_empty_reg[21][12]/C
cpu/sccpu/cp0_empty_reg[21][13]/C
cpu/sccpu/cp0_empty_reg[21][14]/C
cpu/sccpu/cp0_empty_reg[21][15]/C
cpu/sccpu/cp0_empty_reg[21][16]/C
cpu/sccpu/cp0_empty_reg[21][17]/C
cpu/sccpu/cp0_empty_reg[21][18]/C
cpu/sccpu/cp0_empty_reg[21][19]/C
cpu/sccpu/cp0_empty_reg[21][1]/C
cpu/sccpu/cp0_empty_reg[21][20]/C
cpu/sccpu/cp0_empty_reg[21][21]/C
cpu/sccpu/cp0_empty_reg[21][22]/C
cpu/sccpu/cp0_empty_reg[21][23]/C
cpu/sccpu/cp0_empty_reg[21][24]/C
cpu/sccpu/cp0_empty_reg[21][25]/C
cpu/sccpu/cp0_empty_reg[21][26]/C
cpu/sccpu/cp0_empty_reg[21][27]/C
cpu/sccpu/cp0_empty_reg[21][28]/C
cpu/sccpu/cp0_empty_reg[21][29]/C
cpu/sccpu/cp0_empty_reg[21][2]/C
cpu/sccpu/cp0_empty_reg[21][30]/C
cpu/sccpu/cp0_empty_reg[21][31]/C
cpu/sccpu/cp0_empty_reg[21][3]/C
cpu/sccpu/cp0_empty_reg[21][4]/C
cpu/sccpu/cp0_empty_reg[21][5]/C
cpu/sccpu/cp0_empty_reg[21][6]/C
cpu/sccpu/cp0_empty_reg[21][7]/C
cpu/sccpu/cp0_empty_reg[21][8]/C
cpu/sccpu/cp0_empty_reg[21][9]/C
cpu/sccpu/cp0_empty_reg[22][0]/C
cpu/sccpu/cp0_empty_reg[22][10]/C
cpu/sccpu/cp0_empty_reg[22][11]/C
cpu/sccpu/cp0_empty_reg[22][12]/C
cpu/sccpu/cp0_empty_reg[22][13]/C
cpu/sccpu/cp0_empty_reg[22][14]/C
cpu/sccpu/cp0_empty_reg[22][15]/C
cpu/sccpu/cp0_empty_reg[22][16]/C
cpu/sccpu/cp0_empty_reg[22][17]/C
cpu/sccpu/cp0_empty_reg[22][18]/C
cpu/sccpu/cp0_empty_reg[22][19]/C
cpu/sccpu/cp0_empty_reg[22][1]/C
cpu/sccpu/cp0_empty_reg[22][20]/C
cpu/sccpu/cp0_empty_reg[22][21]/C
cpu/sccpu/cp0_empty_reg[22][22]/C
cpu/sccpu/cp0_empty_reg[22][23]/C
cpu/sccpu/cp0_empty_reg[22][24]/C
cpu/sccpu/cp0_empty_reg[22][25]/C
cpu/sccpu/cp0_empty_reg[22][26]/C
cpu/sccpu/cp0_empty_reg[22][27]/C
cpu/sccpu/cp0_empty_reg[22][28]/C
cpu/sccpu/cp0_empty_reg[22][29]/C
cpu/sccpu/cp0_empty_reg[22][2]/C
cpu/sccpu/cp0_empty_reg[22][30]/C
cpu/sccpu/cp0_empty_reg[22][31]/C
cpu/sccpu/cp0_empty_reg[22][3]/C
cpu/sccpu/cp0_empty_reg[22][4]/C
cpu/sccpu/cp0_empty_reg[22][5]/C
cpu/sccpu/cp0_empty_reg[22][6]/C
cpu/sccpu/cp0_empty_reg[22][7]/C
cpu/sccpu/cp0_empty_reg[22][8]/C
cpu/sccpu/cp0_empty_reg[22][9]/C
cpu/sccpu/cp0_empty_reg[23][0]/C
cpu/sccpu/cp0_empty_reg[23][10]/C
cpu/sccpu/cp0_empty_reg[23][11]/C
cpu/sccpu/cp0_empty_reg[23][12]/C
cpu/sccpu/cp0_empty_reg[23][13]/C
cpu/sccpu/cp0_empty_reg[23][14]/C
cpu/sccpu/cp0_empty_reg[23][15]/C
cpu/sccpu/cp0_empty_reg[23][16]/C
cpu/sccpu/cp0_empty_reg[23][17]/C
cpu/sccpu/cp0_empty_reg[23][18]/C
cpu/sccpu/cp0_empty_reg[23][19]/C
cpu/sccpu/cp0_empty_reg[23][1]/C
cpu/sccpu/cp0_empty_reg[23][20]/C
cpu/sccpu/cp0_empty_reg[23][21]/C
cpu/sccpu/cp0_empty_reg[23][22]/C
cpu/sccpu/cp0_empty_reg[23][23]/C
cpu/sccpu/cp0_empty_reg[23][24]/C
cpu/sccpu/cp0_empty_reg[23][25]/C
cpu/sccpu/cp0_empty_reg[23][26]/C
cpu/sccpu/cp0_empty_reg[23][27]/C
cpu/sccpu/cp0_empty_reg[23][28]/C
cpu/sccpu/cp0_empty_reg[23][29]/C
cpu/sccpu/cp0_empty_reg[23][2]/C
cpu/sccpu/cp0_empty_reg[23][30]/C
cpu/sccpu/cp0_empty_reg[23][31]/C
cpu/sccpu/cp0_empty_reg[23][3]/C
cpu/sccpu/cp0_empty_reg[23][4]/C
cpu/sccpu/cp0_empty_reg[23][5]/C
cpu/sccpu/cp0_empty_reg[23][6]/C
cpu/sccpu/cp0_empty_reg[23][7]/C
cpu/sccpu/cp0_empty_reg[23][8]/C
cpu/sccpu/cp0_empty_reg[23][9]/C
cpu/sccpu/cp0_empty_reg[24][0]/C
cpu/sccpu/cp0_empty_reg[24][10]/C
cpu/sccpu/cp0_empty_reg[24][11]/C
cpu/sccpu/cp0_empty_reg[24][12]/C
cpu/sccpu/cp0_empty_reg[24][13]/C
cpu/sccpu/cp0_empty_reg[24][14]/C
cpu/sccpu/cp0_empty_reg[24][15]/C
cpu/sccpu/cp0_empty_reg[24][16]/C
cpu/sccpu/cp0_empty_reg[24][17]/C
cpu/sccpu/cp0_empty_reg[24][18]/C
cpu/sccpu/cp0_empty_reg[24][19]/C
cpu/sccpu/cp0_empty_reg[24][1]/C
cpu/sccpu/cp0_empty_reg[24][20]/C
cpu/sccpu/cp0_empty_reg[24][21]/C
cpu/sccpu/cp0_empty_reg[24][22]/C
cpu/sccpu/cp0_empty_reg[24][23]/C
cpu/sccpu/cp0_empty_reg[24][24]/C
cpu/sccpu/cp0_empty_reg[24][25]/C
cpu/sccpu/cp0_empty_reg[24][26]/C
cpu/sccpu/cp0_empty_reg[24][27]/C
cpu/sccpu/cp0_empty_reg[24][28]/C
cpu/sccpu/cp0_empty_reg[24][29]/C
cpu/sccpu/cp0_empty_reg[24][2]/C
cpu/sccpu/cp0_empty_reg[24][30]/C
cpu/sccpu/cp0_empty_reg[24][31]/C
cpu/sccpu/cp0_empty_reg[24][3]/C
cpu/sccpu/cp0_empty_reg[24][4]/C
cpu/sccpu/cp0_empty_reg[24][5]/C
cpu/sccpu/cp0_empty_reg[24][6]/C
cpu/sccpu/cp0_empty_reg[24][7]/C
cpu/sccpu/cp0_empty_reg[24][8]/C
cpu/sccpu/cp0_empty_reg[24][9]/C
cpu/sccpu/cp0_empty_reg[25][0]/C
cpu/sccpu/cp0_empty_reg[25][10]/C
cpu/sccpu/cp0_empty_reg[25][11]/C
cpu/sccpu/cp0_empty_reg[25][12]/C
cpu/sccpu/cp0_empty_reg[25][13]/C
cpu/sccpu/cp0_empty_reg[25][14]/C
cpu/sccpu/cp0_empty_reg[25][15]/C
cpu/sccpu/cp0_empty_reg[25][16]/C
cpu/sccpu/cp0_empty_reg[25][17]/C
cpu/sccpu/cp0_empty_reg[25][18]/C
cpu/sccpu/cp0_empty_reg[25][19]/C
cpu/sccpu/cp0_empty_reg[25][1]/C
cpu/sccpu/cp0_empty_reg[25][20]/C
cpu/sccpu/cp0_empty_reg[25][21]/C
cpu/sccpu/cp0_empty_reg[25][22]/C
cpu/sccpu/cp0_empty_reg[25][23]/C
cpu/sccpu/cp0_empty_reg[25][24]/C
cpu/sccpu/cp0_empty_reg[25][25]/C
cpu/sccpu/cp0_empty_reg[25][26]/C
cpu/sccpu/cp0_empty_reg[25][27]/C
cpu/sccpu/cp0_empty_reg[25][28]/C
cpu/sccpu/cp0_empty_reg[25][29]/C
cpu/sccpu/cp0_empty_reg[25][2]/C
cpu/sccpu/cp0_empty_reg[25][30]/C
cpu/sccpu/cp0_empty_reg[25][31]/C
cpu/sccpu/cp0_empty_reg[25][3]/C
cpu/sccpu/cp0_empty_reg[25][4]/C
cpu/sccpu/cp0_empty_reg[25][5]/C
cpu/sccpu/cp0_empty_reg[25][6]/C
cpu/sccpu/cp0_empty_reg[25][7]/C
cpu/sccpu/cp0_empty_reg[25][8]/C
cpu/sccpu/cp0_empty_reg[25][9]/C
cpu/sccpu/cp0_empty_reg[26][0]/C
cpu/sccpu/cp0_empty_reg[26][10]/C
cpu/sccpu/cp0_empty_reg[26][11]/C
cpu/sccpu/cp0_empty_reg[26][12]/C
cpu/sccpu/cp0_empty_reg[26][13]/C
cpu/sccpu/cp0_empty_reg[26][14]/C
cpu/sccpu/cp0_empty_reg[26][15]/C
cpu/sccpu/cp0_empty_reg[26][16]/C
cpu/sccpu/cp0_empty_reg[26][17]/C
cpu/sccpu/cp0_empty_reg[26][18]/C
cpu/sccpu/cp0_empty_reg[26][19]/C
cpu/sccpu/cp0_empty_reg[26][1]/C
cpu/sccpu/cp0_empty_reg[26][20]/C
cpu/sccpu/cp0_empty_reg[26][21]/C
cpu/sccpu/cp0_empty_reg[26][22]/C
cpu/sccpu/cp0_empty_reg[26][23]/C
cpu/sccpu/cp0_empty_reg[26][24]/C
cpu/sccpu/cp0_empty_reg[26][25]/C
cpu/sccpu/cp0_empty_reg[26][26]/C
cpu/sccpu/cp0_empty_reg[26][27]/C
cpu/sccpu/cp0_empty_reg[26][28]/C
cpu/sccpu/cp0_empty_reg[26][29]/C
cpu/sccpu/cp0_empty_reg[26][2]/C
cpu/sccpu/cp0_empty_reg[26][30]/C
cpu/sccpu/cp0_empty_reg[26][31]/C
cpu/sccpu/cp0_empty_reg[26][3]/C
cpu/sccpu/cp0_empty_reg[26][4]/C
cpu/sccpu/cp0_empty_reg[26][5]/C
cpu/sccpu/cp0_empty_reg[26][6]/C
cpu/sccpu/cp0_empty_reg[26][7]/C
cpu/sccpu/cp0_empty_reg[26][8]/C
cpu/sccpu/cp0_empty_reg[26][9]/C
cpu/sccpu/cp0_empty_reg[27][0]/C
cpu/sccpu/cp0_empty_reg[27][10]/C
cpu/sccpu/cp0_empty_reg[27][11]/C
cpu/sccpu/cp0_empty_reg[27][12]/C
cpu/sccpu/cp0_empty_reg[27][13]/C
cpu/sccpu/cp0_empty_reg[27][14]/C
cpu/sccpu/cp0_empty_reg[27][15]/C
cpu/sccpu/cp0_empty_reg[27][16]/C
cpu/sccpu/cp0_empty_reg[27][17]/C
cpu/sccpu/cp0_empty_reg[27][18]/C
cpu/sccpu/cp0_empty_reg[27][19]/C
cpu/sccpu/cp0_empty_reg[27][1]/C
cpu/sccpu/cp0_empty_reg[27][20]/C
cpu/sccpu/cp0_empty_reg[27][21]/C
cpu/sccpu/cp0_empty_reg[27][22]/C
cpu/sccpu/cp0_empty_reg[27][23]/C
cpu/sccpu/cp0_empty_reg[27][24]/C
cpu/sccpu/cp0_empty_reg[27][25]/C
cpu/sccpu/cp0_empty_reg[27][26]/C
cpu/sccpu/cp0_empty_reg[27][27]/C
cpu/sccpu/cp0_empty_reg[27][28]/C
cpu/sccpu/cp0_empty_reg[27][29]/C
cpu/sccpu/cp0_empty_reg[27][2]/C
cpu/sccpu/cp0_empty_reg[27][30]/C
cpu/sccpu/cp0_empty_reg[27][31]/C
cpu/sccpu/cp0_empty_reg[27][3]/C
cpu/sccpu/cp0_empty_reg[27][4]/C
cpu/sccpu/cp0_empty_reg[27][5]/C
cpu/sccpu/cp0_empty_reg[27][6]/C
cpu/sccpu/cp0_empty_reg[27][7]/C
cpu/sccpu/cp0_empty_reg[27][8]/C
cpu/sccpu/cp0_empty_reg[27][9]/C
cpu/sccpu/cp0_empty_reg[28][0]/C
cpu/sccpu/cp0_empty_reg[28][10]/C
cpu/sccpu/cp0_empty_reg[28][11]/C
cpu/sccpu/cp0_empty_reg[28][12]/C
cpu/sccpu/cp0_empty_reg[28][13]/C
cpu/sccpu/cp0_empty_reg[28][14]/C
cpu/sccpu/cp0_empty_reg[28][15]/C
cpu/sccpu/cp0_empty_reg[28][16]/C
cpu/sccpu/cp0_empty_reg[28][17]/C
cpu/sccpu/cp0_empty_reg[28][18]/C
cpu/sccpu/cp0_empty_reg[28][19]/C
cpu/sccpu/cp0_empty_reg[28][1]/C
cpu/sccpu/cp0_empty_reg[28][20]/C
cpu/sccpu/cp0_empty_reg[28][21]/C
cpu/sccpu/cp0_empty_reg[28][22]/C
cpu/sccpu/cp0_empty_reg[28][23]/C
cpu/sccpu/cp0_empty_reg[28][24]/C
cpu/sccpu/cp0_empty_reg[28][25]/C
cpu/sccpu/cp0_empty_reg[28][26]/C
cpu/sccpu/cp0_empty_reg[28][27]/C
cpu/sccpu/cp0_empty_reg[28][28]/C
cpu/sccpu/cp0_empty_reg[28][29]/C
cpu/sccpu/cp0_empty_reg[28][2]/C
cpu/sccpu/cp0_empty_reg[28][30]/C
cpu/sccpu/cp0_empty_reg[28][31]/C
cpu/sccpu/cp0_empty_reg[28][3]/C
cpu/sccpu/cp0_empty_reg[28][4]/C
cpu/sccpu/cp0_empty_reg[28][5]/C
cpu/sccpu/cp0_empty_reg[28][6]/C
cpu/sccpu/cp0_empty_reg[28][7]/C
cpu/sccpu/cp0_empty_reg[28][8]/C
cpu/sccpu/cp0_empty_reg[28][9]/C
cpu/sccpu/cp0_empty_reg[29][0]/C
cpu/sccpu/cp0_empty_reg[29][10]/C
cpu/sccpu/cp0_empty_reg[29][11]/C
cpu/sccpu/cp0_empty_reg[29][12]/C
cpu/sccpu/cp0_empty_reg[29][13]/C
cpu/sccpu/cp0_empty_reg[29][14]/C
cpu/sccpu/cp0_empty_reg[29][15]/C
cpu/sccpu/cp0_empty_reg[29][16]/C
cpu/sccpu/cp0_empty_reg[29][17]/C
cpu/sccpu/cp0_empty_reg[29][18]/C
cpu/sccpu/cp0_empty_reg[29][19]/C
cpu/sccpu/cp0_empty_reg[29][1]/C
cpu/sccpu/cp0_empty_reg[29][20]/C
cpu/sccpu/cp0_empty_reg[29][21]/C
cpu/sccpu/cp0_empty_reg[29][22]/C
cpu/sccpu/cp0_empty_reg[29][23]/C
cpu/sccpu/cp0_empty_reg[29][24]/C
cpu/sccpu/cp0_empty_reg[29][25]/C
cpu/sccpu/cp0_empty_reg[29][26]/C
cpu/sccpu/cp0_empty_reg[29][27]/C
cpu/sccpu/cp0_empty_reg[29][28]/C
cpu/sccpu/cp0_empty_reg[29][29]/C
cpu/sccpu/cp0_empty_reg[29][2]/C
cpu/sccpu/cp0_empty_reg[29][30]/C
cpu/sccpu/cp0_empty_reg[29][31]/C
cpu/sccpu/cp0_empty_reg[29][3]/C
cpu/sccpu/cp0_empty_reg[29][4]/C
cpu/sccpu/cp0_empty_reg[29][5]/C
cpu/sccpu/cp0_empty_reg[29][6]/C
cpu/sccpu/cp0_empty_reg[29][7]/C
cpu/sccpu/cp0_empty_reg[29][8]/C
cpu/sccpu/cp0_empty_reg[29][9]/C
cpu/sccpu/cp0_empty_reg[2][0]/C
cpu/sccpu/cp0_empty_reg[2][10]/C
cpu/sccpu/cp0_empty_reg[2][11]/C
cpu/sccpu/cp0_empty_reg[2][12]/C
cpu/sccpu/cp0_empty_reg[2][13]/C
cpu/sccpu/cp0_empty_reg[2][14]/C
cpu/sccpu/cp0_empty_reg[2][15]/C
cpu/sccpu/cp0_empty_reg[2][16]/C
cpu/sccpu/cp0_empty_reg[2][17]/C
cpu/sccpu/cp0_empty_reg[2][18]/C
cpu/sccpu/cp0_empty_reg[2][19]/C
cpu/sccpu/cp0_empty_reg[2][1]/C
cpu/sccpu/cp0_empty_reg[2][20]/C
cpu/sccpu/cp0_empty_reg[2][21]/C
cpu/sccpu/cp0_empty_reg[2][22]/C
cpu/sccpu/cp0_empty_reg[2][23]/C
cpu/sccpu/cp0_empty_reg[2][24]/C
cpu/sccpu/cp0_empty_reg[2][25]/C
cpu/sccpu/cp0_empty_reg[2][26]/C
cpu/sccpu/cp0_empty_reg[2][27]/C
cpu/sccpu/cp0_empty_reg[2][28]/C
cpu/sccpu/cp0_empty_reg[2][29]/C
cpu/sccpu/cp0_empty_reg[2][2]/C
cpu/sccpu/cp0_empty_reg[2][30]/C
cpu/sccpu/cp0_empty_reg[2][31]/C
cpu/sccpu/cp0_empty_reg[2][3]/C
cpu/sccpu/cp0_empty_reg[2][4]/C
cpu/sccpu/cp0_empty_reg[2][5]/C
cpu/sccpu/cp0_empty_reg[2][6]/C
cpu/sccpu/cp0_empty_reg[2][7]/C
cpu/sccpu/cp0_empty_reg[2][8]/C
cpu/sccpu/cp0_empty_reg[2][9]/C
cpu/sccpu/cp0_empty_reg[30][0]/C
cpu/sccpu/cp0_empty_reg[30][10]/C
cpu/sccpu/cp0_empty_reg[30][11]/C
cpu/sccpu/cp0_empty_reg[30][12]/C
cpu/sccpu/cp0_empty_reg[30][13]/C
cpu/sccpu/cp0_empty_reg[30][14]/C
cpu/sccpu/cp0_empty_reg[30][15]/C
cpu/sccpu/cp0_empty_reg[30][16]/C
cpu/sccpu/cp0_empty_reg[30][17]/C
cpu/sccpu/cp0_empty_reg[30][18]/C
cpu/sccpu/cp0_empty_reg[30][19]/C
cpu/sccpu/cp0_empty_reg[30][1]/C
cpu/sccpu/cp0_empty_reg[30][20]/C
cpu/sccpu/cp0_empty_reg[30][21]/C
cpu/sccpu/cp0_empty_reg[30][22]/C
cpu/sccpu/cp0_empty_reg[30][23]/C
cpu/sccpu/cp0_empty_reg[30][24]/C
cpu/sccpu/cp0_empty_reg[30][25]/C
cpu/sccpu/cp0_empty_reg[30][26]/C
cpu/sccpu/cp0_empty_reg[30][27]/C
cpu/sccpu/cp0_empty_reg[30][28]/C
cpu/sccpu/cp0_empty_reg[30][29]/C
cpu/sccpu/cp0_empty_reg[30][2]/C
cpu/sccpu/cp0_empty_reg[30][30]/C
cpu/sccpu/cp0_empty_reg[30][31]/C
cpu/sccpu/cp0_empty_reg[30][3]/C
cpu/sccpu/cp0_empty_reg[30][4]/C
cpu/sccpu/cp0_empty_reg[30][5]/C
cpu/sccpu/cp0_empty_reg[30][6]/C
cpu/sccpu/cp0_empty_reg[30][7]/C
cpu/sccpu/cp0_empty_reg[30][8]/C
cpu/sccpu/cp0_empty_reg[30][9]/C
cpu/sccpu/cp0_empty_reg[31][0]/C
cpu/sccpu/cp0_empty_reg[31][10]/C
cpu/sccpu/cp0_empty_reg[31][11]/C
cpu/sccpu/cp0_empty_reg[31][12]/C
cpu/sccpu/cp0_empty_reg[31][13]/C
cpu/sccpu/cp0_empty_reg[31][14]/C
cpu/sccpu/cp0_empty_reg[31][15]/C
cpu/sccpu/cp0_empty_reg[31][16]/C
cpu/sccpu/cp0_empty_reg[31][17]/C
cpu/sccpu/cp0_empty_reg[31][18]/C
cpu/sccpu/cp0_empty_reg[31][19]/C
cpu/sccpu/cp0_empty_reg[31][1]/C
cpu/sccpu/cp0_empty_reg[31][20]/C
cpu/sccpu/cp0_empty_reg[31][21]/C
cpu/sccpu/cp0_empty_reg[31][22]/C
cpu/sccpu/cp0_empty_reg[31][23]/C
cpu/sccpu/cp0_empty_reg[31][24]/C
cpu/sccpu/cp0_empty_reg[31][25]/C
cpu/sccpu/cp0_empty_reg[31][26]/C
cpu/sccpu/cp0_empty_reg[31][27]/C
cpu/sccpu/cp0_empty_reg[31][28]/C
cpu/sccpu/cp0_empty_reg[31][29]/C
cpu/sccpu/cp0_empty_reg[31][2]/C
cpu/sccpu/cp0_empty_reg[31][30]/C
cpu/sccpu/cp0_empty_reg[31][31]/C
cpu/sccpu/cp0_empty_reg[31][3]/C
cpu/sccpu/cp0_empty_reg[31][4]/C
cpu/sccpu/cp0_empty_reg[31][5]/C
cpu/sccpu/cp0_empty_reg[31][6]/C
cpu/sccpu/cp0_empty_reg[31][7]/C
cpu/sccpu/cp0_empty_reg[31][8]/C
cpu/sccpu/cp0_empty_reg[31][9]/C
cpu/sccpu/cp0_empty_reg[3][0]/C
cpu/sccpu/cp0_empty_reg[3][10]/C
cpu/sccpu/cp0_empty_reg[3][11]/C
cpu/sccpu/cp0_empty_reg[3][12]/C
cpu/sccpu/cp0_empty_reg[3][13]/C
cpu/sccpu/cp0_empty_reg[3][14]/C
cpu/sccpu/cp0_empty_reg[3][15]/C
cpu/sccpu/cp0_empty_reg[3][16]/C
cpu/sccpu/cp0_empty_reg[3][17]/C
cpu/sccpu/cp0_empty_reg[3][18]/C
cpu/sccpu/cp0_empty_reg[3][19]/C
cpu/sccpu/cp0_empty_reg[3][1]/C
cpu/sccpu/cp0_empty_reg[3][20]/C
cpu/sccpu/cp0_empty_reg[3][21]/C
cpu/sccpu/cp0_empty_reg[3][22]/C
cpu/sccpu/cp0_empty_reg[3][23]/C
cpu/sccpu/cp0_empty_reg[3][24]/C
cpu/sccpu/cp0_empty_reg[3][25]/C
cpu/sccpu/cp0_empty_reg[3][26]/C
cpu/sccpu/cp0_empty_reg[3][27]/C
cpu/sccpu/cp0_empty_reg[3][28]/C
cpu/sccpu/cp0_empty_reg[3][29]/C
cpu/sccpu/cp0_empty_reg[3][2]/C
cpu/sccpu/cp0_empty_reg[3][30]/C
cpu/sccpu/cp0_empty_reg[3][31]/C
cpu/sccpu/cp0_empty_reg[3][3]/C
cpu/sccpu/cp0_empty_reg[3][4]/C
cpu/sccpu/cp0_empty_reg[3][5]/C
cpu/sccpu/cp0_empty_reg[3][6]/C
cpu/sccpu/cp0_empty_reg[3][7]/C
cpu/sccpu/cp0_empty_reg[3][8]/C
cpu/sccpu/cp0_empty_reg[3][9]/C
cpu/sccpu/cp0_empty_reg[4][0]/C
cpu/sccpu/cp0_empty_reg[4][10]/C
cpu/sccpu/cp0_empty_reg[4][11]/C
cpu/sccpu/cp0_empty_reg[4][12]/C
cpu/sccpu/cp0_empty_reg[4][13]/C
cpu/sccpu/cp0_empty_reg[4][14]/C
cpu/sccpu/cp0_empty_reg[4][15]/C
cpu/sccpu/cp0_empty_reg[4][16]/C
cpu/sccpu/cp0_empty_reg[4][17]/C
cpu/sccpu/cp0_empty_reg[4][18]/C
cpu/sccpu/cp0_empty_reg[4][19]/C
cpu/sccpu/cp0_empty_reg[4][1]/C
cpu/sccpu/cp0_empty_reg[4][20]/C
cpu/sccpu/cp0_empty_reg[4][21]/C
cpu/sccpu/cp0_empty_reg[4][22]/C
cpu/sccpu/cp0_empty_reg[4][23]/C
cpu/sccpu/cp0_empty_reg[4][24]/C
cpu/sccpu/cp0_empty_reg[4][25]/C
cpu/sccpu/cp0_empty_reg[4][26]/C
cpu/sccpu/cp0_empty_reg[4][27]/C
cpu/sccpu/cp0_empty_reg[4][28]/C
cpu/sccpu/cp0_empty_reg[4][29]/C
cpu/sccpu/cp0_empty_reg[4][2]/C
cpu/sccpu/cp0_empty_reg[4][30]/C
cpu/sccpu/cp0_empty_reg[4][31]/C
cpu/sccpu/cp0_empty_reg[4][3]/C
cpu/sccpu/cp0_empty_reg[4][4]/C
cpu/sccpu/cp0_empty_reg[4][5]/C
cpu/sccpu/cp0_empty_reg[4][6]/C
cpu/sccpu/cp0_empty_reg[4][7]/C
cpu/sccpu/cp0_empty_reg[4][8]/C
cpu/sccpu/cp0_empty_reg[4][9]/C
cpu/sccpu/cp0_empty_reg[5][0]/C
cpu/sccpu/cp0_empty_reg[5][10]/C
cpu/sccpu/cp0_empty_reg[5][11]/C
cpu/sccpu/cp0_empty_reg[5][12]/C
cpu/sccpu/cp0_empty_reg[5][13]/C
cpu/sccpu/cp0_empty_reg[5][14]/C
cpu/sccpu/cp0_empty_reg[5][15]/C
cpu/sccpu/cp0_empty_reg[5][16]/C
cpu/sccpu/cp0_empty_reg[5][17]/C
cpu/sccpu/cp0_empty_reg[5][18]/C
cpu/sccpu/cp0_empty_reg[5][19]/C
cpu/sccpu/cp0_empty_reg[5][1]/C
cpu/sccpu/cp0_empty_reg[5][20]/C
cpu/sccpu/cp0_empty_reg[5][21]/C
cpu/sccpu/cp0_empty_reg[5][22]/C
cpu/sccpu/cp0_empty_reg[5][23]/C
cpu/sccpu/cp0_empty_reg[5][24]/C
cpu/sccpu/cp0_empty_reg[5][25]/C
cpu/sccpu/cp0_empty_reg[5][26]/C
cpu/sccpu/cp0_empty_reg[5][27]/C
cpu/sccpu/cp0_empty_reg[5][28]/C
cpu/sccpu/cp0_empty_reg[5][29]/C
cpu/sccpu/cp0_empty_reg[5][2]/C
cpu/sccpu/cp0_empty_reg[5][30]/C
cpu/sccpu/cp0_empty_reg[5][31]/C
cpu/sccpu/cp0_empty_reg[5][3]/C
cpu/sccpu/cp0_empty_reg[5][4]/C
cpu/sccpu/cp0_empty_reg[5][5]/C
cpu/sccpu/cp0_empty_reg[5][6]/C
cpu/sccpu/cp0_empty_reg[5][7]/C
cpu/sccpu/cp0_empty_reg[5][8]/C
cpu/sccpu/cp0_empty_reg[5][9]/C
cpu/sccpu/cp0_empty_reg[6][0]/C
cpu/sccpu/cp0_empty_reg[6][10]/C
cpu/sccpu/cp0_empty_reg[6][11]/C
cpu/sccpu/cp0_empty_reg[6][12]/C
cpu/sccpu/cp0_empty_reg[6][13]/C
cpu/sccpu/cp0_empty_reg[6][14]/C
cpu/sccpu/cp0_empty_reg[6][15]/C
cpu/sccpu/cp0_empty_reg[6][16]/C
cpu/sccpu/cp0_empty_reg[6][17]/C
cpu/sccpu/cp0_empty_reg[6][18]/C
cpu/sccpu/cp0_empty_reg[6][19]/C
cpu/sccpu/cp0_empty_reg[6][1]/C
cpu/sccpu/cp0_empty_reg[6][20]/C
cpu/sccpu/cp0_empty_reg[6][21]/C
cpu/sccpu/cp0_empty_reg[6][22]/C
cpu/sccpu/cp0_empty_reg[6][23]/C
cpu/sccpu/cp0_empty_reg[6][24]/C
cpu/sccpu/cp0_empty_reg[6][25]/C
cpu/sccpu/cp0_empty_reg[6][26]/C
cpu/sccpu/cp0_empty_reg[6][27]/C
cpu/sccpu/cp0_empty_reg[6][28]/C
cpu/sccpu/cp0_empty_reg[6][29]/C
cpu/sccpu/cp0_empty_reg[6][2]/C
cpu/sccpu/cp0_empty_reg[6][30]/C
cpu/sccpu/cp0_empty_reg[6][31]/C
cpu/sccpu/cp0_empty_reg[6][3]/C
cpu/sccpu/cp0_empty_reg[6][4]/C
cpu/sccpu/cp0_empty_reg[6][5]/C
cpu/sccpu/cp0_empty_reg[6][6]/C
cpu/sccpu/cp0_empty_reg[6][7]/C
cpu/sccpu/cp0_empty_reg[6][8]/C
cpu/sccpu/cp0_empty_reg[6][9]/C
cpu/sccpu/cp0_empty_reg[7][0]/C
cpu/sccpu/cp0_empty_reg[7][10]/C
cpu/sccpu/cp0_empty_reg[7][11]/C
cpu/sccpu/cp0_empty_reg[7][12]/C
cpu/sccpu/cp0_empty_reg[7][13]/C
cpu/sccpu/cp0_empty_reg[7][14]/C
cpu/sccpu/cp0_empty_reg[7][15]/C
cpu/sccpu/cp0_empty_reg[7][16]/C
cpu/sccpu/cp0_empty_reg[7][17]/C
cpu/sccpu/cp0_empty_reg[7][18]/C
cpu/sccpu/cp0_empty_reg[7][19]/C
cpu/sccpu/cp0_empty_reg[7][1]/C
cpu/sccpu/cp0_empty_reg[7][20]/C
cpu/sccpu/cp0_empty_reg[7][21]/C
cpu/sccpu/cp0_empty_reg[7][22]/C
cpu/sccpu/cp0_empty_reg[7][23]/C
cpu/sccpu/cp0_empty_reg[7][24]/C
cpu/sccpu/cp0_empty_reg[7][25]/C
cpu/sccpu/cp0_empty_reg[7][26]/C
cpu/sccpu/cp0_empty_reg[7][27]/C
cpu/sccpu/cp0_empty_reg[7][28]/C
cpu/sccpu/cp0_empty_reg[7][29]/C
cpu/sccpu/cp0_empty_reg[7][2]/C
cpu/sccpu/cp0_empty_reg[7][30]/C
cpu/sccpu/cp0_empty_reg[7][31]/C
cpu/sccpu/cp0_empty_reg[7][3]/C
cpu/sccpu/cp0_empty_reg[7][4]/C
cpu/sccpu/cp0_empty_reg[7][5]/C
cpu/sccpu/cp0_empty_reg[7][6]/C
cpu/sccpu/cp0_empty_reg[7][7]/C
cpu/sccpu/cp0_empty_reg[7][8]/C
cpu/sccpu/cp0_empty_reg[7][9]/C
cpu/sccpu/cp0_empty_reg[8][0]/C
cpu/sccpu/cp0_empty_reg[8][10]/C
cpu/sccpu/cp0_empty_reg[8][11]/C
cpu/sccpu/cp0_empty_reg[8][12]/C
cpu/sccpu/cp0_empty_reg[8][13]/C
cpu/sccpu/cp0_empty_reg[8][14]/C
cpu/sccpu/cp0_empty_reg[8][15]/C
cpu/sccpu/cp0_empty_reg[8][16]/C
cpu/sccpu/cp0_empty_reg[8][17]/C
cpu/sccpu/cp0_empty_reg[8][18]/C
cpu/sccpu/cp0_empty_reg[8][19]/C
cpu/sccpu/cp0_empty_reg[8][1]/C
cpu/sccpu/cp0_empty_reg[8][20]/C
cpu/sccpu/cp0_empty_reg[8][21]/C
cpu/sccpu/cp0_empty_reg[8][22]/C
cpu/sccpu/cp0_empty_reg[8][23]/C
cpu/sccpu/cp0_empty_reg[8][24]/C
cpu/sccpu/cp0_empty_reg[8][25]/C
cpu/sccpu/cp0_empty_reg[8][26]/C
cpu/sccpu/cp0_empty_reg[8][27]/C
cpu/sccpu/cp0_empty_reg[8][28]/C
cpu/sccpu/cp0_empty_reg[8][29]/C
cpu/sccpu/cp0_empty_reg[8][2]/C
cpu/sccpu/cp0_empty_reg[8][30]/C
cpu/sccpu/cp0_empty_reg[8][31]/C
cpu/sccpu/cp0_empty_reg[8][3]/C
cpu/sccpu/cp0_empty_reg[8][4]/C
cpu/sccpu/cp0_empty_reg[8][5]/C
cpu/sccpu/cp0_empty_reg[8][6]/C
cpu/sccpu/cp0_empty_reg[8][7]/C
cpu/sccpu/cp0_empty_reg[8][8]/C
cpu/sccpu/cp0_empty_reg[8][9]/C
cpu/sccpu/cp0_empty_reg[9][0]/C
cpu/sccpu/cp0_empty_reg[9][10]/C
cpu/sccpu/cp0_empty_reg[9][11]/C
cpu/sccpu/cp0_empty_reg[9][12]/C
cpu/sccpu/cp0_empty_reg[9][13]/C
cpu/sccpu/cp0_empty_reg[9][14]/C
cpu/sccpu/cp0_empty_reg[9][15]/C
cpu/sccpu/cp0_empty_reg[9][16]/C
cpu/sccpu/cp0_empty_reg[9][17]/C
cpu/sccpu/cp0_empty_reg[9][18]/C
cpu/sccpu/cp0_empty_reg[9][19]/C
cpu/sccpu/cp0_empty_reg[9][1]/C
cpu/sccpu/cp0_empty_reg[9][20]/C
cpu/sccpu/cp0_empty_reg[9][21]/C
cpu/sccpu/cp0_empty_reg[9][22]/C
cpu/sccpu/cp0_empty_reg[9][23]/C
cpu/sccpu/cp0_empty_reg[9][24]/C
cpu/sccpu/cp0_empty_reg[9][25]/C
cpu/sccpu/cp0_empty_reg[9][26]/C
cpu/sccpu/cp0_empty_reg[9][27]/C
cpu/sccpu/cp0_empty_reg[9][28]/C
cpu/sccpu/cp0_empty_reg[9][29]/C
cpu/sccpu/cp0_empty_reg[9][2]/C
cpu/sccpu/cp0_empty_reg[9][30]/C
cpu/sccpu/cp0_empty_reg[9][31]/C
cpu/sccpu/cp0_empty_reg[9][3]/C
cpu/sccpu/cp0_empty_reg[9][4]/C
cpu/sccpu/cp0_empty_reg[9][5]/C
cpu/sccpu/cp0_empty_reg[9][6]/C
cpu/sccpu/cp0_empty_reg[9][7]/C
cpu/sccpu/cp0_empty_reg[9][8]/C
cpu/sccpu/cp0_empty_reg[9][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[10][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[11][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[12][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[13][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[14][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[15][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[16][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[17][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[18][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[19][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[1][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[20][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[21][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[22][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[23][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[24][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[25][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[26][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[27][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[28][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[29][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[2][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[30][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[31][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[3][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[4][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[5][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[6][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[7][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[8][9]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][0]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][10]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][11]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][12]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][13]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][14]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][15]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][16]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][17]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][18]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][19]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][1]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][20]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][21]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][22]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][23]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][24]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][25]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][26]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][27]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][28]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][29]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][2]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][30]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][31]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][3]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][4]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][5]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][6]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][7]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][8]/C
cpu/sccpu/cpu_ref/array_reg_reg[9][9]/C
cpu/sccpu/ip/pc_reg[0]/C
cpu/sccpu/ip/pc_reg[10]/C
cpu/sccpu/ip/pc_reg[11]/C
cpu/sccpu/ip/pc_reg[12]/C
cpu/sccpu/ip/pc_reg[13]/C
cpu/sccpu/ip/pc_reg[14]/C
cpu/sccpu/ip/pc_reg[15]/C
cpu/sccpu/ip/pc_reg[16]/C
cpu/sccpu/ip/pc_reg[17]/C
cpu/sccpu/ip/pc_reg[18]/C
cpu/sccpu/ip/pc_reg[19]/C
cpu/sccpu/ip/pc_reg[1]/C
cpu/sccpu/ip/pc_reg[20]/C
cpu/sccpu/ip/pc_reg[21]/C
cpu/sccpu/ip/pc_reg[22]/C
cpu/sccpu/ip/pc_reg[23]/C
cpu/sccpu/ip/pc_reg[24]/C
cpu/sccpu/ip/pc_reg[25]/C
cpu/sccpu/ip/pc_reg[26]/C
cpu/sccpu/ip/pc_reg[27]/C
cpu/sccpu/ip/pc_reg[28]/C
cpu/sccpu/ip/pc_reg[29]/C
cpu/sccpu/ip/pc_reg[2]/C
cpu/sccpu/ip/pc_reg[30]/C
cpu/sccpu/ip/pc_reg[31]/C
cpu/sccpu/ip/pc_reg[3]/C
cpu/sccpu/ip/pc_reg[4]/C
cpu/sccpu/ip/pc_reg[5]/C
cpu/sccpu/ip/pc_reg[6]/C
cpu/sccpu/ip/pc_reg[7]/C
cpu/sccpu/ip/pc_reg[8]/C
cpu/sccpu/ip/pc_reg[9]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[0]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[10]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[11]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[12]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[13]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[14]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[15]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[16]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[17]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[18]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[19]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[1]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[20]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[21]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[22]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[23]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[24]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[25]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[26]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[27]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[28]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[29]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[2]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[30]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[31]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[3]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[4]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[5]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[6]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[7]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[8]/C
cpu/sccpu/reg_hi_dffe/current_out_reg[9]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[0]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[10]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[11]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[12]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[13]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[14]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[15]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[16]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[17]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[18]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[19]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[1]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[20]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[21]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[22]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[23]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[24]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[25]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[26]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[27]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[28]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[29]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[2]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[30]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[31]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[3]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[4]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[5]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[6]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[7]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[8]/C
cpu/sccpu/reg_lo_dffe/current_out_reg[9]/C
seg7/cnt_reg[0]/C
seg7/cnt_reg[10]/C
seg7/cnt_reg[11]/C
seg7/cnt_reg[12]/C
seg7/cnt_reg[13]/C
seg7/cnt_reg[14]/C
seg7/cnt_reg[1]/C
seg7/cnt_reg[2]/C
seg7/cnt_reg[3]/C
seg7/cnt_reg[4]/C
seg7/cnt_reg[5]/C
seg7/cnt_reg[6]/C
seg7/cnt_reg[7]/C
seg7/cnt_reg[8]/C
seg7/cnt_reg[9]/C
seg7/i_data_store_reg[0]/C
seg7/i_data_store_reg[10]/C
seg7/i_data_store_reg[11]/C
seg7/i_data_store_reg[12]/C
seg7/i_data_store_reg[13]/C
seg7/i_data_store_reg[14]/C
seg7/i_data_store_reg[15]/C
seg7/i_data_store_reg[16]/C
seg7/i_data_store_reg[17]/C
seg7/i_data_store_reg[18]/C
seg7/i_data_store_reg[19]/C
seg7/i_data_store_reg[1]/C
seg7/i_data_store_reg[20]/C
seg7/i_data_store_reg[21]/C
seg7/i_data_store_reg[22]/C
seg7/i_data_store_reg[23]/C
seg7/i_data_store_reg[24]/C
seg7/i_data_store_reg[25]/C
seg7/i_data_store_reg[26]/C
seg7/i_data_store_reg[27]/C
seg7/i_data_store_reg[28]/C
seg7/i_data_store_reg[29]/C
seg7/i_data_store_reg[2]/C
seg7/i_data_store_reg[30]/C
seg7/i_data_store_reg[31]/C
seg7/i_data_store_reg[3]/C
seg7/i_data_store_reg[4]/C
seg7/i_data_store_reg[5]/C
seg7/i_data_store_reg[6]/C
seg7/i_data_store_reg[7]/C
seg7/i_data_store_reg[8]/C
seg7/i_data_store_reg[9]/C
seg7/o_seg_r_reg[0]/C
seg7/o_seg_r_reg[1]/C
seg7/o_seg_r_reg[2]/C
seg7/o_seg_r_reg[3]/C
seg7/o_seg_r_reg[4]/C
seg7/o_seg_r_reg[5]/C
seg7/o_seg_r_reg[6]/C


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.948        0.000                      0                 6582        0.028        0.000                      0                 6582        3.000        0.000                       0                  3324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHz               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 16.667}     33.333          30.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 16.667}     33.333          30.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.948        0.000                      0                 6582        0.180        0.000                      0                 6582       15.417        0.000                       0                  3320  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.955        0.000                      0                 6582        0.180        0.000                      0                 6582       15.417        0.000                       0                  3320  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.948        0.000                      0                 6582        0.028        0.000                      0                 6582  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.948        0.000                      0                 6582        0.028        0.000                      0                 6582  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHz
  To Clock:  CLK100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.455ns  (logic 2.013ns (16.162%)  route 10.442ns (83.838%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 15.147 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          1.032    11.815    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/D
    SLICE_X50Y68         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.501    15.147    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/WCLK
    SLICE_X50Y68         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.635    
                         clock uncertainty           -0.152    15.483    
    SLICE_X50Y68         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.763    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.125ns  (logic 1.556ns (12.833%)  route 10.569ns (87.167%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.032     7.710    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X2Y40                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_24/I2
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.834 f  cpu/sccpu/cpu_ref/p_1_out__1_i_24/O
                         net (fo=5, routed)           1.865     9.699    cpu/sccpu/cpu_ref/current_out_reg[13]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_19/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.849 r  cpu/sccpu/cpu_ref/dram_inst_i_19/O
                         net (fo=33, routed)          1.635    11.485    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/D
    SLICE_X56Y50         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.506    15.152    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/WCLK
    SLICE_X56Y50         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.640    
                         clock uncertainty           -0.152    15.488    
    SLICE_X56Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.922    14.566    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.304ns  (logic 2.013ns (16.361%)  route 10.291ns (83.639%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.880    11.663    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/D
    SLICE_X50Y67         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.503    15.149    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/WCLK
    SLICE_X50Y67         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.637    
                         clock uncertainty           -0.152    15.485    
    SLICE_X50Y67         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.765    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.295ns  (logic 2.013ns (16.372%)  route 10.282ns (83.628%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 15.150 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.872    11.655    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/D
    SLICE_X50Y66         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.504    15.150    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/WCLK
    SLICE_X50Y66         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.638    
                         clock uncertainty           -0.152    15.486    
    SLICE_X50Y66         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.766    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 2.013ns (16.462%)  route 10.215ns (83.538%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 15.153 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.805    11.588    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/D
    SLICE_X46Y65         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.507    15.153    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/WCLK
    SLICE_X46Y65         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.641    
                         clock uncertainty           -0.152    15.489    
    SLICE_X46Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.769    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 2.013ns (16.462%)  route 10.215ns (83.538%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 15.154 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.805    11.587    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/D
    SLICE_X46Y64         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.508    15.154    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/WCLK
    SLICE_X46Y64         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.642    
                         clock uncertainty           -0.152    15.490    
    SLICE_X46Y64         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.770    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.199ns  (logic 1.556ns (12.755%)  route 10.643ns (87.245%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.032     7.710    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X2Y40                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_24/I2
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.834 f  cpu/sccpu/cpu_ref/p_1_out__1_i_24/O
                         net (fo=5, routed)           1.865     9.699    cpu/sccpu/cpu_ref/current_out_reg[13]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_19/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.849 r  cpu/sccpu/cpu_ref/dram_inst_i_19/O
                         net (fo=33, routed)          1.709    11.558    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/D
    SLICE_X60Y49         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.675    15.321    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/WCLK
    SLICE_X60Y49         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.496    15.817    
                         clock uncertainty           -0.152    15.665    
    SLICE_X60Y49         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.922    14.743    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 1.556ns (12.954%)  route 10.456ns (87.046%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 15.155 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.186     7.864    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X22Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__1_i_20/I2
    SLICE_X22Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.988 f  cpu/sccpu/cpu_ref/p_1_out__1_i_20/O
                         net (fo=5, routed)           1.022     9.010    cpu/sccpu/cpu_ref/current_out_reg[15]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_17/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  cpu/sccpu/cpu_ref/dram_inst_i_17/O
                         net (fo=33, routed)          2.211    11.371    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/D
    SLICE_X60Y55         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.509    15.155    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/WCLK
    SLICE_X60Y55         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.643    
                         clock uncertainty           -0.152    15.491    
    SLICE_X60Y55         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.928    14.563    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.010ns  (logic 1.556ns (12.956%)  route 10.454ns (87.044%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 15.155 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.186     7.864    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X22Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__1_i_20/I2
    SLICE_X22Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.988 f  cpu/sccpu/cpu_ref/p_1_out__1_i_20/O
                         net (fo=5, routed)           1.022     9.010    cpu/sccpu/cpu_ref/current_out_reg[15]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_17/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  cpu/sccpu/cpu_ref/dram_inst_i_17/O
                         net (fo=33, routed)          2.209    11.369    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/D
    SLICE_X60Y54         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.509    15.155    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/WCLK
    SLICE_X60Y54         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.643    
                         clock uncertainty           -0.152    15.491    
    SLICE_X60Y54         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.928    14.563    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.997ns  (logic 1.556ns (12.970%)  route 10.441ns (87.030%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 15.160 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          2.740     7.419    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X3Y36                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_32/I2
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.543 f  cpu/sccpu/cpu_ref/p_1_out__1_i_32/O
                         net (fo=5, routed)           1.658     9.201    cpu/sccpu/cpu_ref/current_out_reg[9]_0
    SLICE_X8Y42                                                       f  cpu/sccpu/cpu_ref/dram_inst_i_23/I1
    SLICE_X8Y42          LUT4 (Prop_lut4_I1_O)        0.150     9.351 r  cpu/sccpu/cpu_ref/dram_inst_i_23/O
                         net (fo=33, routed)          2.006    11.356    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/D
    SLICE_X46Y52         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.514    15.160    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/WCLK
    SLICE_X46Y52         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.648    
                         clock uncertainty           -0.152    15.496    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.924    14.572    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  3.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.195%)  route 0.099ns (34.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.320    cpu/sccpu/c0_Status/current_out_reg[27]_0[0]
    SLICE_X5Y52                                                       r  cpu/sccpu/c0_Status/current_out[4]_i_1__2/I2
    SLICE_X5Y52          LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  cpu/sccpu/c0_Status/current_out[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.275    cpu/sccpu/c0_Status/sta_in[4]
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X5Y52          FDCE (Hold_fdce_C_D)         0.092    -0.455    cpu/sccpu/c0_Status/current_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.603    -0.561    cpu/sccpu/c0_Status/clk_out1
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  cpu/sccpu/c0_Status/current_out_reg[31]/Q
                         net (fo=2, routed)           0.101    -0.332    cpu/sccpu/c0_Status/current_out_reg[27]_0[31]
    SLICE_X7Y54                                                       r  cpu/sccpu/c0_Status/current_out[27]_i_1__1/I0
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.098    -0.234 r  cpu/sccpu/c0_Status/current_out[27]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/sccpu/c0_Status/sta_in[27]
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.874    -0.799    cpu/sccpu/c0_Status/clk_out1
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[27]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X7Y54          FDCE (Hold_fdce_C_D)         0.092    -0.469    cpu/sccpu/c0_Status/current_out_reg[27]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.360%)  route 0.163ns (46.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[4]/Q
                         net (fo=3, routed)           0.163    -0.257    cpu/imem/current_out_reg[31]_20[4]
    SLICE_X4Y52                                                       r  cpu/imem/current_out[0]_i_1__1/I1
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  cpu/imem/current_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.212    cpu/sccpu/c0_Status/D[0]
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X4Y52          FDCE (Hold_fdce_C_D)         0.092    -0.455    cpu/sccpu/c0_Status/current_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.269%)  route 0.151ns (44.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[2]/Q
                         net (fo=4, routed)           0.151    -0.269    cpu/sccpu/c0_Status/current_out_reg[27]_0[2]
    SLICE_X5Y50                                                       r  cpu/sccpu/c0_Status/current_out[6]_i_1__1/I2
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.045    -0.224 r  cpu/sccpu/c0_Status/current_out[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.224    cpu/sccpu/c0_Status/sta_in[6]
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[6]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.092    -0.468    cpu/sccpu/c0_Status/current_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.562    -0.602    seg7/LED_OBUF[1]
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  seg7/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.353    seg7/cnt_reg_n_1_[11]
    SLICE_X29Y71                                                      r  seg7/cnt_reg[8]_i_1/S[3]
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.245 r  seg7/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.245    seg7/cnt_reg[8]_i_1_n_5
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.830    -0.843    seg7/LED_OBUF[1]
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X29Y71         FDCE (Hold_fdce_C_D)         0.105    -0.497    seg7/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.564    -0.600    seg7/LED_OBUF[1]
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  seg7/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.351    seg7/cnt_reg_n_1_[3]
    SLICE_X29Y69                                                      r  seg7/cnt_reg[0]_i_1/S[3]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.243 r  seg7/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.243    seg7/cnt_reg[0]_i_1_n_5
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.832    -0.841    seg7/LED_OBUF[1]
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.105    -0.495    seg7/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.563    -0.601    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  seg7/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.352    seg7/cnt_reg_n_1_[7]
    SLICE_X29Y70                                                      r  seg7/cnt_reg[4]_i_1/S[3]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.244 r  seg7/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.244    seg7/cnt_reg[4]_i_1_n_5
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.831    -0.842    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X29Y70         FDCE (Hold_fdce_C_D)         0.105    -0.496    seg7/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_EPC/current_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/ip/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.667    -0.497    cpu/sccpu/c0_EPC/clk_out1
    SLICE_X6Y39          FDCE                                         r  cpu/sccpu/c0_EPC/current_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.164    -0.333 r  cpu/sccpu/c0_EPC/current_out_reg[1]/Q
                         net (fo=2, routed)           0.147    -0.185    cpu/imem/current_out_reg[31]_19[1]
    SLICE_X7Y39                                                       r  cpu/imem/pc[1]_i_1/I3
    SLICE_X7Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.140 r  cpu/imem/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    cpu/sccpu/ip/D[1]
    SLICE_X7Y39          FDCE                                         r  cpu/sccpu/ip/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.944    -0.729    cpu/sccpu/ip/clk_out1
    SLICE_X7Y39          FDCE                                         r  cpu/sccpu/ip/pc_reg[1]/C
                         clock pessimism              0.246    -0.484    
    SLICE_X7Y39          FDCE (Hold_fdce_C_D)         0.091    -0.393    cpu/sccpu/ip/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.562    -0.602    seg7/LED_OBUF[1]
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  seg7/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.356    seg7/cnt_reg_n_1_[12]
    SLICE_X29Y72                                                      r  seg7/cnt_reg[12]_i_1/S[0]
    SLICE_X29Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.241 r  seg7/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.241    seg7/cnt_reg[12]_i_1_n_8
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.829    -0.844    seg7/LED_OBUF[1]
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/C
                         clock pessimism              0.242    -0.602    
    SLICE_X29Y72         FDCE (Hold_fdce_C_D)         0.105    -0.497    seg7/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.563    -0.601    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  seg7/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.355    seg7/cnt_reg_n_1_[4]
    SLICE_X29Y70                                                      r  seg7/cnt_reg[4]_i_1/S[0]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.240 r  seg7/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.240    seg7/cnt_reg[4]_i_1_n_8
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.831    -0.842    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X29Y70         FDCE (Hold_fdce_C_D)         0.105    -0.496    seg7/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { CLK65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   CLK65/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X2Y55      cpu/sccpu/cpu_ref/array_reg_reg[5][22]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X47Y53     cpu/sccpu/cpu_ref/array_reg_reg[5][23]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X47Y53     cpu/sccpu/cpu_ref/array_reg_reg[5][24]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X45Y40     cpu/sccpu/cpu_ref/array_reg_reg[5][25]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y56     cpu/sccpu/cpu_ref/array_reg_reg[5][26]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X29Y56     cpu/sccpu/cpu_ref/array_reg_reg[5][27]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X37Y53     cpu/sccpu/cpu_ref/array_reg_reg[5][28]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X11Y54     cpu/sccpu/cpu_ref/array_reg_reg[5][29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X46Y45     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X46Y45     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X46Y45     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X46Y45     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y57     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y57     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X38Y75     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X38Y75     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X38Y75     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X38Y75     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y54     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y54     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y54     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y54     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.455ns  (logic 2.013ns (16.162%)  route 10.442ns (83.838%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 15.147 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          1.032    11.815    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/D
    SLICE_X50Y68         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.501    15.147    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/WCLK
    SLICE_X50Y68         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.635    
                         clock uncertainty           -0.146    15.489    
    SLICE_X50Y68         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.769    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.125ns  (logic 1.556ns (12.833%)  route 10.569ns (87.167%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.032     7.710    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X2Y40                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_24/I2
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.834 f  cpu/sccpu/cpu_ref/p_1_out__1_i_24/O
                         net (fo=5, routed)           1.865     9.699    cpu/sccpu/cpu_ref/current_out_reg[13]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_19/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.849 r  cpu/sccpu/cpu_ref/dram_inst_i_19/O
                         net (fo=33, routed)          1.635    11.485    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/D
    SLICE_X56Y50         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.506    15.152    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/WCLK
    SLICE_X56Y50         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.640    
                         clock uncertainty           -0.146    15.494    
    SLICE_X56Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.922    14.572    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.304ns  (logic 2.013ns (16.361%)  route 10.291ns (83.639%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.880    11.663    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/D
    SLICE_X50Y67         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.503    15.149    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/WCLK
    SLICE_X50Y67         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.637    
                         clock uncertainty           -0.146    15.491    
    SLICE_X50Y67         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.771    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.295ns  (logic 2.013ns (16.372%)  route 10.282ns (83.628%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 15.150 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.872    11.655    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/D
    SLICE_X50Y66         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.504    15.150    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/WCLK
    SLICE_X50Y66         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.638    
                         clock uncertainty           -0.146    15.492    
    SLICE_X50Y66         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.772    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 2.013ns (16.462%)  route 10.215ns (83.538%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 15.153 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.805    11.588    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/D
    SLICE_X46Y65         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.507    15.153    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/WCLK
    SLICE_X46Y65         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.641    
                         clock uncertainty           -0.146    15.495    
    SLICE_X46Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.775    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 2.013ns (16.462%)  route 10.215ns (83.538%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 15.154 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.805    11.587    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/D
    SLICE_X46Y64         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.508    15.154    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/WCLK
    SLICE_X46Y64         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.642    
                         clock uncertainty           -0.146    15.496    
    SLICE_X46Y64         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.776    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.199ns  (logic 1.556ns (12.755%)  route 10.643ns (87.245%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.032     7.710    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X2Y40                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_24/I2
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.834 f  cpu/sccpu/cpu_ref/p_1_out__1_i_24/O
                         net (fo=5, routed)           1.865     9.699    cpu/sccpu/cpu_ref/current_out_reg[13]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_19/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.849 r  cpu/sccpu/cpu_ref/dram_inst_i_19/O
                         net (fo=33, routed)          1.709    11.558    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/D
    SLICE_X60Y49         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.675    15.321    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/WCLK
    SLICE_X60Y49         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.496    15.817    
                         clock uncertainty           -0.146    15.671    
    SLICE_X60Y49         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.922    14.749    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 1.556ns (12.954%)  route 10.456ns (87.046%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 15.155 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.186     7.864    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X22Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__1_i_20/I2
    SLICE_X22Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.988 f  cpu/sccpu/cpu_ref/p_1_out__1_i_20/O
                         net (fo=5, routed)           1.022     9.010    cpu/sccpu/cpu_ref/current_out_reg[15]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_17/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  cpu/sccpu/cpu_ref/dram_inst_i_17/O
                         net (fo=33, routed)          2.211    11.371    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/D
    SLICE_X60Y55         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.509    15.155    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/WCLK
    SLICE_X60Y55         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.643    
                         clock uncertainty           -0.146    15.497    
    SLICE_X60Y55         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.928    14.569    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.010ns  (logic 1.556ns (12.956%)  route 10.454ns (87.044%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 15.155 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.186     7.864    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X22Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__1_i_20/I2
    SLICE_X22Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.988 f  cpu/sccpu/cpu_ref/p_1_out__1_i_20/O
                         net (fo=5, routed)           1.022     9.010    cpu/sccpu/cpu_ref/current_out_reg[15]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_17/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  cpu/sccpu/cpu_ref/dram_inst_i_17/O
                         net (fo=33, routed)          2.209    11.369    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/D
    SLICE_X60Y54         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.509    15.155    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/WCLK
    SLICE_X60Y54         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.643    
                         clock uncertainty           -0.146    15.497    
    SLICE_X60Y54         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.928    14.569    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.997ns  (logic 1.556ns (12.970%)  route 10.441ns (87.030%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 15.160 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          2.740     7.419    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X3Y36                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_32/I2
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.543 f  cpu/sccpu/cpu_ref/p_1_out__1_i_32/O
                         net (fo=5, routed)           1.658     9.201    cpu/sccpu/cpu_ref/current_out_reg[9]_0
    SLICE_X8Y42                                                       f  cpu/sccpu/cpu_ref/dram_inst_i_23/I1
    SLICE_X8Y42          LUT4 (Prop_lut4_I1_O)        0.150     9.351 r  cpu/sccpu/cpu_ref/dram_inst_i_23/O
                         net (fo=33, routed)          2.006    11.356    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/D
    SLICE_X46Y52         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.514    15.160    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/WCLK
    SLICE_X46Y52         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.648    
                         clock uncertainty           -0.146    15.502    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.924    14.578    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  3.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.195%)  route 0.099ns (34.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.320    cpu/sccpu/c0_Status/current_out_reg[27]_0[0]
    SLICE_X5Y52                                                       r  cpu/sccpu/c0_Status/current_out[4]_i_1__2/I2
    SLICE_X5Y52          LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  cpu/sccpu/c0_Status/current_out[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.275    cpu/sccpu/c0_Status/sta_in[4]
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X5Y52          FDCE (Hold_fdce_C_D)         0.092    -0.455    cpu/sccpu/c0_Status/current_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.603    -0.561    cpu/sccpu/c0_Status/clk_out1
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  cpu/sccpu/c0_Status/current_out_reg[31]/Q
                         net (fo=2, routed)           0.101    -0.332    cpu/sccpu/c0_Status/current_out_reg[27]_0[31]
    SLICE_X7Y54                                                       r  cpu/sccpu/c0_Status/current_out[27]_i_1__1/I0
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.098    -0.234 r  cpu/sccpu/c0_Status/current_out[27]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/sccpu/c0_Status/sta_in[27]
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.874    -0.799    cpu/sccpu/c0_Status/clk_out1
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[27]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X7Y54          FDCE (Hold_fdce_C_D)         0.092    -0.469    cpu/sccpu/c0_Status/current_out_reg[27]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.360%)  route 0.163ns (46.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[4]/Q
                         net (fo=3, routed)           0.163    -0.257    cpu/imem/current_out_reg[31]_20[4]
    SLICE_X4Y52                                                       r  cpu/imem/current_out[0]_i_1__1/I1
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  cpu/imem/current_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.212    cpu/sccpu/c0_Status/D[0]
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X4Y52          FDCE (Hold_fdce_C_D)         0.092    -0.455    cpu/sccpu/c0_Status/current_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.269%)  route 0.151ns (44.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[2]/Q
                         net (fo=4, routed)           0.151    -0.269    cpu/sccpu/c0_Status/current_out_reg[27]_0[2]
    SLICE_X5Y50                                                       r  cpu/sccpu/c0_Status/current_out[6]_i_1__1/I2
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.045    -0.224 r  cpu/sccpu/c0_Status/current_out[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.224    cpu/sccpu/c0_Status/sta_in[6]
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[6]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.092    -0.468    cpu/sccpu/c0_Status/current_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.562    -0.602    seg7/LED_OBUF[1]
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  seg7/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.353    seg7/cnt_reg_n_1_[11]
    SLICE_X29Y71                                                      r  seg7/cnt_reg[8]_i_1/S[3]
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.245 r  seg7/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.245    seg7/cnt_reg[8]_i_1_n_5
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.830    -0.843    seg7/LED_OBUF[1]
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X29Y71         FDCE (Hold_fdce_C_D)         0.105    -0.497    seg7/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.564    -0.600    seg7/LED_OBUF[1]
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  seg7/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.351    seg7/cnt_reg_n_1_[3]
    SLICE_X29Y69                                                      r  seg7/cnt_reg[0]_i_1/S[3]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.243 r  seg7/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.243    seg7/cnt_reg[0]_i_1_n_5
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.832    -0.841    seg7/LED_OBUF[1]
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.105    -0.495    seg7/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.563    -0.601    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  seg7/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.352    seg7/cnt_reg_n_1_[7]
    SLICE_X29Y70                                                      r  seg7/cnt_reg[4]_i_1/S[3]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.244 r  seg7/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.244    seg7/cnt_reg[4]_i_1_n_5
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.831    -0.842    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X29Y70         FDCE (Hold_fdce_C_D)         0.105    -0.496    seg7/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_EPC/current_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/ip/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.667    -0.497    cpu/sccpu/c0_EPC/clk_out1
    SLICE_X6Y39          FDCE                                         r  cpu/sccpu/c0_EPC/current_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.164    -0.333 r  cpu/sccpu/c0_EPC/current_out_reg[1]/Q
                         net (fo=2, routed)           0.147    -0.185    cpu/imem/current_out_reg[31]_19[1]
    SLICE_X7Y39                                                       r  cpu/imem/pc[1]_i_1/I3
    SLICE_X7Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.140 r  cpu/imem/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    cpu/sccpu/ip/D[1]
    SLICE_X7Y39          FDCE                                         r  cpu/sccpu/ip/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.944    -0.729    cpu/sccpu/ip/clk_out1
    SLICE_X7Y39          FDCE                                         r  cpu/sccpu/ip/pc_reg[1]/C
                         clock pessimism              0.246    -0.484    
    SLICE_X7Y39          FDCE (Hold_fdce_C_D)         0.091    -0.393    cpu/sccpu/ip/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.562    -0.602    seg7/LED_OBUF[1]
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  seg7/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.356    seg7/cnt_reg_n_1_[12]
    SLICE_X29Y72                                                      r  seg7/cnt_reg[12]_i_1/S[0]
    SLICE_X29Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.241 r  seg7/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.241    seg7/cnt_reg[12]_i_1_n_8
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.829    -0.844    seg7/LED_OBUF[1]
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/C
                         clock pessimism              0.242    -0.602    
    SLICE_X29Y72         FDCE (Hold_fdce_C_D)         0.105    -0.497    seg7/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.563    -0.601    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  seg7/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.355    seg7/cnt_reg_n_1_[4]
    SLICE_X29Y70                                                      r  seg7/cnt_reg[4]_i_1/S[0]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.240 r  seg7/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.240    seg7/cnt_reg[4]_i_1_n_8
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.831    -0.842    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X29Y70         FDCE (Hold_fdce_C_D)         0.105    -0.496    seg7/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { CLK65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   CLK65/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X2Y55      cpu/sccpu/cpu_ref/array_reg_reg[5][22]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X47Y53     cpu/sccpu/cpu_ref/array_reg_reg[5][23]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X47Y53     cpu/sccpu/cpu_ref/array_reg_reg[5][24]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X45Y40     cpu/sccpu/cpu_ref/array_reg_reg[5][25]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y56     cpu/sccpu/cpu_ref/array_reg_reg[5][26]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X29Y56     cpu/sccpu/cpu_ref/array_reg_reg[5][27]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X37Y53     cpu/sccpu/cpu_ref/array_reg_reg[5][28]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X11Y54     cpu/sccpu/cpu_ref/array_reg_reg[5][29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X46Y45     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X46Y45     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X46Y45     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X46Y45     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y57     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y57     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X38Y75     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X38Y75     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X38Y75     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X38Y75     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y54     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y54     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y54     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X34Y54     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         16.667      15.417     SLICE_X56Y51     cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.455ns  (logic 2.013ns (16.162%)  route 10.442ns (83.838%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 15.147 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          1.032    11.815    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/D
    SLICE_X50Y68         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.501    15.147    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/WCLK
    SLICE_X50Y68         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.635    
                         clock uncertainty           -0.152    15.483    
    SLICE_X50Y68         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.763    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.125ns  (logic 1.556ns (12.833%)  route 10.569ns (87.167%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.032     7.710    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X2Y40                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_24/I2
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.834 f  cpu/sccpu/cpu_ref/p_1_out__1_i_24/O
                         net (fo=5, routed)           1.865     9.699    cpu/sccpu/cpu_ref/current_out_reg[13]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_19/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.849 r  cpu/sccpu/cpu_ref/dram_inst_i_19/O
                         net (fo=33, routed)          1.635    11.485    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/D
    SLICE_X56Y50         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.506    15.152    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/WCLK
    SLICE_X56Y50         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.640    
                         clock uncertainty           -0.152    15.488    
    SLICE_X56Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.922    14.566    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.304ns  (logic 2.013ns (16.361%)  route 10.291ns (83.639%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.880    11.663    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/D
    SLICE_X50Y67         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.503    15.149    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/WCLK
    SLICE_X50Y67         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.637    
                         clock uncertainty           -0.152    15.485    
    SLICE_X50Y67         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.765    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.295ns  (logic 2.013ns (16.372%)  route 10.282ns (83.628%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 15.150 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.872    11.655    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/D
    SLICE_X50Y66         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.504    15.150    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/WCLK
    SLICE_X50Y66         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.638    
                         clock uncertainty           -0.152    15.486    
    SLICE_X50Y66         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.766    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 2.013ns (16.462%)  route 10.215ns (83.538%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 15.153 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.805    11.588    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/D
    SLICE_X46Y65         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.507    15.153    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/WCLK
    SLICE_X46Y65         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.641    
                         clock uncertainty           -0.152    15.489    
    SLICE_X46Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.769    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 2.013ns (16.462%)  route 10.215ns (83.538%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 15.154 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.805    11.587    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/D
    SLICE_X46Y64         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.508    15.154    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/WCLK
    SLICE_X46Y64         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.642    
                         clock uncertainty           -0.152    15.490    
    SLICE_X46Y64         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.770    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.199ns  (logic 1.556ns (12.755%)  route 10.643ns (87.245%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.032     7.710    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X2Y40                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_24/I2
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.834 f  cpu/sccpu/cpu_ref/p_1_out__1_i_24/O
                         net (fo=5, routed)           1.865     9.699    cpu/sccpu/cpu_ref/current_out_reg[13]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_19/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.849 r  cpu/sccpu/cpu_ref/dram_inst_i_19/O
                         net (fo=33, routed)          1.709    11.558    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/D
    SLICE_X60Y49         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.675    15.321    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/WCLK
    SLICE_X60Y49         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.496    15.817    
                         clock uncertainty           -0.152    15.665    
    SLICE_X60Y49         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.922    14.743    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 1.556ns (12.954%)  route 10.456ns (87.046%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 15.155 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.186     7.864    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X22Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__1_i_20/I2
    SLICE_X22Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.988 f  cpu/sccpu/cpu_ref/p_1_out__1_i_20/O
                         net (fo=5, routed)           1.022     9.010    cpu/sccpu/cpu_ref/current_out_reg[15]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_17/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  cpu/sccpu/cpu_ref/dram_inst_i_17/O
                         net (fo=33, routed)          2.211    11.371    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/D
    SLICE_X60Y55         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.509    15.155    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/WCLK
    SLICE_X60Y55         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.643    
                         clock uncertainty           -0.152    15.491    
    SLICE_X60Y55         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.928    14.563    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.010ns  (logic 1.556ns (12.956%)  route 10.454ns (87.044%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 15.155 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.186     7.864    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X22Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__1_i_20/I2
    SLICE_X22Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.988 f  cpu/sccpu/cpu_ref/p_1_out__1_i_20/O
                         net (fo=5, routed)           1.022     9.010    cpu/sccpu/cpu_ref/current_out_reg[15]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_17/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  cpu/sccpu/cpu_ref/dram_inst_i_17/O
                         net (fo=33, routed)          2.209    11.369    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/D
    SLICE_X60Y54         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.509    15.155    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/WCLK
    SLICE_X60Y54         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.643    
                         clock uncertainty           -0.152    15.491    
    SLICE_X60Y54         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.928    14.563    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 fall@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.997ns  (logic 1.556ns (12.970%)  route 10.441ns (87.030%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 15.160 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          2.740     7.419    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X3Y36                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_32/I2
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.543 f  cpu/sccpu/cpu_ref/p_1_out__1_i_32/O
                         net (fo=5, routed)           1.658     9.201    cpu/sccpu/cpu_ref/current_out_reg[9]_0
    SLICE_X8Y42                                                       f  cpu/sccpu/cpu_ref/dram_inst_i_23/I1
    SLICE_X8Y42          LUT4 (Prop_lut4_I1_O)        0.150     9.351 r  cpu/sccpu/cpu_ref/dram_inst_i_23/O
                         net (fo=33, routed)          2.006    11.356    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/D
    SLICE_X46Y52         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.514    15.160    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/WCLK
    SLICE_X46Y52         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.648    
                         clock uncertainty           -0.152    15.496    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.924    14.572    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  3.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.195%)  route 0.099ns (34.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.320    cpu/sccpu/c0_Status/current_out_reg[27]_0[0]
    SLICE_X5Y52                                                       r  cpu/sccpu/c0_Status/current_out[4]_i_1__2/I2
    SLICE_X5Y52          LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  cpu/sccpu/c0_Status/current_out[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.275    cpu/sccpu/c0_Status/sta_in[4]
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.152    -0.395    
    SLICE_X5Y52          FDCE (Hold_fdce_C_D)         0.092    -0.303    cpu/sccpu/c0_Status/current_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.603    -0.561    cpu/sccpu/c0_Status/clk_out1
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  cpu/sccpu/c0_Status/current_out_reg[31]/Q
                         net (fo=2, routed)           0.101    -0.332    cpu/sccpu/c0_Status/current_out_reg[27]_0[31]
    SLICE_X7Y54                                                       r  cpu/sccpu/c0_Status/current_out[27]_i_1__1/I0
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.098    -0.234 r  cpu/sccpu/c0_Status/current_out[27]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/sccpu/c0_Status/sta_in[27]
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.874    -0.799    cpu/sccpu/c0_Status/clk_out1
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[27]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.152    -0.409    
    SLICE_X7Y54          FDCE (Hold_fdce_C_D)         0.092    -0.317    cpu/sccpu/c0_Status/current_out_reg[27]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.360%)  route 0.163ns (46.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[4]/Q
                         net (fo=3, routed)           0.163    -0.257    cpu/imem/current_out_reg[31]_20[4]
    SLICE_X4Y52                                                       r  cpu/imem/current_out[0]_i_1__1/I1
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  cpu/imem/current_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.212    cpu/sccpu/c0_Status/D[0]
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.152    -0.395    
    SLICE_X4Y52          FDCE (Hold_fdce_C_D)         0.092    -0.303    cpu/sccpu/c0_Status/current_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.269%)  route 0.151ns (44.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[2]/Q
                         net (fo=4, routed)           0.151    -0.269    cpu/sccpu/c0_Status/current_out_reg[27]_0[2]
    SLICE_X5Y50                                                       r  cpu/sccpu/c0_Status/current_out[6]_i_1__1/I2
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.045    -0.224 r  cpu/sccpu/c0_Status/current_out[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.224    cpu/sccpu/c0_Status/sta_in[6]
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[6]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.152    -0.408    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.092    -0.316    cpu/sccpu/c0_Status/current_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.562    -0.602    seg7/LED_OBUF[1]
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  seg7/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.353    seg7/cnt_reg_n_1_[11]
    SLICE_X29Y71                                                      r  seg7/cnt_reg[8]_i_1/S[3]
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.245 r  seg7/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.245    seg7/cnt_reg[8]_i_1_n_5
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.830    -0.843    seg7/LED_OBUF[1]
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.152    -0.450    
    SLICE_X29Y71         FDCE (Hold_fdce_C_D)         0.105    -0.345    seg7/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.564    -0.600    seg7/LED_OBUF[1]
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  seg7/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.351    seg7/cnt_reg_n_1_[3]
    SLICE_X29Y69                                                      r  seg7/cnt_reg[0]_i_1/S[3]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.243 r  seg7/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.243    seg7/cnt_reg[0]_i_1_n_5
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.832    -0.841    seg7/LED_OBUF[1]
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.152    -0.448    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.105    -0.343    seg7/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.563    -0.601    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  seg7/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.352    seg7/cnt_reg_n_1_[7]
    SLICE_X29Y70                                                      r  seg7/cnt_reg[4]_i_1/S[3]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.244 r  seg7/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.244    seg7/cnt_reg[4]_i_1_n_5
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.831    -0.842    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/C
                         clock pessimism              0.241    -0.601    
                         clock uncertainty            0.152    -0.449    
    SLICE_X29Y70         FDCE (Hold_fdce_C_D)         0.105    -0.344    seg7/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_EPC/current_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/ip/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.667    -0.497    cpu/sccpu/c0_EPC/clk_out1
    SLICE_X6Y39          FDCE                                         r  cpu/sccpu/c0_EPC/current_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.164    -0.333 r  cpu/sccpu/c0_EPC/current_out_reg[1]/Q
                         net (fo=2, routed)           0.147    -0.185    cpu/imem/current_out_reg[31]_19[1]
    SLICE_X7Y39                                                       r  cpu/imem/pc[1]_i_1/I3
    SLICE_X7Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.140 r  cpu/imem/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    cpu/sccpu/ip/D[1]
    SLICE_X7Y39          FDCE                                         r  cpu/sccpu/ip/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.944    -0.729    cpu/sccpu/ip/clk_out1
    SLICE_X7Y39          FDCE                                         r  cpu/sccpu/ip/pc_reg[1]/C
                         clock pessimism              0.246    -0.484    
                         clock uncertainty            0.152    -0.331    
    SLICE_X7Y39          FDCE (Hold_fdce_C_D)         0.091    -0.240    cpu/sccpu/ip/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.562    -0.602    seg7/LED_OBUF[1]
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  seg7/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.356    seg7/cnt_reg_n_1_[12]
    SLICE_X29Y72                                                      r  seg7/cnt_reg[12]_i_1/S[0]
    SLICE_X29Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.241 r  seg7/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.241    seg7/cnt_reg[12]_i_1_n_8
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.829    -0.844    seg7/LED_OBUF[1]
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/C
                         clock pessimism              0.242    -0.602    
                         clock uncertainty            0.152    -0.450    
    SLICE_X29Y72         FDCE (Hold_fdce_C_D)         0.105    -0.345    seg7/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.563    -0.601    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  seg7/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.355    seg7/cnt_reg_n_1_[4]
    SLICE_X29Y70                                                      r  seg7/cnt_reg[4]_i_1/S[0]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.240 r  seg7/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.240    seg7/cnt_reg[4]_i_1_n_8
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.831    -0.842    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/C
                         clock pessimism              0.241    -0.601    
                         clock uncertainty            0.152    -0.449    
    SLICE_X29Y70         FDCE (Hold_fdce_C_D)         0.105    -0.344    seg7/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.455ns  (logic 2.013ns (16.162%)  route 10.442ns (83.838%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 15.147 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          1.032    11.815    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/D
    SLICE_X50Y68         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.501    15.147    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/WCLK
    SLICE_X50Y68         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.635    
                         clock uncertainty           -0.152    15.483    
    SLICE_X50Y68         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.763    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.125ns  (logic 1.556ns (12.833%)  route 10.569ns (87.167%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.032     7.710    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X2Y40                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_24/I2
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.834 f  cpu/sccpu/cpu_ref/p_1_out__1_i_24/O
                         net (fo=5, routed)           1.865     9.699    cpu/sccpu/cpu_ref/current_out_reg[13]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_19/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.849 r  cpu/sccpu/cpu_ref/dram_inst_i_19/O
                         net (fo=33, routed)          1.635    11.485    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/D
    SLICE_X56Y50         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.506    15.152    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/WCLK
    SLICE_X56Y50         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.640    
                         clock uncertainty           -0.152    15.488    
    SLICE_X56Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.922    14.566    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.304ns  (logic 2.013ns (16.361%)  route 10.291ns (83.639%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.880    11.663    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/D
    SLICE_X50Y67         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.503    15.149    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/WCLK
    SLICE_X50Y67         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.637    
                         clock uncertainty           -0.152    15.485    
    SLICE_X50Y67         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.765    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.295ns  (logic 2.013ns (16.372%)  route 10.282ns (83.628%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 15.150 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.872    11.655    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/D
    SLICE_X50Y66         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.504    15.150    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/WCLK
    SLICE_X50Y66         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.638    
                         clock uncertainty           -0.152    15.486    
    SLICE_X50Y66         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.766    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 2.013ns (16.462%)  route 10.215ns (83.538%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 15.153 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.805    11.588    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/D
    SLICE_X46Y65         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.507    15.153    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/WCLK
    SLICE_X46Y65         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.641    
                         clock uncertainty           -0.152    15.489    
    SLICE_X46Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.769    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 2.013ns (16.462%)  route 10.215ns (83.538%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 15.154 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.851     2.728    cpu/imem/irom/U0/a[1]
    SLICE_X6Y19                                                       r  cpu/imem/irom/U0/g10_b18/I1
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  cpu/imem/irom/U0/g10_b18/O
                         net (fo=1, routed)           0.564     3.416    cpu/imem/irom/U0/g10_b18_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/I1
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu/imem/irom/U0/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.540    cpu/imem/irom/U0/spo[18]_INST_0_i_3_n_0
    SLICE_X5Y19                                                       r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/I0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     3.752 r  cpu/imem/irom/U0/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.327    cpu/imem/irom/U0/spo[18]_INST_0_i_1_n_0
    SLICE_X5Y18                                                       r  cpu/imem/irom/U0/spo[18]_INST_0/I2
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.299     4.626 r  cpu/imem/irom/U0/spo[18]_INST_0/O
                         net (fo=121, routed)         2.570     7.196    cpu/sccpu/cpu_ref/spo[2]
    SLICE_X46Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/S
    SLICE_X46Y49         MUXF7 (Prop_muxf7_S_O)       0.314     7.510 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4/O
                         net (fo=2, routed)           1.540     9.050    cpu/sccpu/cpu_ref/cp0_empty_reg[0][31]_i_4_n_1
    SLICE_X24Y49                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/I1
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.298     9.348 r  cpu/sccpu/cpu_ref/cp0_empty[0][31]_i_2/O
                         net (fo=36, routed)          1.311    10.659    cpu/imem/D[22]
    SLICE_X43Y61                                                      r  cpu/imem/dram_inst_i_1/I0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.783 r  cpu/imem/dram_inst_i_1/O
                         net (fo=33, routed)          0.805    11.587    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/D
    SLICE_X46Y64         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.508    15.154    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/WCLK
    SLICE_X46Y64         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.642    
                         clock uncertainty           -0.152    15.490    
    SLICE_X46Y64         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.720    14.770    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.199ns  (logic 1.556ns (12.755%)  route 10.643ns (87.245%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.032     7.710    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X2Y40                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_24/I2
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.834 f  cpu/sccpu/cpu_ref/p_1_out__1_i_24/O
                         net (fo=5, routed)           1.865     9.699    cpu/sccpu/cpu_ref/current_out_reg[13]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_19/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.849 r  cpu/sccpu/cpu_ref/dram_inst_i_19/O
                         net (fo=33, routed)          1.709    11.558    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/D
    SLICE_X60Y49         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.675    15.321    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/WCLK
    SLICE_X60Y49         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.496    15.817    
                         clock uncertainty           -0.152    15.665    
    SLICE_X60Y49         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.922    14.743    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 1.556ns (12.954%)  route 10.456ns (87.046%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 15.155 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.186     7.864    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X22Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__1_i_20/I2
    SLICE_X22Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.988 f  cpu/sccpu/cpu_ref/p_1_out__1_i_20/O
                         net (fo=5, routed)           1.022     9.010    cpu/sccpu/cpu_ref/current_out_reg[15]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_17/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  cpu/sccpu/cpu_ref/dram_inst_i_17/O
                         net (fo=33, routed)          2.211    11.371    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/D
    SLICE_X60Y55         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.509    15.155    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/WCLK
    SLICE_X60Y55         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.643    
                         clock uncertainty           -0.152    15.491    
    SLICE_X60Y55         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.928    14.563    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.010ns  (logic 1.556ns (12.956%)  route 10.454ns (87.044%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 15.155 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          3.186     7.864    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X22Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__1_i_20/I2
    SLICE_X22Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.988 f  cpu/sccpu/cpu_ref/p_1_out__1_i_20/O
                         net (fo=5, routed)           1.022     9.010    cpu/sccpu/cpu_ref/current_out_reg[15]_0
    SLICE_X17Y47                                                      f  cpu/sccpu/cpu_ref/dram_inst_i_17/I1
    SLICE_X17Y47         LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  cpu/sccpu/cpu_ref/dram_inst_i_17/O
                         net (fo=33, routed)          2.209    11.369    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/D
    SLICE_X60Y54         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.509    15.155    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/WCLK
    SLICE_X60Y54         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.643    
                         clock uncertainty           -0.152    15.491    
    SLICE_X60Y54         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.928    14.563    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/I
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 fall@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.997ns  (logic 1.556ns (12.970%)  route 10.441ns (87.030%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 15.160 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         3.068     2.946    cpu/imem/irom/U0/a[1]
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/g5_b17/I1
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.070 r  cpu/imem/irom/U0/g5_b17/O
                         net (fo=1, routed)           0.000     3.070    cpu/imem/irom/U0/g5_b17_n_0
    SLICE_X27Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/I1
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.287 r  cpu/imem/irom/U0/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.667     3.953    cpu/imem/irom/U0/spo[17]_INST_0_i_5_n_0
    SLICE_X26Y16                                                      r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/I1
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.299     4.252 r  cpu/imem/irom/U0/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     4.554    cpu/imem/irom/U0/spo[17]_INST_0_i_2_n_0
    SLICE_X26Y18                                                      r  cpu/imem/irom/U0/spo[17]_INST_0/I4
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  cpu/imem/irom/U0/spo[17]_INST_0/O
                         net (fo=69, routed)          2.740     7.419    cpu/sccpu/cpu_ref/spo[1]
    SLICE_X3Y36                                                       r  cpu/sccpu/cpu_ref/p_1_out__1_i_32/I2
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.543 f  cpu/sccpu/cpu_ref/p_1_out__1_i_32/O
                         net (fo=5, routed)           1.658     9.201    cpu/sccpu/cpu_ref/current_out_reg[9]_0
    SLICE_X8Y42                                                       f  cpu/sccpu/cpu_ref/dram_inst_i_23/I1
    SLICE_X8Y42          LUT4 (Prop_lut4_I1_O)        0.150     9.351 r  cpu/sccpu/cpu_ref/dram_inst_i_23/O
                         net (fo=33, routed)          2.006    11.356    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/D
    SLICE_X46Y52         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.514    15.160    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/WCLK
    SLICE_X46Y52         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.487    15.648    
                         clock uncertainty           -0.152    15.496    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.924    14.572    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  3.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.195%)  route 0.099ns (34.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.320    cpu/sccpu/c0_Status/current_out_reg[27]_0[0]
    SLICE_X5Y52                                                       r  cpu/sccpu/c0_Status/current_out[4]_i_1__2/I2
    SLICE_X5Y52          LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  cpu/sccpu/c0_Status/current_out[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.275    cpu/sccpu/c0_Status/sta_in[4]
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.152    -0.395    
    SLICE_X5Y52          FDCE (Hold_fdce_C_D)         0.092    -0.303    cpu/sccpu/c0_Status/current_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.603    -0.561    cpu/sccpu/c0_Status/clk_out1
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  cpu/sccpu/c0_Status/current_out_reg[31]/Q
                         net (fo=2, routed)           0.101    -0.332    cpu/sccpu/c0_Status/current_out_reg[27]_0[31]
    SLICE_X7Y54                                                       r  cpu/sccpu/c0_Status/current_out[27]_i_1__1/I0
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.098    -0.234 r  cpu/sccpu/c0_Status/current_out[27]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/sccpu/c0_Status/sta_in[27]
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.874    -0.799    cpu/sccpu/c0_Status/clk_out1
    SLICE_X7Y54          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[27]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.152    -0.409    
    SLICE_X7Y54          FDCE (Hold_fdce_C_D)         0.092    -0.317    cpu/sccpu/c0_Status/current_out_reg[27]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.360%)  route 0.163ns (46.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[4]/Q
                         net (fo=3, routed)           0.163    -0.257    cpu/imem/current_out_reg[31]_20[4]
    SLICE_X4Y52                                                       r  cpu/imem/current_out[0]_i_1__1/I1
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  cpu/imem/current_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.212    cpu/sccpu/c0_Status/D[0]
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X4Y52          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[0]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.152    -0.395    
    SLICE_X4Y52          FDCE (Hold_fdce_C_D)         0.092    -0.303    cpu/sccpu/c0_Status/current_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_Status/current_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/c0_Status/current_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.269%)  route 0.151ns (44.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.604    -0.560    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  cpu/sccpu/c0_Status/current_out_reg[2]/Q
                         net (fo=4, routed)           0.151    -0.269    cpu/sccpu/c0_Status/current_out_reg[27]_0[2]
    SLICE_X5Y50                                                       r  cpu/sccpu/c0_Status/current_out[6]_i_1__1/I2
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.045    -0.224 r  cpu/sccpu/c0_Status/current_out[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.224    cpu/sccpu/c0_Status/sta_in[6]
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.875    -0.798    cpu/sccpu/c0_Status/clk_out1
    SLICE_X5Y50          FDCE                                         r  cpu/sccpu/c0_Status/current_out_reg[6]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.152    -0.408    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.092    -0.316    cpu/sccpu/c0_Status/current_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.562    -0.602    seg7/LED_OBUF[1]
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  seg7/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.353    seg7/cnt_reg_n_1_[11]
    SLICE_X29Y71                                                      r  seg7/cnt_reg[8]_i_1/S[3]
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.245 r  seg7/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.245    seg7/cnt_reg[8]_i_1_n_5
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.830    -0.843    seg7/LED_OBUF[1]
    SLICE_X29Y71         FDCE                                         r  seg7/cnt_reg[11]/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.152    -0.450    
    SLICE_X29Y71         FDCE (Hold_fdce_C_D)         0.105    -0.345    seg7/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.564    -0.600    seg7/LED_OBUF[1]
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  seg7/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.351    seg7/cnt_reg_n_1_[3]
    SLICE_X29Y69                                                      r  seg7/cnt_reg[0]_i_1/S[3]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.243 r  seg7/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.243    seg7/cnt_reg[0]_i_1_n_5
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.832    -0.841    seg7/LED_OBUF[1]
    SLICE_X29Y69         FDCE                                         r  seg7/cnt_reg[3]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.152    -0.448    
    SLICE_X29Y69         FDCE (Hold_fdce_C_D)         0.105    -0.343    seg7/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.563    -0.601    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  seg7/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.352    seg7/cnt_reg_n_1_[7]
    SLICE_X29Y70                                                      r  seg7/cnt_reg[4]_i_1/S[3]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.244 r  seg7/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.244    seg7/cnt_reg[4]_i_1_n_5
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.831    -0.842    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[7]/C
                         clock pessimism              0.241    -0.601    
                         clock uncertainty            0.152    -0.449    
    SLICE_X29Y70         FDCE (Hold_fdce_C_D)         0.105    -0.344    seg7/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/sccpu/c0_EPC/current_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/ip/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.667    -0.497    cpu/sccpu/c0_EPC/clk_out1
    SLICE_X6Y39          FDCE                                         r  cpu/sccpu/c0_EPC/current_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.164    -0.333 r  cpu/sccpu/c0_EPC/current_out_reg[1]/Q
                         net (fo=2, routed)           0.147    -0.185    cpu/imem/current_out_reg[31]_19[1]
    SLICE_X7Y39                                                       r  cpu/imem/pc[1]_i_1/I3
    SLICE_X7Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.140 r  cpu/imem/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    cpu/sccpu/ip/D[1]
    SLICE_X7Y39          FDCE                                         r  cpu/sccpu/ip/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.944    -0.729    cpu/sccpu/ip/clk_out1
    SLICE_X7Y39          FDCE                                         r  cpu/sccpu/ip/pc_reg[1]/C
                         clock pessimism              0.246    -0.484    
                         clock uncertainty            0.152    -0.331    
    SLICE_X7Y39          FDCE (Hold_fdce_C_D)         0.091    -0.240    cpu/sccpu/ip/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.562    -0.602    seg7/LED_OBUF[1]
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  seg7/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.356    seg7/cnt_reg_n_1_[12]
    SLICE_X29Y72                                                      r  seg7/cnt_reg[12]_i_1/S[0]
    SLICE_X29Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.241 r  seg7/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.241    seg7/cnt_reg[12]_i_1_n_8
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.829    -0.844    seg7/LED_OBUF[1]
    SLICE_X29Y72         FDCE                                         r  seg7/cnt_reg[12]/C
                         clock pessimism              0.242    -0.602    
                         clock uncertainty            0.152    -0.450    
    SLICE_X29Y72         FDCE (Hold_fdce_C_D)         0.105    -0.345    seg7/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 seg7/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            seg7/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.563    -0.601    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  seg7/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.355    seg7/cnt_reg_n_1_[4]
    SLICE_X29Y70                                                      r  seg7/cnt_reg[4]_i_1/S[0]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.240 r  seg7/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.240    seg7/cnt_reg[4]_i_1_n_8
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.831    -0.842    seg7/LED_OBUF[1]
    SLICE_X29Y70         FDCE                                         r  seg7/cnt_reg[4]/C
                         clock pessimism              0.241    -0.601    
                         clock uncertainty            0.152    -0.449    
    SLICE_X29Y70         FDCE (Hold_fdce_C_D)         0.105    -0.344    seg7/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.104    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.353ns  (logic 4.641ns (19.875%)  route 18.711ns (80.125%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[6]/G
    SLICE_X50Y36         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  cpu/sccpu/al_unit/r_reg[6]/Q
                         net (fo=1027, routed)       11.275    11.900    cpu/sccpu/al_unit/Q[6]
    SLICE_X19Y43                                                      f  cpu/sccpu/al_unit/LED_OBUF[0]_inst_i_6/I3
    SLICE_X19Y43         LUT4 (Prop_lut4_I3_O)        0.124    12.024 f  cpu/sccpu/al_unit/LED_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.665    12.689    cpu/sccpu/al_unit/LED_OBUF[0]_inst_i_6_n_1
    SLICE_X19Y43                                                      f  cpu/sccpu/al_unit/LED_OBUF[0]_inst_i_4/I0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.813 f  cpu/sccpu/al_unit/LED_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.618    13.431    cpu/sccpu/al_unit/LED_OBUF[0]_inst_i_4_n_1
    SLICE_X19Y44                                                      f  cpu/sccpu/al_unit/LED_OBUF[0]_inst_i_2/I5
    SLICE_X19Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.555 r  cpu/sccpu/al_unit/LED_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.797    14.352    cpu/sccpu/al_unit/LED_OBUF[0]_inst_i_2_n_1
    SLICE_X19Y44                                                      r  cpu/sccpu/al_unit/LED_OBUF[0]_inst_i_1/I0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124    14.476 r  cpu/sccpu/al_unit/LED_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          5.356    19.832    LED_OBUF[0]
    H17                                                               r  LED_OBUF[0]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         3.520    23.353 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.353    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.632ns  (logic 4.328ns (44.931%)  route 5.304ns (55.069%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[2]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  seg7/seg7_addr_reg[2]/Q
                         net (fo=13, routed)          0.854     1.310    seg7/seg7_addr[2]
    SLICE_X32Y72                                                      f  seg7/o_sel_OBUF[6]_inst_i_1/I1
    SLICE_X32Y72         LUT3 (Prop_lut3_I1_O)        0.152     1.462 r  seg7/o_sel_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.450     5.912    o_sel_OBUF[6]
    K2                                                                r  o_sel_OBUF[6]_inst/I
    K2                   OBUF (Prop_obuf_I_O)         3.720     9.632 r  o_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.632    o_sel[6]
    K2                                                                r  o_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.224ns  (logic 4.362ns (47.288%)  route 4.862ns (52.712%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[0]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  seg7/seg7_addr_reg[0]/Q
                         net (fo=19, routed)          1.318     1.774    seg7/seg7_addr[0]
    SLICE_X14Y72                                                      f  seg7/o_sel_OBUF[3]_inst_i_1/I1
    SLICE_X14Y72         LUT3 (Prop_lut3_I1_O)        0.150     1.924 r  seg7/o_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.544     5.468    o_sel_OBUF[3]
    J14                                                               r  o_sel_OBUF[3]_inst/I
    J14                  OBUF (Prop_obuf_I_O)         3.756     9.224 r  o_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.224    o_sel[3]
    J14                                                               r  o_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.789ns  (logic 4.116ns (46.828%)  route 4.673ns (53.172%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[0]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  seg7/seg7_addr_reg[0]/Q
                         net (fo=19, routed)          1.458     1.914    seg7/seg7_addr[0]
    SLICE_X14Y70                                                      f  seg7/o_sel_OBUF[1]_inst_i_1/I2
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.124     2.038 r  seg7/o_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.215     5.253    o_sel_OBUF[1]
    J18                                                               r  o_sel_OBUF[1]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         3.536     8.789 r  o_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.789    o_sel[1]
    J18                                                               r  o_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.588ns  (logic 4.352ns (50.670%)  route 4.236ns (49.330%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[0]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg7/seg7_addr_reg[0]/Q
                         net (fo=19, routed)          0.907     1.363    seg7/seg7_addr[0]
    SLICE_X28Y72                                                      r  seg7/o_sel_OBUF[0]_inst_i_1/I2
    SLICE_X28Y72         LUT3 (Prop_lut3_I2_O)        0.152     1.515 r  seg7/o_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.329     4.844    o_sel_OBUF[0]
    J17                                                               r  o_sel_OBUF[0]_inst/I
    J17                  OBUF (Prop_obuf_I_O)         3.744     8.588 r  o_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.588    o_sel[0]
    J17                                                               r  o_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.567ns  (logic 4.363ns (50.932%)  route 4.204ns (49.068%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[0]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  seg7/seg7_addr_reg[0]/Q
                         net (fo=19, routed)          1.458     1.914    seg7/seg7_addr[0]
    SLICE_X14Y70                                                      f  seg7/o_sel_OBUF[7]_inst_i_1/I1
    SLICE_X14Y70         LUT3 (Prop_lut3_I1_O)        0.150     2.064 r  seg7/o_sel_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.745     4.810    o_sel_OBUF[7]
    U13                                                               r  o_sel_OBUF[7]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         3.757     8.567 r  o_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.567    o_sel[7]
    U13                                                               r  o_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.286ns  (logic 4.154ns (50.135%)  route 4.132ns (49.865%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[0]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg7/seg7_addr_reg[0]/Q
                         net (fo=19, routed)          1.318     1.774    seg7/seg7_addr[0]
    SLICE_X14Y72                                                      r  seg7/o_sel_OBUF[2]_inst_i_1/I1
    SLICE_X14Y72         LUT3 (Prop_lut3_I1_O)        0.124     1.898 r  seg7/o_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.814     4.712    o_sel_OBUF[2]
    T9                                                                r  o_sel_OBUF[2]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.286 r  o_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.286    o_sel[2]
    T9                                                                r  o_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 4.130ns (52.982%)  route 3.665ns (47.018%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[2]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  seg7/seg7_addr_reg[2]/Q
                         net (fo=13, routed)          0.854     1.310    seg7/seg7_addr[2]
    SLICE_X32Y72                                                      f  seg7/o_sel_OBUF[4]_inst_i_1/I2
    SLICE_X32Y72         LUT3 (Prop_lut3_I2_O)        0.124     1.434 r  seg7/o_sel_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.811     4.245    o_sel_OBUF[4]
    P14                                                               r  o_sel_OBUF[4]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         3.550     7.795 r  o_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.795    o_sel[4]
    P14                                                               r  o_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.674ns  (logic 4.362ns (56.838%)  route 3.312ns (43.162%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[0]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  seg7/seg7_addr_reg[0]/Q
                         net (fo=19, routed)          0.915     1.371    seg7/seg7_addr[0]
    SLICE_X28Y72                                                      f  seg7/o_sel_OBUF[5]_inst_i_1/I1
    SLICE_X28Y72         LUT3 (Prop_lut3_I1_O)        0.152     1.523 r  seg7/o_sel_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.397     3.920    o_sel_OBUF[5]
    T14                                                               r  o_sel_OBUF[5]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         3.754     7.674 r  o_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.674    o_sel[5]
    T14                                                               r  o_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            seg7/seg7_addr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 1.631ns (23.489%)  route 5.313ns (76.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)        1.302     6.944    seg7/reset
    SLICE_X28Y72         FDCE                                         f  seg7/seg7_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7/seg7_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.541%)  route 0.197ns (51.459%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[1]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg7/seg7_addr_reg[1]/Q
                         net (fo=18, routed)          0.197     0.338    seg7/seg7_addr[1]
    SLICE_X28Y72                                                      r  seg7/seg7_addr[2]_i_1/I0
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  seg7/seg7_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    seg7/seg7_addr[2]_i_1_n_1
    SLICE_X28Y72         FDCE                                         r  seg7/seg7_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7/seg7_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.196%)  route 0.208ns (52.804%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[1]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg7/seg7_addr_reg[1]/Q
                         net (fo=18, routed)          0.208     0.349    seg7/seg7_addr[1]
    SLICE_X28Y72                                                      r  seg7/seg7_addr[1]_i_1/I1
    SLICE_X28Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.394 r  seg7/seg7_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    seg7/p_0_in[1]
    SLICE_X28Y72         FDCE                                         r  seg7/seg7_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7/seg7_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.068%)  route 0.267ns (58.932%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[0]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seg7/seg7_addr_reg[0]/Q
                         net (fo=19, routed)          0.267     0.408    seg7/seg7_addr[0]
    SLICE_X28Y72                                                      f  seg7/seg7_addr[0]_i_1/I0
    SLICE_X28Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.453 r  seg7/seg7_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.453    seg7/p_0_in[0]
    SLICE_X28Y72         FDCE                                         r  seg7/seg7_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/addsub/negative_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/sccpu/al_unit/zero_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.248ns (35.220%)  route 0.456ns (64.780%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/addsub/negative_reg/G
    SLICE_X35Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/addsub/negative_reg/Q
                         net (fo=1, routed)           0.143     0.301    cpu/imem/zero_add
    SLICE_X35Y34                                                      r  cpu/imem/zero_reg_i_8/I4
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.346 r  cpu/imem/zero_reg_i_8/O
                         net (fo=1, routed)           0.135     0.481    cpu/imem/zero_reg_i_8_n_1
    SLICE_X35Y34                                                      r  cpu/imem/zero_reg_i_1/I5
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.526 r  cpu/imem/zero_reg_i_1/O
                         net (fo=1, routed)           0.178     0.704    cpu/sccpu/al_unit/array_reg_reg[25][31]
    SLICE_X28Y34         LDCE                                         r  cpu/sccpu/al_unit/zero_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.497ns (60.819%)  route 0.965ns (39.181%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[1]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg7/seg7_addr_reg[1]/Q
                         net (fo=18, routed)          0.208     0.349    seg7/seg7_addr[1]
    SLICE_X28Y72                                                      r  seg7/o_sel_OBUF[5]_inst_i_1/I2
    SLICE_X28Y72         LUT3 (Prop_lut3_I2_O)        0.042     0.391 r  seg7/o_sel_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.756     1.148    o_sel_OBUF[5]
    T14                                                               r  o_sel_OBUF[5]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         1.314     2.462 r  o_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.462    o_sel[5]
    T14                                                               r  o_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.437ns (55.401%)  route 1.157ns (44.599%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[0]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg7/seg7_addr_reg[0]/Q
                         net (fo=19, routed)          0.247     0.388    seg7/seg7_addr[0]
    SLICE_X32Y72                                                      r  seg7/o_sel_OBUF[4]_inst_i_1/I1
    SLICE_X32Y72         LUT3 (Prop_lut3_I1_O)        0.045     0.433 r  seg7/o_sel_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.909     1.343    o_sel_OBUF[4]
    P14                                                               r  o_sel_OBUF[4]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.593 r  o_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.593    o_sel[4]
    P14                                                               r  o_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            seg7/seg7_addr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 0.320ns (11.861%)  route 2.375ns (88.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.830     2.104    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.149 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)        0.545     2.694    seg7/reset
    SLICE_X28Y72         FDCE                                         f  seg7/seg7_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            seg7/seg7_addr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 0.320ns (11.861%)  route 2.375ns (88.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.830     2.104    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.149 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)        0.545     2.694    seg7/reset
    SLICE_X28Y72         FDCE                                         f  seg7/seg7_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            seg7/seg7_addr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 0.320ns (11.861%)  route 2.375ns (88.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.830     2.104    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.149 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)        0.545     2.694    seg7/reset
    SLICE_X28Y72         FDCE                                         f  seg7/seg7_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.461ns (53.891%)  route 1.250ns (46.109%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE                         0.000     0.000 r  seg7/seg7_addr_reg[2]/C
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg7/seg7_addr_reg[2]/Q
                         net (fo=13, routed)          0.377     0.518    seg7/seg7_addr[2]
    SLICE_X14Y72                                                      r  seg7/o_sel_OBUF[2]_inst_i_1/I0
    SLICE_X14Y72         LUT3 (Prop_lut3_I0_O)        0.045     0.563 r  seg7/o_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.873     1.436    o_sel_OBUF[2]
    T9                                                                r  o_sel_OBUF[2]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.711 r  o_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.711    o_sel[2]
    T9                                                                r  o_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        159.955ns  (logic 60.885ns (38.064%)  route 99.070ns (61.936%))
  Logic Levels:           322  (CARRY4=281 LUT1=2 LUT3=14 LUT4=2 LUT5=18 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   154.592 r  cpu/sccpu/al_unit/r_reg[20]_i_9/O[0]
                         net (fo=1, routed)           0.816   155.408    cpu/imem/r1[16]
    SLICE_X42Y37                                                      r  cpu/imem/r_reg[17]_i_10/I4
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.295   155.703 r  cpu/imem/r_reg[17]_i_10/O
                         net (fo=1, routed)           1.168   156.871    cpu/imem/r_reg[17]_i_10_n_1
    SLICE_X38Y30                                                      r  cpu/imem/r_reg[17]_i_3/I5
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124   156.995 r  cpu/imem/r_reg[17]_i_3/O
                         net (fo=1, routed)           0.858   157.852    cpu/imem/r_reg[17]_i_3_n_1
    SLICE_X31Y30                                                      r  cpu/imem/r_reg[17]_i_1/I4
    SLICE_X31Y30         LUT5 (Prop_lut5_I4_O)        0.124   157.976 r  cpu/imem/r_reg[17]_i_1/O
                         net (fo=1, routed)           1.338   159.314    cpu/sccpu/al_unit/p_1_out__2_8[17]
    SLICE_X24Y41         LDCE                                         r  cpu/sccpu/al_unit/r_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        159.283ns  (logic 61.112ns (38.367%)  route 98.171ns (61.633%))
  Logic Levels:           324  (CARRY4=284 LUT1=2 LUT3=14 LUT4=2 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.607 r  cpu/sccpu/al_unit/r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000   154.607    cpu/sccpu/al_unit/r_reg[23]_i_14_n_1
    SLICE_X42Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_9/CI
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.724 r  cpu/sccpu/al_unit/r_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.724    cpu/sccpu/al_unit/r_reg[28]_i_9_n_1
    SLICE_X42Y45                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_14/CI
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   154.943 r  cpu/sccpu/al_unit/r_reg[31]_i_14/O[0]
                         net (fo=1, routed)           1.006   155.949    cpu/imem/r1[28]
    SLICE_X43Y40                                                      r  cpu/imem/r_reg[29]_i_3/I4
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.295   156.244 r  cpu/imem/r_reg[29]_i_3/O
                         net (fo=1, routed)           1.097   157.341    cpu/imem/r_reg[29]_i_3_n_1
    SLICE_X34Y40                                                      r  cpu/imem/r_reg[29]_i_1/I4
    SLICE_X34Y40         LUT6 (Prop_lut6_I4_O)        0.124   157.465 r  cpu/imem/r_reg[29]_i_1/O
                         net (fo=1, routed)           1.177   158.642    cpu/sccpu/al_unit/p_1_out__2_8[29]
    SLICE_X24Y43         LDCE                                         r  cpu/sccpu/al_unit/r_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        159.225ns  (logic 60.876ns (38.233%)  route 98.349ns (61.767%))
  Logic Levels:           321  (CARRY4=280 LUT1=2 LUT3=14 LUT4=2 LUT5=18 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.571 r  cpu/sccpu/al_unit/r_reg[15]_i_6/O[3]
                         net (fo=1, routed)           0.928   155.498    cpu/imem/r1[15]
    SLICE_X42Y37                                                      r  cpu/imem/r_reg[16]_i_10/I4
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.307   155.805 r  cpu/imem/r_reg[16]_i_10/O
                         net (fo=1, routed)           0.498   156.303    cpu/imem/r_reg[16]_i_10_n_1
    SLICE_X41Y32                                                      r  cpu/imem/r_reg[16]_i_3/I5
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124   156.427 r  cpu/imem/r_reg[16]_i_3/O
                         net (fo=1, routed)           0.665   157.093    cpu/imem/r_reg[16]_i_3_n_1
    SLICE_X41Y32                                                      r  cpu/imem/r_reg[16]_i_1/I4
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.124   157.217 r  cpu/imem/r_reg[16]_i_1/O
                         net (fo=1, routed)           1.367   158.584    cpu/sccpu/al_unit/p_1_out__2_8[16]
    SLICE_X24Y40         LDCE                                         r  cpu/sccpu/al_unit/r_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        159.197ns  (logic 61.138ns (38.404%)  route 98.060ns (61.596%))
  Logic Levels:           324  (CARRY4=284 LUT1=2 LUT3=14 LUT4=2 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.607 r  cpu/sccpu/al_unit/r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000   154.607    cpu/sccpu/al_unit/r_reg[23]_i_14_n_1
    SLICE_X42Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_9/CI
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.724 r  cpu/sccpu/al_unit/r_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.724    cpu/sccpu/al_unit/r_reg[28]_i_9_n_1
    SLICE_X42Y45                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_14/CI
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   154.963 r  cpu/sccpu/al_unit/r_reg[31]_i_14/O[2]
                         net (fo=1, routed)           1.022   155.985    cpu/imem/r1[30]
    SLICE_X43Y40                                                      r  cpu/imem/r_reg[31]_i_4/I4
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.301   156.286 r  cpu/imem/r_reg[31]_i_4/O
                         net (fo=1, routed)           0.987   157.273    cpu/imem/r_reg[31]_i_4_n_1
    SLICE_X36Y40                                                      r  cpu/imem/r_reg[31]_i_1/I4
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124   157.397 r  cpu/imem/r_reg[31]_i_1/O
                         net (fo=1, routed)           1.160   158.557    cpu/sccpu/al_unit/p_1_out__2_8[31]
    SLICE_X18Y39         LDCE                                         r  cpu/sccpu/al_unit/r_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        159.150ns  (logic 60.328ns (37.906%)  route 98.822ns (62.094%))
  Logic Levels:           318  (CARRY4=277 LUT1=2 LUT3=14 LUT4=3 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.810   154.029 r  cpu/sccpu/al_unit/r_reg[4]_i_11/O[2]
                         net (fo=1, routed)           0.883   154.911    cpu/imem/r1[2]
    SLICE_X42Y34                                                      r  cpu/imem/r_reg[3]_i_10/I3
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.301   155.212 r  cpu/imem/r_reg[3]_i_10/O
                         net (fo=1, routed)           0.969   156.181    cpu/imem/r_reg[3]_i_10_n_1
    SLICE_X31Y32                                                      r  cpu/imem/r_reg[3]_i_4/I0
    SLICE_X31Y32         LUT6 (Prop_lut6_I0_O)        0.124   156.305 r  cpu/imem/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.799   157.105    cpu/imem/r_reg[3]_i_4_n_1
    SLICE_X31Y31                                                      r  cpu/imem/r_reg[3]_i_1/I3
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.124   157.229 r  cpu/imem/r_reg[3]_i_1/O
                         net (fo=1, routed)           1.280   158.509    cpu/sccpu/al_unit/p_1_out__2_8[3]
    SLICE_X31Y36         LDCE                                         r  cpu/sccpu/al_unit/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        158.976ns  (logic 61.000ns (38.371%)  route 97.976ns (61.629%))
  Logic Levels:           322  (CARRY4=281 LUT1=2 LUT3=14 LUT4=2 LUT5=18 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   154.696 r  cpu/sccpu/al_unit/r_reg[20]_i_9/O[1]
                         net (fo=1, routed)           0.651   155.347    cpu/imem/r1[17]
    SLICE_X44Y39                                                      r  cpu/imem/r_reg[18]_i_10/I4
    SLICE_X44Y39         LUT6 (Prop_lut6_I4_O)        0.306   155.653 r  cpu/imem/r_reg[18]_i_10/O
                         net (fo=1, routed)           0.929   156.582    cpu/imem/r_reg[18]_i_10_n_1
    SLICE_X41Y32                                                      r  cpu/imem/r_reg[18]_i_3/I5
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124   156.706 r  cpu/imem/r_reg[18]_i_3/O
                         net (fo=1, routed)           0.154   156.860    cpu/imem/r_reg[18]_i_3_n_1
    SLICE_X41Y32                                                      r  cpu/imem/r_reg[18]_i_1/I4
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.124   156.984 r  cpu/imem/r_reg[18]_i_1/O
                         net (fo=1, routed)           1.351   158.335    cpu/sccpu/al_unit/p_1_out__2_8[18]
    SLICE_X24Y40         LDCE                                         r  cpu/sccpu/al_unit/r_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        158.745ns  (logic 60.995ns (38.423%)  route 97.750ns (61.577%))
  Logic Levels:           323  (CARRY4=283 LUT1=2 LUT3=14 LUT4=2 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.607 r  cpu/sccpu/al_unit/r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000   154.607    cpu/sccpu/al_unit/r_reg[23]_i_14_n_1
    SLICE_X42Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_9/CI
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   154.826 r  cpu/sccpu/al_unit/r_reg[28]_i_9/O[0]
                         net (fo=1, routed)           1.145   155.971    cpu/imem/r1[24]
    SLICE_X43Y40                                                      r  cpu/imem/r_reg[25]_i_3/I4
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.295   156.266 r  cpu/imem/r_reg[25]_i_3/O
                         net (fo=1, routed)           0.639   156.905    cpu/imem/r_reg[25]_i_3_n_1
    SLICE_X36Y36                                                      r  cpu/imem/r_reg[25]_i_1/I4
    SLICE_X36Y36         LUT6 (Prop_lut6_I4_O)        0.124   157.029 r  cpu/imem/r_reg[25]_i_1/O
                         net (fo=1, routed)           1.075   158.104    cpu/sccpu/al_unit/p_1_out__2_8[25]
    SLICE_X22Y45         LDCE                                         r  cpu/sccpu/al_unit/r_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        158.674ns  (logic 61.103ns (38.509%)  route 97.571ns (61.491%))
  Logic Levels:           323  (CARRY4=283 LUT1=2 LUT3=14 LUT4=2 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.607 r  cpu/sccpu/al_unit/r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000   154.607    cpu/sccpu/al_unit/r_reg[23]_i_14_n_1
    SLICE_X42Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_9/CI
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.922 r  cpu/sccpu/al_unit/r_reg[28]_i_9/O[3]
                         net (fo=1, routed)           0.505   155.427    cpu/imem/r1[27]
    SLICE_X43Y39                                                      r  cpu/imem/r_reg[28]_i_3/I4
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.307   155.734 r  cpu/imem/r_reg[28]_i_3/O
                         net (fo=1, routed)           0.831   156.565    cpu/imem/r_reg[28]_i_3_n_1
    SLICE_X35Y38                                                      r  cpu/imem/r_reg[28]_i_1/I4
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.124   156.689 r  cpu/imem/r_reg[28]_i_1/O
                         net (fo=1, routed)           1.344   158.033    cpu/sccpu/al_unit/p_1_out__2_8[28]
    SLICE_X21Y43         LDCE                                         r  cpu/sccpu/al_unit/r_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        158.630ns  (logic 61.145ns (38.546%)  route 97.485ns (61.454%))
  Logic Levels:           324  (CARRY4=283 LUT1=2 LUT3=14 LUT4=2 LUT5=18 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.607 r  cpu/sccpu/al_unit/r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000   154.607    cpu/sccpu/al_unit/r_reg[23]_i_14_n_1
    SLICE_X42Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_9/CI
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   154.846 r  cpu/sccpu/al_unit/r_reg[28]_i_9/O[2]
                         net (fo=1, routed)           0.772   155.618    cpu/imem/r1[26]
    SLICE_X43Y40                                                      r  cpu/imem/r_reg[27]_i_15/I4
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.301   155.919 r  cpu/imem/r_reg[27]_i_15/O
                         net (fo=1, routed)           0.602   156.521    cpu/imem/r_reg[27]_i_15_n_1
    SLICE_X35Y39                                                      r  cpu/imem/r_reg[27]_i_4/I5
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   156.645 r  cpu/imem/r_reg[27]_i_4/O
                         net (fo=1, routed)           0.293   156.938    cpu/imem/r_reg[27]_i_4_n_1
    SLICE_X35Y37                                                      r  cpu/imem/r_reg[27]_i_1/I4
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.124   157.062 r  cpu/imem/r_reg[27]_i_1/O
                         net (fo=1, routed)           0.927   157.989    cpu/sccpu/al_unit/p_1_out__2_8[27]
    SLICE_X24Y39         LDCE                                         r  cpu/sccpu/al_unit/r_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        158.611ns  (logic 60.993ns (38.454%)  route 97.618ns (61.546%))
  Logic Levels:           322  (CARRY4=282 LUT1=2 LUT3=14 LUT4=2 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   154.813 r  cpu/sccpu/al_unit/r_reg[23]_i_14/O[1]
                         net (fo=1, routed)           1.147   155.960    cpu/imem/r1[21]
    SLICE_X43Y39                                                      r  cpu/imem/r_reg[22]_i_3/I4
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.306   156.266 r  cpu/imem/r_reg[22]_i_3/O
                         net (fo=1, routed)           0.619   156.885    cpu/imem/r_reg[22]_i_3_n_1
    SLICE_X36Y35                                                      r  cpu/imem/r_reg[22]_i_1/I4
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124   157.009 r  cpu/imem/r_reg[22]_i_1/O
                         net (fo=1, routed)           0.961   157.970    cpu/sccpu/al_unit/p_1_out__2_8[22]
    SLICE_X30Y36         LDCE                                         r  cpu/sccpu/al_unit/r_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK65/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.262ns (50.194%)  route 1.252ns (49.806%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.753    -0.410    LED_OBUF[1]
    K15                                                               r  LED_OBUF[1]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         1.236     0.826 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.826    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.614ns  (logic 0.424ns (26.277%)  route 1.190ns (73.723%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.639    -0.525    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X26Y44         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/Q
                         net (fo=2, routed)           0.154    -0.230    cpu/sccpu/cpu_ref/array_reg_reg[10]_9[30]
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_161/I1
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.185 r  cpu/sccpu/cpu_ref/p_1_out__0_i_161/O
                         net (fo=1, routed)           0.000    -0.185    cpu/sccpu/cpu_ref/p_1_out__0_i_161_n_1
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_68/I0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.123 r  cpu/sccpu/cpu_ref/p_1_out__0_i_68/O
                         net (fo=2, routed)           0.000    -0.123    cpu/sccpu/cpu_ref/p_1_out__0_i_68_n_1
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_20/I1
    SLICE_X24Y45         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.104 r  cpu/sccpu/cpu_ref/p_1_out__0_i_20/O
                         net (fo=2, routed)           0.137     0.033    cpu/sccpu/cpu_ref/p_1_out__0_i_20_n_1
    SLICE_X23Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_3/I0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.112     0.145 r  cpu/sccpu/cpu_ref/p_1_out__0_i_3/O
                         net (fo=31, routed)          0.512     0.657    cpu/imem/array_reg_reg[25][31][22]
    SLICE_X28Y35                                                      r  cpu/imem/r_reg[0]_i_1/I2
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.045     0.702 r  cpu/imem/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.387     1.089    cpu/sccpu/al_unit/p_1_out__2_8[0]
    SLICE_X24Y36         LDCE                                         r  cpu/sccpu/al_unit/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/addsub/negative_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 0.616ns (36.247%)  route 1.083ns (63.753%))
  Logic Levels:           6  (CARRY4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.639    -0.525    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X26Y44         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/Q
                         net (fo=2, routed)           0.154    -0.230    cpu/sccpu/cpu_ref/array_reg_reg[10]_9[30]
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_161/I1
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.185 r  cpu/sccpu/cpu_ref/p_1_out__0_i_161/O
                         net (fo=1, routed)           0.000    -0.185    cpu/sccpu/cpu_ref/p_1_out__0_i_161_n_1
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_68/I0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.123 r  cpu/sccpu/cpu_ref/p_1_out__0_i_68/O
                         net (fo=2, routed)           0.000    -0.123    cpu/sccpu/cpu_ref/p_1_out__0_i_68_n_1
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_20/I1
    SLICE_X24Y45         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.104 r  cpu/sccpu/cpu_ref/p_1_out__0_i_20/O
                         net (fo=2, routed)           0.137     0.033    cpu/sccpu/cpu_ref/p_1_out__0_i_20_n_1
    SLICE_X23Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_3/I0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.112     0.145 r  cpu/sccpu/cpu_ref/p_1_out__0_i_3/O
                         net (fo=31, routed)          0.420     0.565    cpu/sccpu/cpu_ref/B[11]
    SLICE_X32Y41                                                      r  cpu/sccpu/cpu_ref/negative_reg_i_3/DI[2]
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.692 r  cpu/sccpu/cpu_ref/negative_reg_i_3/O[3]
                         net (fo=1, routed)           0.117     0.809    cpu/sccpu/cpu_ref/negative_reg_i_3_n_5
    SLICE_X34Y40                                                      r  cpu/sccpu/cpu_ref/negative_reg_i_1/I0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.110     0.919 r  cpu/sccpu/cpu_ref/negative_reg_i_1/O
                         net (fo=2, routed)           0.256     1.175    cpu/sccpu/al_unit/addsub/array_reg_reg[25][30][0]
    SLICE_X35Y36         LDCE                                         r  cpu/sccpu/al_unit/addsub/negative_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 0.469ns (25.437%)  route 1.375ns (74.563%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.639    -0.525    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X26Y44         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/Q
                         net (fo=2, routed)           0.154    -0.230    cpu/sccpu/cpu_ref/array_reg_reg[10]_9[30]
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_161/I1
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.185 f  cpu/sccpu/cpu_ref/p_1_out__0_i_161/O
                         net (fo=1, routed)           0.000    -0.185    cpu/sccpu/cpu_ref/p_1_out__0_i_161_n_1
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_68/I0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.123 f  cpu/sccpu/cpu_ref/p_1_out__0_i_68/O
                         net (fo=2, routed)           0.000    -0.123    cpu/sccpu/cpu_ref/p_1_out__0_i_68_n_1
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_20/I1
    SLICE_X24Y45         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.104 f  cpu/sccpu/cpu_ref/p_1_out__0_i_20/O
                         net (fo=2, routed)           0.137     0.033    cpu/sccpu/cpu_ref/p_1_out__0_i_20_n_1
    SLICE_X23Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_3/I0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.112     0.145 f  cpu/sccpu/cpu_ref/p_1_out__0_i_3/O
                         net (fo=31, routed)          0.405     0.550    cpu/sccpu/cpu_ref/B[11]
    SLICE_X28Y34                                                      f  cpu/sccpu/cpu_ref/r_reg[1]_i_4/I5
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.595 r  cpu/sccpu/cpu_ref/r_reg[1]_i_4/O
                         net (fo=1, routed)           0.239     0.834    cpu/imem/array_reg_reg[25][26]_1
    SLICE_X30Y31                                                      r  cpu/imem/r_reg[1]_i_1/I3
    SLICE_X30Y31         LUT5 (Prop_lut5_I3_O)        0.045     0.879 r  cpu/imem/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.440     1.319    cpu/sccpu/al_unit/p_1_out__2_8[1]
    SLICE_X24Y36         LDCE                                         r  cpu/sccpu/al_unit/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 0.514ns (26.391%)  route 1.434ns (73.609%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.567    -0.597    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X45Y57         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/sccpu/cpu_ref/array_reg_reg[2][26]/Q
                         net (fo=2, routed)           0.120    -0.336    cpu/sccpu/cpu_ref/array_reg_reg[2]_1[26]
    SLICE_X47Y56                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_177/I5
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  cpu/sccpu/cpu_ref/p_1_out__0_i_177/O
                         net (fo=1, routed)           0.000    -0.291    cpu/sccpu/cpu_ref/p_1_out__0_i_177_n_1
    SLICE_X47Y56                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_92/I0
    SLICE_X47Y56         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.229 r  cpu/sccpu/cpu_ref/p_1_out__0_i_92/O
                         net (fo=2, routed)           0.000    -0.229    cpu/sccpu/cpu_ref/p_1_out__0_i_92_n_1
    SLICE_X47Y56                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_32/I1
    SLICE_X47Y56         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.210 r  cpu/sccpu/cpu_ref/p_1_out__0_i_32/O
                         net (fo=2, routed)           0.239     0.029    cpu/sccpu/cpu_ref/p_1_out__0_1
    SLICE_X44Y55                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_7/I0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.112     0.141 r  cpu/sccpu/cpu_ref/p_1_out__0_i_7/O
                         net (fo=31, routed)          0.557     0.698    cpu/imem/array_reg_reg[25][31][18]
    SLICE_X35Y38                                                      r  cpu/imem/r_reg[26]_i_10/I4
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.743 r  cpu/imem/r_reg[26]_i_10/O
                         net (fo=2, routed)           0.152     0.895    cpu/imem/sccpu/al_unit/Logical[26]
    SLICE_X36Y37                                                      r  cpu/imem/r_reg[26]_i_4/I3
    SLICE_X36Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.940 r  cpu/imem/r_reg[26]_i_4/O
                         net (fo=1, routed)           0.099     1.039    cpu/imem/r_reg[26]_i_4_n_1
    SLICE_X36Y37                                                      r  cpu/imem/r_reg[26]_i_1/I5
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.084 r  cpu/imem/r_reg[26]_i_1/O
                         net (fo=1, routed)           0.267     1.350    cpu/sccpu/al_unit/p_1_out__2_8[26]
    SLICE_X25Y37         LDCE                                         r  cpu/sccpu/al_unit/r_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[13][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 0.503ns (24.566%)  route 1.545ns (75.434%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.566    -0.598    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X49Y54         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[13][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu/sccpu/cpu_ref/array_reg_reg[13][24]/Q
                         net (fo=2, routed)           0.130    -0.327    cpu/sccpu/cpu_ref/array_reg_reg[13]_12[24]
    SLICE_X44Y54                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_108/I1
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  cpu/sccpu/cpu_ref/p_1_out__0_i_108/O
                         net (fo=1, routed)           0.000    -0.282    cpu/sccpu/cpu_ref/p_1_out__0_i_108_n_1
    SLICE_X44Y54                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_39/I1
    SLICE_X44Y54         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.208 r  cpu/sccpu/cpu_ref/p_1_out__0_i_39/O
                         net (fo=2, routed)           0.277     0.068    cpu/sccpu/cpu_ref/p_1_out__0_i_39_n_1
    SLICE_X43Y54                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_9/I2
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.108     0.176 r  cpu/sccpu/cpu_ref/p_1_out__0_i_9/O
                         net (fo=32, routed)          0.563     0.739    cpu/imem/array_reg_reg[25][31][17]
    SLICE_X37Y42                                                      r  cpu/imem/r_reg[24]_i_8/I4
    SLICE_X37Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.784 r  cpu/imem/r_reg[24]_i_8/O
                         net (fo=2, routed)           0.147     0.931    cpu/imem/sccpu/al_unit/Logical[24]
    SLICE_X37Y42                                                      r  cpu/imem/r_reg[24]_i_3/I1
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.976 r  cpu/imem/r_reg[24]_i_3/O
                         net (fo=1, routed)           0.162     1.138    cpu/imem/r_reg[24]_i_3_n_1
    SLICE_X30Y42                                                      r  cpu/imem/r_reg[24]_i_1/I4
    SLICE_X30Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.183 r  cpu/imem/r_reg[24]_i_1/O
                         net (fo=1, routed)           0.266     1.449    cpu/sccpu/al_unit/p_1_out__2_8[24]
    SLICE_X21Y43         LDCE                                         r  cpu/sccpu/al_unit/r_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[13][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/zero_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 0.733ns (36.842%)  route 1.257ns (63.158%))
  Logic Levels:           8  (CARRY4=3 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.629    -0.535    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X36Y19         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[13][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  cpu/sccpu/cpu_ref/array_reg_reg[13][6]/Q
                         net (fo=2, routed)           0.109    -0.285    cpu/sccpu/cpu_ref/array_reg_reg[13]_12[6]
    SLICE_X35Y19                                                      r  cpu/sccpu/cpu_ref/p_1_out_i_156/I1
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  cpu/sccpu/cpu_ref/p_1_out_i_156/O
                         net (fo=1, routed)           0.000    -0.240    cpu/sccpu/cpu_ref/p_1_out_i_156_n_1
    SLICE_X35Y19                                                      r  cpu/sccpu/cpu_ref/p_1_out_i_79/I1
    SLICE_X35Y19         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.175 r  cpu/sccpu/cpu_ref/p_1_out_i_79/O
                         net (fo=2, routed)           0.141    -0.034    cpu/sccpu/cpu_ref/p_1_out_i_79_n_1
    SLICE_X37Y19                                                      r  cpu/sccpu/cpu_ref/p_1_out_i_27/I2
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.108     0.074 r  cpu/sccpu/cpu_ref/p_1_out_i_27/O
                         net (fo=28, routed)          0.403     0.477    cpu/sccpu/cpu_ref/p_1_out[1]
    SLICE_X29Y24                                                      r  cpu/sccpu/cpu_ref/zero_reg_i_51/I3
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.522 r  cpu/sccpu/cpu_ref/zero_reg_i_51/O
                         net (fo=1, routed)           0.000     0.522    cpu/sccpu/cpu_ref/zero_reg_i_51_n_1
    SLICE_X29Y24                                                      r  cpu/sccpu/cpu_ref/zero_reg_i_33/S[2]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.637 r  cpu/sccpu/cpu_ref/zero_reg_i_33/CO[3]
                         net (fo=1, routed)           0.009     0.646    cpu/sccpu/cpu_ref/zero_reg_i_33_n_1
    SLICE_X29Y25                                                      r  cpu/sccpu/cpu_ref/zero_reg_i_10/CI
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.685 r  cpu/sccpu/cpu_ref/zero_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.685    cpu/sccpu/cpu_ref/zero_reg_i_10_n_1
    SLICE_X29Y26                                                      r  cpu/sccpu/cpu_ref/zero_reg_i_3/CI
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.750 r  cpu/sccpu/cpu_ref/zero_reg_i_3/CO[2]
                         net (fo=1, routed)           0.417     1.167    cpu/imem/array_reg_reg[25][31]_22[0]
    SLICE_X35Y34                                                      r  cpu/imem/zero_reg_i_1/I0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.110     1.277 r  cpu/imem/zero_reg_i_1/O
                         net (fo=1, routed)           0.178     1.455    cpu/sccpu/al_unit/array_reg_reg[25][31]
    SLICE_X28Y34         LDCE                                         r  cpu/sccpu/al_unit/zero_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 0.469ns (23.455%)  route 1.531ns (76.545%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.639    -0.525    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X26Y44         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/Q
                         net (fo=2, routed)           0.154    -0.230    cpu/sccpu/cpu_ref/array_reg_reg[10]_9[30]
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_161/I1
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.185 f  cpu/sccpu/cpu_ref/p_1_out__0_i_161/O
                         net (fo=1, routed)           0.000    -0.185    cpu/sccpu/cpu_ref/p_1_out__0_i_161_n_1
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_68/I0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.123 f  cpu/sccpu/cpu_ref/p_1_out__0_i_68/O
                         net (fo=2, routed)           0.000    -0.123    cpu/sccpu/cpu_ref/p_1_out__0_i_68_n_1
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_20/I1
    SLICE_X24Y45         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.104 f  cpu/sccpu/cpu_ref/p_1_out__0_i_20/O
                         net (fo=2, routed)           0.137     0.033    cpu/sccpu/cpu_ref/p_1_out__0_i_20_n_1
    SLICE_X23Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_3/I0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.112     0.145 f  cpu/sccpu/cpu_ref/p_1_out__0_i_3/O
                         net (fo=31, routed)          0.741     0.886    cpu/sccpu/cpu_ref/B[11]
    SLICE_X39Y33                                                      f  cpu/sccpu/cpu_ref/r_reg[2]_i_2/I3
    SLICE_X39Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.931 r  cpu/sccpu/cpu_ref/r_reg[2]_i_2/O
                         net (fo=1, routed)           0.137     1.068    cpu/imem/array_reg_reg[25][30]_0
    SLICE_X39Y33                                                      r  cpu/imem/r_reg[2]_i_1/I0
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.113 r  cpu/imem/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.362     1.475    cpu/sccpu/al_unit/p_1_out__2_8[2]
    SLICE_X39Y40         LDCE                                         r  cpu/sccpu/al_unit/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[25][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 0.828ns (41.384%)  route 1.173ns (58.616%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.639    -0.525    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X20Y40         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[25][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cpu/sccpu/cpu_ref/array_reg_reg[25][18]/Q
                         net (fo=2, routed)           0.168    -0.216    cpu/sccpu/cpu_ref/array_reg_reg[25]_24[18]
    SLICE_X20Y41                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][18]_i_8/I0
    SLICE_X20Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  cpu/sccpu/cpu_ref/cp0_empty[0][18]_i_8/O
                         net (fo=1, routed)           0.000    -0.171    cpu/sccpu/cpu_ref/cp0_empty[0][18]_i_8_n_1
    SLICE_X20Y41                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][18]_i_3/I0
    SLICE_X20Y41         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.100 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][18]_i_3/O
                         net (fo=2, routed)           0.000    -0.100    cpu/sccpu/cpu_ref/cp0_empty_reg[0][18]_i_3_n_1
    SLICE_X20Y41                                                      r  cpu/sccpu/cpu_ref/p_1_out_i_44/I0
    SLICE_X20Y41         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.077 r  cpu/sccpu/cpu_ref/p_1_out_i_44/O
                         net (fo=1, routed)           0.112     0.035    cpu/imem/array_reg_reg[25][18]
    SLICE_X22Y41                                                      r  cpu/imem/p_1_out_i_15/I3
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.112     0.147 r  cpu/imem/p_1_out_i_15/O
                         net (fo=94, routed)          0.293     0.440    cpu/sccpu/al_unit/alub[18]
    SLICE_X24Y39                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_51/I1
    SLICE_X24Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.485 r  cpu/sccpu/al_unit/r_reg[30]_i_51/O
                         net (fo=1, routed)           0.000     0.485    cpu/sccpu/al_unit/r_reg[30]_i_51_n_1
    SLICE_X24Y39                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_37/S[3]
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.600 r  cpu/sccpu/al_unit/r_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.600    cpu/sccpu/al_unit/r_reg[30]_i_37_n_1
    SLICE_X24Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_22/CI
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.639 r  cpu/sccpu/al_unit/r_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.639    cpu/sccpu/al_unit/r_reg[30]_i_22_n_1
    SLICE_X24Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_12/CI
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.678 r  cpu/sccpu/al_unit/r_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.678    cpu/sccpu/al_unit/r_reg[30]_i_12_n_1
    SLICE_X24Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_5/CI
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.717 r  cpu/sccpu/al_unit/r_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.717    cpu/sccpu/al_unit/r_reg[30]_i_5_n_1
    SLICE_X24Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_2/CI
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.762 r  cpu/sccpu/al_unit/r_reg[30]_i_2/CO[1]
                         net (fo=36, routed)          0.381     1.143    cpu/imem/r0[30]
    SLICE_X32Y42                                                      r  cpu/imem/r_reg[30]_i_1/I1
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.114     1.257 r  cpu/imem/r_reg[30]_i_1/O
                         net (fo=1, routed)           0.219     1.476    cpu/sccpu/al_unit/p_1_out__2_8[30]
    SLICE_X24Y43         LDCE                                         r  cpu/sccpu/al_unit/r_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[12][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 0.526ns (25.388%)  route 1.546ns (74.612%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.632    -0.532    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X46Y44         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[12][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  cpu/sccpu/cpu_ref/array_reg_reg[12][25]/Q
                         net (fo=2, routed)           0.120    -0.248    cpu/sccpu/cpu_ref/array_reg_reg[12]_11[25]
    SLICE_X45Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_98/I1
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  cpu/sccpu/cpu_ref/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.000    -0.203    cpu/sccpu/cpu_ref/p_1_out__0_i_98_n_1
    SLICE_X45Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_35/I1
    SLICE_X45Y44         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.129 r  cpu/sccpu/cpu_ref/p_1_out__0_i_35/O
                         net (fo=1, routed)           0.167     0.038    cpu/imem/array_reg_reg[24][25]
    SLICE_X40Y44                                                      r  cpu/imem/p_1_out__0_i_8/I1
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  cpu/imem/p_1_out__0_i_8/O
                         net (fo=31, routed)          0.496     0.642    cpu/imem/alua[7]
    SLICE_X35Y38                                                      r  cpu/imem/r_reg[25]_i_10/I4
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.687 r  cpu/imem/r_reg[25]_i_10/O
                         net (fo=2, routed)           0.255     0.942    cpu/imem/sccpu/al_unit/Logical[25]
    SLICE_X36Y36                                                      r  cpu/imem/r_reg[25]_i_4/I3
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.045     0.987 r  cpu/imem/r_reg[25]_i_4/O
                         net (fo=1, routed)           0.099     1.085    cpu/imem/r_reg[25]_i_4_n_1
    SLICE_X36Y36                                                      r  cpu/imem/r_reg[25]_i_1/I5
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.130 r  cpu/imem/r_reg[25]_i_1/O
                         net (fo=1, routed)           0.410     1.540    cpu/sccpu/al_unit/p_1_out__2_8[25]
    SLICE_X22Y45         LDCE                                         r  cpu/sccpu/al_unit/r_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        159.955ns  (logic 60.885ns (38.064%)  route 99.070ns (61.936%))
  Logic Levels:           322  (CARRY4=281 LUT1=2 LUT3=14 LUT4=2 LUT5=18 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   154.592 r  cpu/sccpu/al_unit/r_reg[20]_i_9/O[0]
                         net (fo=1, routed)           0.816   155.408    cpu/imem/r1[16]
    SLICE_X42Y37                                                      r  cpu/imem/r_reg[17]_i_10/I4
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.295   155.703 r  cpu/imem/r_reg[17]_i_10/O
                         net (fo=1, routed)           1.168   156.871    cpu/imem/r_reg[17]_i_10_n_1
    SLICE_X38Y30                                                      r  cpu/imem/r_reg[17]_i_3/I5
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124   156.995 r  cpu/imem/r_reg[17]_i_3/O
                         net (fo=1, routed)           0.858   157.852    cpu/imem/r_reg[17]_i_3_n_1
    SLICE_X31Y30                                                      r  cpu/imem/r_reg[17]_i_1/I4
    SLICE_X31Y30         LUT5 (Prop_lut5_I4_O)        0.124   157.976 r  cpu/imem/r_reg[17]_i_1/O
                         net (fo=1, routed)           1.338   159.314    cpu/sccpu/al_unit/p_1_out__2_8[17]
    SLICE_X24Y41         LDCE                                         r  cpu/sccpu/al_unit/r_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        159.283ns  (logic 61.112ns (38.367%)  route 98.171ns (61.633%))
  Logic Levels:           324  (CARRY4=284 LUT1=2 LUT3=14 LUT4=2 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.607 r  cpu/sccpu/al_unit/r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000   154.607    cpu/sccpu/al_unit/r_reg[23]_i_14_n_1
    SLICE_X42Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_9/CI
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.724 r  cpu/sccpu/al_unit/r_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.724    cpu/sccpu/al_unit/r_reg[28]_i_9_n_1
    SLICE_X42Y45                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_14/CI
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   154.943 r  cpu/sccpu/al_unit/r_reg[31]_i_14/O[0]
                         net (fo=1, routed)           1.006   155.949    cpu/imem/r1[28]
    SLICE_X43Y40                                                      r  cpu/imem/r_reg[29]_i_3/I4
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.295   156.244 r  cpu/imem/r_reg[29]_i_3/O
                         net (fo=1, routed)           1.097   157.341    cpu/imem/r_reg[29]_i_3_n_1
    SLICE_X34Y40                                                      r  cpu/imem/r_reg[29]_i_1/I4
    SLICE_X34Y40         LUT6 (Prop_lut6_I4_O)        0.124   157.465 r  cpu/imem/r_reg[29]_i_1/O
                         net (fo=1, routed)           1.177   158.642    cpu/sccpu/al_unit/p_1_out__2_8[29]
    SLICE_X24Y43         LDCE                                         r  cpu/sccpu/al_unit/r_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        159.225ns  (logic 60.876ns (38.233%)  route 98.349ns (61.767%))
  Logic Levels:           321  (CARRY4=280 LUT1=2 LUT3=14 LUT4=2 LUT5=18 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.571 r  cpu/sccpu/al_unit/r_reg[15]_i_6/O[3]
                         net (fo=1, routed)           0.928   155.498    cpu/imem/r1[15]
    SLICE_X42Y37                                                      r  cpu/imem/r_reg[16]_i_10/I4
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.307   155.805 r  cpu/imem/r_reg[16]_i_10/O
                         net (fo=1, routed)           0.498   156.303    cpu/imem/r_reg[16]_i_10_n_1
    SLICE_X41Y32                                                      r  cpu/imem/r_reg[16]_i_3/I5
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124   156.427 r  cpu/imem/r_reg[16]_i_3/O
                         net (fo=1, routed)           0.665   157.093    cpu/imem/r_reg[16]_i_3_n_1
    SLICE_X41Y32                                                      r  cpu/imem/r_reg[16]_i_1/I4
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.124   157.217 r  cpu/imem/r_reg[16]_i_1/O
                         net (fo=1, routed)           1.367   158.584    cpu/sccpu/al_unit/p_1_out__2_8[16]
    SLICE_X24Y40         LDCE                                         r  cpu/sccpu/al_unit/r_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        159.197ns  (logic 61.138ns (38.404%)  route 98.060ns (61.596%))
  Logic Levels:           324  (CARRY4=284 LUT1=2 LUT3=14 LUT4=2 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.607 r  cpu/sccpu/al_unit/r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000   154.607    cpu/sccpu/al_unit/r_reg[23]_i_14_n_1
    SLICE_X42Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_9/CI
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.724 r  cpu/sccpu/al_unit/r_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.724    cpu/sccpu/al_unit/r_reg[28]_i_9_n_1
    SLICE_X42Y45                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_14/CI
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   154.963 r  cpu/sccpu/al_unit/r_reg[31]_i_14/O[2]
                         net (fo=1, routed)           1.022   155.985    cpu/imem/r1[30]
    SLICE_X43Y40                                                      r  cpu/imem/r_reg[31]_i_4/I4
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.301   156.286 r  cpu/imem/r_reg[31]_i_4/O
                         net (fo=1, routed)           0.987   157.273    cpu/imem/r_reg[31]_i_4_n_1
    SLICE_X36Y40                                                      r  cpu/imem/r_reg[31]_i_1/I4
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124   157.397 r  cpu/imem/r_reg[31]_i_1/O
                         net (fo=1, routed)           1.160   158.557    cpu/sccpu/al_unit/p_1_out__2_8[31]
    SLICE_X18Y39         LDCE                                         r  cpu/sccpu/al_unit/r_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        159.150ns  (logic 60.328ns (37.906%)  route 98.822ns (62.094%))
  Logic Levels:           318  (CARRY4=277 LUT1=2 LUT3=14 LUT4=3 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.810   154.029 r  cpu/sccpu/al_unit/r_reg[4]_i_11/O[2]
                         net (fo=1, routed)           0.883   154.911    cpu/imem/r1[2]
    SLICE_X42Y34                                                      r  cpu/imem/r_reg[3]_i_10/I3
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.301   155.212 r  cpu/imem/r_reg[3]_i_10/O
                         net (fo=1, routed)           0.969   156.181    cpu/imem/r_reg[3]_i_10_n_1
    SLICE_X31Y32                                                      r  cpu/imem/r_reg[3]_i_4/I0
    SLICE_X31Y32         LUT6 (Prop_lut6_I0_O)        0.124   156.305 r  cpu/imem/r_reg[3]_i_4/O
                         net (fo=1, routed)           0.799   157.105    cpu/imem/r_reg[3]_i_4_n_1
    SLICE_X31Y31                                                      r  cpu/imem/r_reg[3]_i_1/I3
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.124   157.229 r  cpu/imem/r_reg[3]_i_1/O
                         net (fo=1, routed)           1.280   158.509    cpu/sccpu/al_unit/p_1_out__2_8[3]
    SLICE_X31Y36         LDCE                                         r  cpu/sccpu/al_unit/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        158.976ns  (logic 61.000ns (38.371%)  route 97.976ns (61.629%))
  Logic Levels:           322  (CARRY4=281 LUT1=2 LUT3=14 LUT4=2 LUT5=18 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   154.696 r  cpu/sccpu/al_unit/r_reg[20]_i_9/O[1]
                         net (fo=1, routed)           0.651   155.347    cpu/imem/r1[17]
    SLICE_X44Y39                                                      r  cpu/imem/r_reg[18]_i_10/I4
    SLICE_X44Y39         LUT6 (Prop_lut6_I4_O)        0.306   155.653 r  cpu/imem/r_reg[18]_i_10/O
                         net (fo=1, routed)           0.929   156.582    cpu/imem/r_reg[18]_i_10_n_1
    SLICE_X41Y32                                                      r  cpu/imem/r_reg[18]_i_3/I5
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124   156.706 r  cpu/imem/r_reg[18]_i_3/O
                         net (fo=1, routed)           0.154   156.860    cpu/imem/r_reg[18]_i_3_n_1
    SLICE_X41Y32                                                      r  cpu/imem/r_reg[18]_i_1/I4
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.124   156.984 r  cpu/imem/r_reg[18]_i_1/O
                         net (fo=1, routed)           1.351   158.335    cpu/sccpu/al_unit/p_1_out__2_8[18]
    SLICE_X24Y40         LDCE                                         r  cpu/sccpu/al_unit/r_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        158.745ns  (logic 60.995ns (38.423%)  route 97.750ns (61.577%))
  Logic Levels:           323  (CARRY4=283 LUT1=2 LUT3=14 LUT4=2 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.607 r  cpu/sccpu/al_unit/r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000   154.607    cpu/sccpu/al_unit/r_reg[23]_i_14_n_1
    SLICE_X42Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_9/CI
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   154.826 r  cpu/sccpu/al_unit/r_reg[28]_i_9/O[0]
                         net (fo=1, routed)           1.145   155.971    cpu/imem/r1[24]
    SLICE_X43Y40                                                      r  cpu/imem/r_reg[25]_i_3/I4
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.295   156.266 r  cpu/imem/r_reg[25]_i_3/O
                         net (fo=1, routed)           0.639   156.905    cpu/imem/r_reg[25]_i_3_n_1
    SLICE_X36Y36                                                      r  cpu/imem/r_reg[25]_i_1/I4
    SLICE_X36Y36         LUT6 (Prop_lut6_I4_O)        0.124   157.029 r  cpu/imem/r_reg[25]_i_1/O
                         net (fo=1, routed)           1.075   158.104    cpu/sccpu/al_unit/p_1_out__2_8[25]
    SLICE_X22Y45         LDCE                                         r  cpu/sccpu/al_unit/r_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        158.674ns  (logic 61.103ns (38.509%)  route 97.571ns (61.491%))
  Logic Levels:           323  (CARRY4=283 LUT1=2 LUT3=14 LUT4=2 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.607 r  cpu/sccpu/al_unit/r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000   154.607    cpu/sccpu/al_unit/r_reg[23]_i_14_n_1
    SLICE_X42Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_9/CI
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.922 r  cpu/sccpu/al_unit/r_reg[28]_i_9/O[3]
                         net (fo=1, routed)           0.505   155.427    cpu/imem/r1[27]
    SLICE_X43Y39                                                      r  cpu/imem/r_reg[28]_i_3/I4
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.307   155.734 r  cpu/imem/r_reg[28]_i_3/O
                         net (fo=1, routed)           0.831   156.565    cpu/imem/r_reg[28]_i_3_n_1
    SLICE_X35Y38                                                      r  cpu/imem/r_reg[28]_i_1/I4
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.124   156.689 r  cpu/imem/r_reg[28]_i_1/O
                         net (fo=1, routed)           1.344   158.033    cpu/sccpu/al_unit/p_1_out__2_8[28]
    SLICE_X21Y43         LDCE                                         r  cpu/sccpu/al_unit/r_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        158.630ns  (logic 61.145ns (38.546%)  route 97.485ns (61.454%))
  Logic Levels:           324  (CARRY4=283 LUT1=2 LUT3=14 LUT4=2 LUT5=18 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.607 r  cpu/sccpu/al_unit/r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000   154.607    cpu/sccpu/al_unit/r_reg[23]_i_14_n_1
    SLICE_X42Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_9/CI
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   154.846 r  cpu/sccpu/al_unit/r_reg[28]_i_9/O[2]
                         net (fo=1, routed)           0.772   155.618    cpu/imem/r1[26]
    SLICE_X43Y40                                                      r  cpu/imem/r_reg[27]_i_15/I4
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.301   155.919 r  cpu/imem/r_reg[27]_i_15/O
                         net (fo=1, routed)           0.602   156.521    cpu/imem/r_reg[27]_i_15_n_1
    SLICE_X35Y39                                                      r  cpu/imem/r_reg[27]_i_4/I5
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   156.645 r  cpu/imem/r_reg[27]_i_4/O
                         net (fo=1, routed)           0.293   156.938    cpu/imem/r_reg[27]_i_4_n_1
    SLICE_X35Y37                                                      r  cpu/imem/r_reg[27]_i_1/I4
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.124   157.062 r  cpu/imem/r_reg[27]_i_1/O
                         net (fo=1, routed)           0.927   157.989    cpu/sccpu/al_unit/p_1_out__2_8[27]
    SLICE_X24Y39         LDCE                                         r  cpu/sccpu/al_unit/r_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/ip/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        158.611ns  (logic 60.993ns (38.454%)  route 97.618ns (61.546%))
  Logic Levels:           322  (CARRY4=282 LUT1=2 LUT3=14 LUT4=2 LUT5=17 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.899    -0.641    cpu/sccpu/ip/clk_out1
    SLICE_X6Y48          FDCE                                         r  cpu/sccpu/ip/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  cpu/sccpu/ip/pc_reg[3]/Q
                         net (fo=384, routed)         2.596     2.473    cpu/imem/irom/U0/a[1]
    SLICE_X14Y16                                                      r  cpu/imem/irom/U0/g12_b27/I1
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.597 r  cpu/imem/irom/U0/g12_b27/O
                         net (fo=1, routed)           0.622     3.220    cpu/imem/irom/U0/g12_b27_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/I3
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.344 r  cpu/imem/irom/U0/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.344    cpu/imem/irom/U0/spo[27]_INST_0_i_5_n_0
    SLICE_X15Y16                                                      r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/I1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     3.561 r  cpu/imem/irom/U0/spo[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.767     4.328    cpu/imem/irom/U0/spo[27]_INST_0_i_2_n_0
    SLICE_X15Y15                                                      r  cpu/imem/irom/U0/spo[27]_INST_0/I2
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.299     4.627 r  cpu/imem/irom/U0/spo[27]_INST_0/O
                         net (fo=45, routed)          3.881     8.508    cpu/imem/irom_n_5
    SLICE_X13Y43                                                      r  cpu/imem/p_1_out_i_34/I5
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.632 r  cpu/imem/p_1_out_i_34/O
                         net (fo=20, routed)          2.290    10.922    cpu/imem/p_1_out_i_34_n_1
    SLICE_X40Y54                                                      r  cpu/imem/p_1_out_i_8/I1
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124    11.046 f  cpu/imem/p_1_out_i_8/O
                         net (fo=99, routed)         10.066    21.112    cpu/imem/alub[25]
    SLICE_X59Y41                                                      f  cpu/imem/r_reg[60]_i_33/I0
    SLICE_X59Y41         LUT1 (Prop_lut1_I0_O)        0.124    21.236 r  cpu/imem/r_reg[60]_i_33/O
                         net (fo=1, routed)           0.000    21.236    cpu/imem/r_reg[60]_i_33_n_1
    SLICE_X59Y41                                                      r  cpu/imem/r_reg[60]_i_21/S[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.842 f  cpu/imem/r_reg[60]_i_21/O[3]
                         net (fo=1, routed)           0.597    22.438    cpu/imem/r_reg[60]_i_21_n_5
    SLICE_X58Y40                                                      f  cpu/imem/r_reg[60]_i_8/I1
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.332    22.770 r  cpu/imem/r_reg[60]_i_8/O
                         net (fo=68, routed)          6.598    29.368    cpu/sccpu/al_unit/r_reg[31]_i_53_n_1
    SLICE_X25Y48                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_30/S[0]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860    30.228 r  cpu/sccpu/al_unit/r_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.228    cpu/sccpu/al_unit/r_reg[31]_i_30_n_1
    SLICE_X25Y49                                                      r  cpu/sccpu/al_unit/r_reg[31]_i_13/CI
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.499 r  cpu/sccpu/al_unit/r_reg[31]_i_13/CO[0]
                         net (fo=37, routed)          2.049    32.548    cpu/sccpu/al_unit/r10_in[31]
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_100/I0
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.373    32.921 r  cpu/sccpu/al_unit/r_reg[30]_i_100/O
                         net (fo=1, routed)           0.000    32.921    cpu/sccpu/al_unit/r_reg[30]_i_100_n_1
    SLICE_X26Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_93/S[2]
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.319 r  cpu/sccpu/al_unit/r_reg[30]_i_93/CO[3]
                         net (fo=1, routed)           0.000    33.319    cpu/sccpu/al_unit/r_reg[30]_i_93_n_1
    SLICE_X26Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_85/CI
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.433 r  cpu/sccpu/al_unit/r_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    33.433    cpu/sccpu/al_unit/r_reg[30]_i_85_n_1
    SLICE_X26Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_75/CI
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.547 r  cpu/sccpu/al_unit/r_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    33.547    cpu/sccpu/al_unit/r_reg[30]_i_75_n_1
    SLICE_X26Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_65/CI
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.661 r  cpu/sccpu/al_unit/r_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.661    cpu/sccpu/al_unit/r_reg[30]_i_65_n_1
    SLICE_X26Y44                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_55/CI
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.775 r  cpu/sccpu/al_unit/r_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.775    cpu/sccpu/al_unit/r_reg[30]_i_55_n_1
    SLICE_X26Y45                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_42/CI
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  cpu/sccpu/al_unit/r_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.889    cpu/sccpu/al_unit/r_reg[30]_i_42_n_1
    SLICE_X26Y46                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_27/CI
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  cpu/sccpu/al_unit/r_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.003    cpu/sccpu/al_unit/r_reg[30]_i_27_n_1
    SLICE_X26Y47                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_17/CI
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  cpu/sccpu/al_unit/r_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.117    cpu/sccpu/al_unit/r_reg[30]_i_17_n_1
    SLICE_X26Y48                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_8/CI
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.274 r  cpu/sccpu/al_unit/r_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          1.976    36.250    cpu/sccpu/cpu_ref/r10_in[28]
    SLICE_X27Y41                                                      r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/I3
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.329    36.579 r  cpu/sccpu/cpu_ref/r_reg[29]_i_106/O
                         net (fo=1, routed)           0.000    36.579    cpu/sccpu/al_unit/array_reg_reg[25][31]_72[0]
    SLICE_X27Y41                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_98/S[1]
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  cpu/sccpu/al_unit/r_reg[29]_i_98/CO[3]
                         net (fo=1, routed)           0.000    37.129    cpu/sccpu/al_unit/r_reg[29]_i_98_n_1
    SLICE_X27Y42                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_90/CI
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  cpu/sccpu/al_unit/r_reg[29]_i_90/CO[3]
                         net (fo=1, routed)           0.000    37.243    cpu/sccpu/al_unit/r_reg[29]_i_90_n_1
    SLICE_X27Y43                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_77/CI
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  cpu/sccpu/al_unit/r_reg[29]_i_77/CO[3]
                         net (fo=1, routed)           0.000    37.357    cpu/sccpu/al_unit/r_reg[29]_i_77_n_1
    SLICE_X27Y44                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_65/CI
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  cpu/sccpu/al_unit/r_reg[29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    37.471    cpu/sccpu/al_unit/r_reg[29]_i_65_n_1
    SLICE_X27Y45                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_53/CI
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  cpu/sccpu/al_unit/r_reg[29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.585    cpu/sccpu/al_unit/r_reg[29]_i_53_n_1
    SLICE_X27Y46                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_41/CI
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  cpu/sccpu/al_unit/r_reg[29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.699    cpu/sccpu/al_unit/r_reg[29]_i_41_n_1
    SLICE_X27Y47                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_27/CI
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.813 r  cpu/sccpu/al_unit/r_reg[29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.813    cpu/sccpu/al_unit/r_reg[29]_i_27_n_1
    SLICE_X27Y48                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_17/CI
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.927 r  cpu/sccpu/al_unit/r_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.927    cpu/sccpu/al_unit/r_reg[29]_i_17_n_1
    SLICE_X27Y49                                                      r  cpu/sccpu/al_unit/r_reg[29]_i_8/CI
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.084 r  cpu/sccpu/al_unit/r_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          2.151    40.235    cpu/sccpu/cpu_ref/r10_in[27]
    SLICE_X28Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/I3
    SLICE_X28Y40         LUT5 (Prop_lut5_I3_O)        0.329    40.564 r  cpu/sccpu/cpu_ref/r_reg[28]_i_106/O
                         net (fo=1, routed)           0.000    40.564    cpu/sccpu/al_unit/array_reg_reg[25][31]_73[0]
    SLICE_X28Y40                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_98/S[1]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.114 r  cpu/sccpu/al_unit/r_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    41.114    cpu/sccpu/al_unit/r_reg[28]_i_98_n_1
    SLICE_X28Y41                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_90/CI
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.228 r  cpu/sccpu/al_unit/r_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.228    cpu/sccpu/al_unit/r_reg[28]_i_90_n_1
    SLICE_X28Y42                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_80/CI
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  cpu/sccpu/al_unit/r_reg[28]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.342    cpu/sccpu/al_unit/r_reg[28]_i_80_n_1
    SLICE_X28Y43                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_70/CI
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  cpu/sccpu/al_unit/r_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    41.456    cpu/sccpu/al_unit/r_reg[28]_i_70_n_1
    SLICE_X28Y44                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_60/CI
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  cpu/sccpu/al_unit/r_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    41.570    cpu/sccpu/al_unit/r_reg[28]_i_60_n_1
    SLICE_X28Y45                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_47/CI
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.684 r  cpu/sccpu/al_unit/r_reg[28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.684    cpu/sccpu/al_unit/r_reg[28]_i_47_n_1
    SLICE_X28Y46                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_32/CI
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.798 r  cpu/sccpu/al_unit/r_reg[28]_i_32/CO[3]
                         net (fo=1, routed)           0.000    41.798    cpu/sccpu/al_unit/r_reg[28]_i_32_n_1
    SLICE_X28Y47                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_18/CI
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.912 r  cpu/sccpu/al_unit/r_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.912    cpu/sccpu/al_unit/r_reg[28]_i_18_n_1
    SLICE_X28Y48                                                      r  cpu/sccpu/al_unit/r_reg[28]_i_8/CI
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.069 r  cpu/sccpu/al_unit/r_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          2.222    44.291    cpu/sccpu/al_unit/r10_in[28]
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_144/I0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.329    44.620 r  cpu/sccpu/al_unit/r_reg[26]_i_144/O
                         net (fo=1, routed)           0.000    44.620    cpu/sccpu/al_unit/r_reg[26]_i_144_n_1
    SLICE_X33Y39                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_124/S[1]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.170 r  cpu/sccpu/al_unit/r_reg[26]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.170    cpu/sccpu/al_unit/r_reg[26]_i_124_n_1
    SLICE_X33Y40                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_109/CI
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  cpu/sccpu/al_unit/r_reg[26]_i_109/CO[3]
                         net (fo=1, routed)           0.000    45.284    cpu/sccpu/al_unit/r_reg[26]_i_109_n_1
    SLICE_X33Y41                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_94/CI
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  cpu/sccpu/al_unit/r_reg[26]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.398    cpu/sccpu/al_unit/r_reg[26]_i_94_n_1
    SLICE_X33Y42                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_74/CI
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  cpu/sccpu/al_unit/r_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.512    cpu/sccpu/al_unit/r_reg[26]_i_74_n_1
    SLICE_X33Y43                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_55/CI
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  cpu/sccpu/al_unit/r_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.626    cpu/sccpu/al_unit/r_reg[26]_i_55_n_1
    SLICE_X33Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_31/CI
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.740 r  cpu/sccpu/al_unit/r_reg[26]_i_31/CO[3]
                         net (fo=1, routed)           0.000    45.740    cpu/sccpu/al_unit/r_reg[26]_i_31_n_1
    SLICE_X33Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_18/CI
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.854 r  cpu/sccpu/al_unit/r_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.854    cpu/sccpu/al_unit/r_reg[26]_i_18_n_1
    SLICE_X33Y46                                                      r  cpu/sccpu/al_unit/r_reg[27]_i_24/CI
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.011 r  cpu/sccpu/al_unit/r_reg[27]_i_24/CO[1]
                         net (fo=37, routed)          1.400    47.411    cpu/sccpu/al_unit/r10_in[27]
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_148/I0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.329    47.740 r  cpu/sccpu/al_unit/r_reg[26]_i_148/O
                         net (fo=1, routed)           0.000    47.740    cpu/sccpu/al_unit/r_reg[26]_i_148_n_1
    SLICE_X43Y44                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_136/S[2]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.138 r  cpu/sccpu/al_unit/r_reg[26]_i_136/CO[3]
                         net (fo=1, routed)           0.000    48.138    cpu/sccpu/al_unit/r_reg[26]_i_136_n_1
    SLICE_X43Y45                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_123/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.252 r  cpu/sccpu/al_unit/r_reg[26]_i_123/CO[3]
                         net (fo=1, routed)           0.000    48.252    cpu/sccpu/al_unit/r_reg[26]_i_123_n_1
    SLICE_X43Y46                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_108/CI
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  cpu/sccpu/al_unit/r_reg[26]_i_108/CO[3]
                         net (fo=1, routed)           0.000    48.366    cpu/sccpu/al_unit/r_reg[26]_i_108_n_1
    SLICE_X43Y47                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_93/CI
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  cpu/sccpu/al_unit/r_reg[26]_i_93/CO[3]
                         net (fo=1, routed)           0.000    48.480    cpu/sccpu/al_unit/r_reg[26]_i_93_n_1
    SLICE_X43Y48                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_73/CI
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  cpu/sccpu/al_unit/r_reg[26]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.594    cpu/sccpu/al_unit/r_reg[26]_i_73_n_1
    SLICE_X43Y49                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_54/CI
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  cpu/sccpu/al_unit/r_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.001    48.709    cpu/sccpu/al_unit/r_reg[26]_i_54_n_1
    SLICE_X43Y50                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_30/CI
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.823 r  cpu/sccpu/al_unit/r_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu/sccpu/al_unit/r_reg[26]_i_30_n_1
    SLICE_X43Y51                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_17/CI
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.937 r  cpu/sccpu/al_unit/r_reg[26]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.937    cpu/sccpu/al_unit/r_reg[26]_i_17_n_1
    SLICE_X43Y52                                                      r  cpu/sccpu/al_unit/r_reg[26]_i_8/CI
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.094 r  cpu/sccpu/al_unit/r_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          1.593    50.687    cpu/sccpu/cpu_ref/r10_in[24]
    SLICE_X40Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/I3
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.329    51.016 r  cpu/sccpu/cpu_ref/r_reg[25]_i_99/O
                         net (fo=1, routed)           0.000    51.016    cpu/sccpu/al_unit/array_reg_reg[25][31]_76[0]
    SLICE_X40Y45                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_91/S[1]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.566 r  cpu/sccpu/al_unit/r_reg[25]_i_91/CO[3]
                         net (fo=1, routed)           0.000    51.566    cpu/sccpu/al_unit/r_reg[25]_i_91_n_1
    SLICE_X40Y46                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_83/CI
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.680 r  cpu/sccpu/al_unit/r_reg[25]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.680    cpu/sccpu/al_unit/r_reg[25]_i_83_n_1
    SLICE_X40Y47                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_73/CI
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.794 r  cpu/sccpu/al_unit/r_reg[25]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.794    cpu/sccpu/al_unit/r_reg[25]_i_73_n_1
    SLICE_X40Y48                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_63/CI
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.908 r  cpu/sccpu/al_unit/r_reg[25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    51.908    cpu/sccpu/al_unit/r_reg[25]_i_63_n_1
    SLICE_X40Y49                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_53/CI
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.022 r  cpu/sccpu/al_unit/r_reg[25]_i_53/CO[3]
                         net (fo=1, routed)           0.001    52.022    cpu/sccpu/al_unit/r_reg[25]_i_53_n_1
    SLICE_X40Y50                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_40/CI
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.136 r  cpu/sccpu/al_unit/r_reg[25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.136    cpu/sccpu/al_unit/r_reg[25]_i_40_n_1
    SLICE_X40Y51                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_27/CI
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.250 r  cpu/sccpu/al_unit/r_reg[25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.250    cpu/sccpu/al_unit/r_reg[25]_i_27_n_1
    SLICE_X40Y52                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_17/CI
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.364 r  cpu/sccpu/al_unit/r_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.364    cpu/sccpu/al_unit/r_reg[25]_i_17_n_1
    SLICE_X40Y53                                                      r  cpu/sccpu/al_unit/r_reg[25]_i_8/CI
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.521 r  cpu/sccpu/al_unit/r_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          2.262    54.783    cpu/sccpu/cpu_ref/r10_in[23]
    SLICE_X39Y44                                                      r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/I3
    SLICE_X39Y44         LUT5 (Prop_lut5_I3_O)        0.329    55.112 r  cpu/sccpu/cpu_ref/r_reg[23]_i_149/O
                         net (fo=1, routed)           0.000    55.112    cpu/sccpu/al_unit/array_reg_reg[25][31]_77[0]
    SLICE_X39Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_133/S[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.662 r  cpu/sccpu/al_unit/r_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.662    cpu/sccpu/al_unit/r_reg[23]_i_133_n_1
    SLICE_X39Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_120/CI
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.776 r  cpu/sccpu/al_unit/r_reg[23]_i_120/CO[3]
                         net (fo=1, routed)           0.000    55.776    cpu/sccpu/al_unit/r_reg[23]_i_120_n_1
    SLICE_X39Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_105/CI
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  cpu/sccpu/al_unit/r_reg[23]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.890    cpu/sccpu/al_unit/r_reg[23]_i_105_n_1
    SLICE_X39Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_90/CI
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  cpu/sccpu/al_unit/r_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.004    cpu/sccpu/al_unit/r_reg[23]_i_90_n_1
    SLICE_X39Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_74/CI
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  cpu/sccpu/al_unit/r_reg[23]_i_74/CO[3]
                         net (fo=1, routed)           0.000    56.118    cpu/sccpu/al_unit/r_reg[23]_i_74_n_1
    SLICE_X39Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_57/CI
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.232 r  cpu/sccpu/al_unit/r_reg[23]_i_57/CO[3]
                         net (fo=1, routed)           0.001    56.233    cpu/sccpu/al_unit/r_reg[23]_i_57_n_1
    SLICE_X39Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_39/CI
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.347 r  cpu/sccpu/al_unit/r_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.347    cpu/sccpu/al_unit/r_reg[23]_i_39_n_1
    SLICE_X39Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_24/CI
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.461 r  cpu/sccpu/al_unit/r_reg[23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.461    cpu/sccpu/al_unit/r_reg[23]_i_24_n_1
    SLICE_X39Y52                                                      r  cpu/sccpu/al_unit/r_reg[24]_i_19/CI
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.618 r  cpu/sccpu/al_unit/r_reg[24]_i_19/CO[1]
                         net (fo=37, routed)          1.774    58.392    cpu/sccpu/al_unit/r10_in[24]
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_136/I0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  cpu/sccpu/al_unit/r_reg[23]_i_136/O
                         net (fo=1, routed)           0.000    58.721    cpu/sccpu/al_unit/r_reg[23]_i_136_n_1
    SLICE_X38Y44                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_119/S[1]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  cpu/sccpu/al_unit/r_reg[23]_i_119/CO[3]
                         net (fo=1, routed)           0.000    59.254    cpu/sccpu/al_unit/r_reg[23]_i_119_n_1
    SLICE_X38Y45                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_104/CI
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  cpu/sccpu/al_unit/r_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    59.371    cpu/sccpu/al_unit/r_reg[23]_i_104_n_1
    SLICE_X38Y46                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_89/CI
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  cpu/sccpu/al_unit/r_reg[23]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.488    cpu/sccpu/al_unit/r_reg[23]_i_89_n_1
    SLICE_X38Y47                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_73/CI
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  cpu/sccpu/al_unit/r_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    59.605    cpu/sccpu/al_unit/r_reg[23]_i_73_n_1
    SLICE_X38Y48                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_56/CI
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  cpu/sccpu/al_unit/r_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.722    cpu/sccpu/al_unit/r_reg[23]_i_56_n_1
    SLICE_X38Y49                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_38/CI
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  cpu/sccpu/al_unit/r_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.001    59.840    cpu/sccpu/al_unit/r_reg[23]_i_38_n_1
    SLICE_X38Y50                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_23/CI
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  cpu/sccpu/al_unit/r_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.957    cpu/sccpu/al_unit/r_reg[23]_i_23_n_1
    SLICE_X38Y51                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_13/CI
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.114 r  cpu/sccpu/al_unit/r_reg[23]_i_13/CO[1]
                         net (fo=37, routed)          2.070    62.184    cpu/sccpu/al_unit/r10_in[23]
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_93/I0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.332    62.516 r  cpu/sccpu/al_unit/r_reg[22]_i_93/O
                         net (fo=1, routed)           0.000    62.516    cpu/sccpu/al_unit/r_reg[22]_i_93_n_1
    SLICE_X37Y44                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_82/S[1]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.066 r  cpu/sccpu/al_unit/r_reg[22]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.066    cpu/sccpu/al_unit/r_reg[22]_i_82_n_1
    SLICE_X37Y45                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_72/CI
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.180 r  cpu/sccpu/al_unit/r_reg[22]_i_72/CO[3]
                         net (fo=1, routed)           0.000    63.180    cpu/sccpu/al_unit/r_reg[22]_i_72_n_1
    SLICE_X37Y46                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_62/CI
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.294 r  cpu/sccpu/al_unit/r_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    63.294    cpu/sccpu/al_unit/r_reg[22]_i_62_n_1
    SLICE_X37Y47                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_52/CI
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.408 r  cpu/sccpu/al_unit/r_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.408    cpu/sccpu/al_unit/r_reg[22]_i_52_n_1
    SLICE_X37Y48                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_40/CI
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.522 r  cpu/sccpu/al_unit/r_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    63.522    cpu/sccpu/al_unit/r_reg[22]_i_40_n_1
    SLICE_X37Y49                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_27/CI
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.636 r  cpu/sccpu/al_unit/r_reg[22]_i_27/CO[3]
                         net (fo=1, routed)           0.001    63.637    cpu/sccpu/al_unit/r_reg[22]_i_27_n_1
    SLICE_X37Y50                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_17/CI
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  cpu/sccpu/al_unit/r_reg[22]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.751    cpu/sccpu/al_unit/r_reg[22]_i_17_n_1
    SLICE_X37Y51                                                      r  cpu/sccpu/al_unit/r_reg[22]_i_8/CI
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.908 r  cpu/sccpu/al_unit/r_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          2.227    66.135    cpu/sccpu/al_unit/r10_in[22]
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_92/I0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.329    66.464 r  cpu/sccpu/al_unit/r_reg[21]_i_92/O
                         net (fo=1, routed)           0.000    66.464    cpu/sccpu/al_unit/r_reg[21]_i_92_n_1
    SLICE_X36Y42                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_81/S[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.014 r  cpu/sccpu/al_unit/r_reg[21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.014    cpu/sccpu/al_unit/r_reg[21]_i_81_n_1
    SLICE_X36Y43                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_71/CI
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.128 r  cpu/sccpu/al_unit/r_reg[21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.128    cpu/sccpu/al_unit/r_reg[21]_i_71_n_1
    SLICE_X36Y44                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_61/CI
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.242 r  cpu/sccpu/al_unit/r_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.242    cpu/sccpu/al_unit/r_reg[21]_i_61_n_1
    SLICE_X36Y45                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_51/CI
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.356 r  cpu/sccpu/al_unit/r_reg[21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.356    cpu/sccpu/al_unit/r_reg[21]_i_51_n_1
    SLICE_X36Y46                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_40/CI
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.470 r  cpu/sccpu/al_unit/r_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.470    cpu/sccpu/al_unit/r_reg[21]_i_40_n_1
    SLICE_X36Y47                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_27/CI
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.584 r  cpu/sccpu/al_unit/r_reg[21]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.584    cpu/sccpu/al_unit/r_reg[21]_i_27_n_1
    SLICE_X36Y48                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_17/CI
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.698 r  cpu/sccpu/al_unit/r_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.698    cpu/sccpu/al_unit/r_reg[21]_i_17_n_1
    SLICE_X36Y49                                                      r  cpu/sccpu/al_unit/r_reg[21]_i_8/CI
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.855 r  cpu/sccpu/al_unit/r_reg[21]_i_8/CO[1]
                         net (fo=37, routed)          2.572    70.427    cpu/sccpu/al_unit/r10_in[21]
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_98/I0
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    70.756 r  cpu/sccpu/al_unit/r_reg[20]_i_98/O
                         net (fo=1, routed)           0.000    70.756    cpu/sccpu/al_unit/r_reg[20]_i_98_n_1
    SLICE_X29Y41                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_92/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.157 r  cpu/sccpu/al_unit/r_reg[20]_i_92/CO[3]
                         net (fo=1, routed)           0.000    71.157    cpu/sccpu/al_unit/r_reg[20]_i_92_n_1
    SLICE_X29Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_84/CI
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  cpu/sccpu/al_unit/r_reg[20]_i_84/CO[3]
                         net (fo=1, routed)           0.000    71.271    cpu/sccpu/al_unit/r_reg[20]_i_84_n_1
    SLICE_X29Y43                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_74/CI
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  cpu/sccpu/al_unit/r_reg[20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.385    cpu/sccpu/al_unit/r_reg[20]_i_74_n_1
    SLICE_X29Y44                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_64/CI
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  cpu/sccpu/al_unit/r_reg[20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    71.499    cpu/sccpu/al_unit/r_reg[20]_i_64_n_1
    SLICE_X29Y45                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_54/CI
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  cpu/sccpu/al_unit/r_reg[20]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.613    cpu/sccpu/al_unit/r_reg[20]_i_54_n_1
    SLICE_X29Y46                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_44/CI
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  cpu/sccpu/al_unit/r_reg[20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    71.727    cpu/sccpu/al_unit/r_reg[20]_i_44_n_1
    SLICE_X29Y47                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_32/CI
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  cpu/sccpu/al_unit/r_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.841    cpu/sccpu/al_unit/r_reg[20]_i_32_n_1
    SLICE_X29Y48                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_18/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  cpu/sccpu/al_unit/r_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.955    cpu/sccpu/al_unit/r_reg[20]_i_18_n_1
    SLICE_X29Y49                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_8/CI
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.112 r  cpu/sccpu/al_unit/r_reg[20]_i_8/CO[1]
                         net (fo=37, routed)          1.468    73.579    cpu/sccpu/al_unit/r10_in[20]
    SLICE_X30Y44                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_130/CYINIT
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.379 r  cpu/sccpu/al_unit/r_reg[19]_i_130/CO[3]
                         net (fo=1, routed)           0.000    74.379    cpu/sccpu/al_unit/r_reg[19]_i_130_n_1
    SLICE_X30Y45                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_122/CI
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.496 r  cpu/sccpu/al_unit/r_reg[19]_i_122/CO[3]
                         net (fo=1, routed)           0.000    74.496    cpu/sccpu/al_unit/r_reg[19]_i_122_n_1
    SLICE_X30Y46                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_112/CI
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.613 r  cpu/sccpu/al_unit/r_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    74.613    cpu/sccpu/al_unit/r_reg[19]_i_112_n_1
    SLICE_X30Y47                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_102/CI
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.730 r  cpu/sccpu/al_unit/r_reg[19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    74.730    cpu/sccpu/al_unit/r_reg[19]_i_102_n_1
    SLICE_X30Y48                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_80/CI
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.847 r  cpu/sccpu/al_unit/r_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.847    cpu/sccpu/al_unit/r_reg[19]_i_80_n_1
    SLICE_X30Y49                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_66/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.964 r  cpu/sccpu/al_unit/r_reg[19]_i_66/CO[3]
                         net (fo=1, routed)           0.001    74.965    cpu/sccpu/al_unit/r_reg[19]_i_66_n_1
    SLICE_X30Y50                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_36/CI
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.082 r  cpu/sccpu/al_unit/r_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.082    cpu/sccpu/al_unit/r_reg[19]_i_36_n_1
    SLICE_X30Y51                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_21/CI
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.199 r  cpu/sccpu/al_unit/r_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    75.199    cpu/sccpu/al_unit/r_reg[19]_i_21_n_1
    SLICE_X30Y52                                                      r  cpu/sccpu/al_unit/r_reg[19]_i_12/CI
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.356 r  cpu/sccpu/al_unit/r_reg[19]_i_12/CO[1]
                         net (fo=37, routed)          1.788    77.144    cpu/sccpu/cpu_ref/r10_in[17]
    SLICE_X31Y45                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/I3
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.332    77.476 r  cpu/sccpu/cpu_ref/r_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    77.476    cpu/sccpu/al_unit/array_reg_reg[25][31]_83[0]
    SLICE_X31Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_204/S[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.026 r  cpu/sccpu/al_unit/r_reg[15]_i_204/CO[3]
                         net (fo=1, routed)           0.000    78.026    cpu/sccpu/al_unit/r_reg[15]_i_204_n_1
    SLICE_X31Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_179/CI
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.140 r  cpu/sccpu/al_unit/r_reg[15]_i_179/CO[3]
                         net (fo=1, routed)           0.000    78.140    cpu/sccpu/al_unit/r_reg[15]_i_179_n_1
    SLICE_X31Y47                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_154/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.254 r  cpu/sccpu/al_unit/r_reg[15]_i_154/CO[3]
                         net (fo=1, routed)           0.000    78.254    cpu/sccpu/al_unit/r_reg[15]_i_154_n_1
    SLICE_X31Y48                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_129/CI
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.368 r  cpu/sccpu/al_unit/r_reg[15]_i_129/CO[3]
                         net (fo=1, routed)           0.000    78.368    cpu/sccpu/al_unit/r_reg[15]_i_129_n_1
    SLICE_X31Y49                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_104/CI
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.482 r  cpu/sccpu/al_unit/r_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.001    78.482    cpu/sccpu/al_unit/r_reg[15]_i_104_n_1
    SLICE_X31Y50                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_80/CI
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.596 r  cpu/sccpu/al_unit/r_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.596    cpu/sccpu/al_unit/r_reg[15]_i_80_n_1
    SLICE_X31Y51                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_52/CI
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.710 r  cpu/sccpu/al_unit/r_reg[18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.710    cpu/sccpu/al_unit/r_reg[18]_i_52_n_1
    SLICE_X31Y52                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_40/CI
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.824 r  cpu/sccpu/al_unit/r_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.824    cpu/sccpu/al_unit/r_reg[18]_i_40_n_1
    SLICE_X31Y53                                                      r  cpu/sccpu/al_unit/r_reg[18]_i_22/CI
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.981 r  cpu/sccpu/al_unit/r_reg[18]_i_22/CO[1]
                         net (fo=37, routed)          2.236    81.217    cpu/sccpu/cpu_ref/r10_in[16]
    SLICE_X35Y40                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/I3
    SLICE_X35Y40         LUT5 (Prop_lut5_I3_O)        0.329    81.546 r  cpu/sccpu/cpu_ref/r_reg[15]_i_227/O
                         net (fo=1, routed)           0.000    81.546    cpu/sccpu/al_unit/array_reg_reg[25][31]_84[0]
    SLICE_X35Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_199/S[1]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.096 r  cpu/sccpu/al_unit/r_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    82.096    cpu/sccpu/al_unit/r_reg[15]_i_199_n_1
    SLICE_X35Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_174/CI
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.210 r  cpu/sccpu/al_unit/r_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    82.210    cpu/sccpu/al_unit/r_reg[15]_i_174_n_1
    SLICE_X35Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_149/CI
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.324 r  cpu/sccpu/al_unit/r_reg[15]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.324    cpu/sccpu/al_unit/r_reg[15]_i_149_n_1
    SLICE_X35Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_124/CI
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.438 r  cpu/sccpu/al_unit/r_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    82.438    cpu/sccpu/al_unit/r_reg[15]_i_124_n_1
    SLICE_X35Y44                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_99/CI
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.552 r  cpu/sccpu/al_unit/r_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    82.552    cpu/sccpu/al_unit/r_reg[15]_i_99_n_1
    SLICE_X35Y45                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_75/CI
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.666 r  cpu/sccpu/al_unit/r_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    82.666    cpu/sccpu/al_unit/r_reg[15]_i_75_n_1
    SLICE_X35Y46                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_40/CI
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.780 r  cpu/sccpu/al_unit/r_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    82.780    cpu/sccpu/al_unit/r_reg[15]_i_40_n_1
    SLICE_X35Y47                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_34/CI
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.894 r  cpu/sccpu/al_unit/r_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.894    cpu/sccpu/al_unit/r_reg[17]_i_34_n_1
    SLICE_X35Y48                                                      r  cpu/sccpu/al_unit/r_reg[17]_i_22/CI
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.051 r  cpu/sccpu/al_unit/r_reg[17]_i_22/CO[1]
                         net (fo=37, routed)          2.610    85.661    cpu/sccpu/cpu_ref/r10_in[15]
    SLICE_X39Y34                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/I3
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.329    85.990 r  cpu/sccpu/cpu_ref/r_reg[15]_i_223/O
                         net (fo=1, routed)           0.000    85.990    cpu/sccpu/al_unit/array_reg_reg[25][31]_85[0]
    SLICE_X39Y34                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_194/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.540 r  cpu/sccpu/al_unit/r_reg[15]_i_194/CO[3]
                         net (fo=1, routed)           0.000    86.540    cpu/sccpu/al_unit/r_reg[15]_i_194_n_1
    SLICE_X39Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_169/CI
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.654 r  cpu/sccpu/al_unit/r_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    86.654    cpu/sccpu/al_unit/r_reg[15]_i_169_n_1
    SLICE_X39Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_144/CI
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.768 r  cpu/sccpu/al_unit/r_reg[15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    86.768    cpu/sccpu/al_unit/r_reg[15]_i_144_n_1
    SLICE_X39Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_119/CI
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.882 r  cpu/sccpu/al_unit/r_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    86.882    cpu/sccpu/al_unit/r_reg[15]_i_119_n_1
    SLICE_X39Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_94/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.996 r  cpu/sccpu/al_unit/r_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.000    86.996    cpu/sccpu/al_unit/r_reg[15]_i_94_n_1
    SLICE_X39Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_70/CI
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.110 r  cpu/sccpu/al_unit/r_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    87.110    cpu/sccpu/al_unit/r_reg[15]_i_70_n_1
    SLICE_X39Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_35/CI
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.224 r  cpu/sccpu/al_unit/r_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.224    cpu/sccpu/al_unit/r_reg[15]_i_35_n_1
    SLICE_X39Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_15/CI
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.338 r  cpu/sccpu/al_unit/r_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.338    cpu/sccpu/al_unit/r_reg[15]_i_15_n_1
    SLICE_X39Y42                                                      r  cpu/sccpu/al_unit/r_reg[16]_i_21/CI
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.495 r  cpu/sccpu/al_unit/r_reg[16]_i_21/CO[1]
                         net (fo=37, routed)          2.079    89.574    cpu/sccpu/cpu_ref/r10_in[14]
    SLICE_X40Y35                                                      r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/I3
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.329    89.903 r  cpu/sccpu/cpu_ref/r_reg[15]_i_219/O
                         net (fo=1, routed)           0.000    89.903    cpu/sccpu/al_unit/array_reg_reg[25][31]_86[0]
    SLICE_X40Y35                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_193/S[1]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.453 r  cpu/sccpu/al_unit/r_reg[15]_i_193/CO[3]
                         net (fo=1, routed)           0.000    90.453    cpu/sccpu/al_unit/r_reg[15]_i_193_n_1
    SLICE_X40Y36                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_168/CI
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.567 r  cpu/sccpu/al_unit/r_reg[15]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.567    cpu/sccpu/al_unit/r_reg[15]_i_168_n_1
    SLICE_X40Y37                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_143/CI
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.681 r  cpu/sccpu/al_unit/r_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.681    cpu/sccpu/al_unit/r_reg[15]_i_143_n_1
    SLICE_X40Y38                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_118/CI
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.795 r  cpu/sccpu/al_unit/r_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.795    cpu/sccpu/al_unit/r_reg[15]_i_118_n_1
    SLICE_X40Y39                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_93/CI
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  cpu/sccpu/al_unit/r_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.909    cpu/sccpu/al_unit/r_reg[15]_i_93_n_1
    SLICE_X40Y40                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_69/CI
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  cpu/sccpu/al_unit/r_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    91.023    cpu/sccpu/al_unit/r_reg[15]_i_69_n_1
    SLICE_X40Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_34/CI
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  cpu/sccpu/al_unit/r_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    91.137    cpu/sccpu/al_unit/r_reg[15]_i_34_n_1
    SLICE_X40Y42                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_14/CI
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  cpu/sccpu/al_unit/r_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.251    cpu/sccpu/al_unit/r_reg[15]_i_14_n_1
    SLICE_X40Y43                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_5/CI
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.408 r  cpu/sccpu/al_unit/r_reg[15]_i_5/CO[1]
                         net (fo=37, routed)          2.239    93.647    cpu/sccpu/cpu_ref/r10_in[13]
    SLICE_X37Y33                                                      r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/I3
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.329    93.976 r  cpu/sccpu/cpu_ref/r_reg[14]_i_100/O
                         net (fo=1, routed)           0.000    93.976    cpu/sccpu/al_unit/array_reg_reg[25][31]_87[0]
    SLICE_X37Y33                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_87/S[1]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.526 r  cpu/sccpu/al_unit/r_reg[14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    94.526    cpu/sccpu/al_unit/r_reg[14]_i_87_n_1
    SLICE_X37Y34                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_77/CI
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.640 r  cpu/sccpu/al_unit/r_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    94.640    cpu/sccpu/al_unit/r_reg[14]_i_77_n_1
    SLICE_X37Y35                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_67/CI
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.754 r  cpu/sccpu/al_unit/r_reg[14]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.754    cpu/sccpu/al_unit/r_reg[14]_i_67_n_1
    SLICE_X37Y36                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_56/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.868 r  cpu/sccpu/al_unit/r_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.000    94.868    cpu/sccpu/al_unit/r_reg[14]_i_56_n_1
    SLICE_X37Y37                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_42/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.982 r  cpu/sccpu/al_unit/r_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    94.982    cpu/sccpu/al_unit/r_reg[14]_i_42_n_1
    SLICE_X37Y38                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_30/CI
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.096 r  cpu/sccpu/al_unit/r_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.096    cpu/sccpu/al_unit/r_reg[14]_i_30_n_1
    SLICE_X37Y39                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_17/CI
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.210 r  cpu/sccpu/al_unit/r_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.210    cpu/sccpu/al_unit/r_reg[14]_i_17_n_1
    SLICE_X37Y40                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_9/CI
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.324 r  cpu/sccpu/al_unit/r_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.324    cpu/sccpu/al_unit/r_reg[14]_i_9_n_1
    SLICE_X37Y41                                                      r  cpu/sccpu/al_unit/r_reg[14]_i_4/CI
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.481 r  cpu/sccpu/al_unit/r_reg[14]_i_4/CO[1]
                         net (fo=37, routed)          1.892    97.374    cpu/sccpu/cpu_ref/r10_in[12]
    SLICE_X38Y32                                                      r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/I3
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.329    97.703 r  cpu/sccpu/cpu_ref/r_reg[13]_i_97/O
                         net (fo=1, routed)           0.000    97.703    cpu/sccpu/al_unit/array_reg_reg[25][31]_88[0]
    SLICE_X38Y32                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_85/S[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.236 r  cpu/sccpu/al_unit/r_reg[13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    98.236    cpu/sccpu/al_unit/r_reg[13]_i_85_n_1
    SLICE_X38Y33                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_75/CI
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.353 r  cpu/sccpu/al_unit/r_reg[13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    98.353    cpu/sccpu/al_unit/r_reg[13]_i_75_n_1
    SLICE_X38Y34                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_65/CI
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.470 r  cpu/sccpu/al_unit/r_reg[13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    98.470    cpu/sccpu/al_unit/r_reg[13]_i_65_n_1
    SLICE_X38Y35                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_54/CI
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.587 r  cpu/sccpu/al_unit/r_reg[13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    98.587    cpu/sccpu/al_unit/r_reg[13]_i_54_n_1
    SLICE_X38Y36                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_42/CI
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.704 r  cpu/sccpu/al_unit/r_reg[13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.704    cpu/sccpu/al_unit/r_reg[13]_i_42_n_1
    SLICE_X38Y37                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_30/CI
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.821 r  cpu/sccpu/al_unit/r_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.821    cpu/sccpu/al_unit/r_reg[13]_i_30_n_1
    SLICE_X38Y38                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_17/CI
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  cpu/sccpu/al_unit/r_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.938    cpu/sccpu/al_unit/r_reg[13]_i_17_n_1
    SLICE_X38Y39                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_9/CI
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  cpu/sccpu/al_unit/r_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.055    cpu/sccpu/al_unit/r_reg[13]_i_9_n_1
    SLICE_X38Y40                                                      r  cpu/sccpu/al_unit/r_reg[13]_i_4/CI
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.212 r  cpu/sccpu/al_unit/r_reg[13]_i_4/CO[1]
                         net (fo=37, routed)          2.960   102.171    cpu/sccpu/al_unit/r10_in[13]
    SLICE_X39Y24                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_90/CYINIT
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.959 r  cpu/sccpu/al_unit/r_reg[12]_i_90/CO[3]
                         net (fo=1, routed)           0.009   102.968    cpu/sccpu/al_unit/r_reg[12]_i_90_n_1
    SLICE_X39Y25                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_81/CI
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.082 r  cpu/sccpu/al_unit/r_reg[12]_i_81/CO[3]
                         net (fo=1, routed)           0.000   103.082    cpu/sccpu/al_unit/r_reg[12]_i_81_n_1
    SLICE_X39Y26                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_71/CI
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.196 r  cpu/sccpu/al_unit/r_reg[12]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.196    cpu/sccpu/al_unit/r_reg[12]_i_71_n_1
    SLICE_X39Y27                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_60/CI
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.310 r  cpu/sccpu/al_unit/r_reg[12]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.310    cpu/sccpu/al_unit/r_reg[12]_i_60_n_1
    SLICE_X39Y28                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_47/CI
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.424 r  cpu/sccpu/al_unit/r_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.424    cpu/sccpu/al_unit/r_reg[12]_i_47_n_1
    SLICE_X39Y29                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_35/CI
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.538 r  cpu/sccpu/al_unit/r_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.538    cpu/sccpu/al_unit/r_reg[12]_i_35_n_1
    SLICE_X39Y30                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_22/CI
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.652 r  cpu/sccpu/al_unit/r_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.652    cpu/sccpu/al_unit/r_reg[12]_i_22_n_1
    SLICE_X39Y31                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_10/CI
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.766 r  cpu/sccpu/al_unit/r_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000   103.766    cpu/sccpu/al_unit/r_reg[12]_i_10_n_1
    SLICE_X39Y32                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_4/CI
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.923 r  cpu/sccpu/al_unit/r_reg[12]_i_4/CO[1]
                         net (fo=37, routed)          2.302   106.225    cpu/sccpu/cpu_ref/r10_in[10]
    SLICE_X37Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/I3
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.329   106.554 r  cpu/sccpu/cpu_ref/r_reg[11]_i_107/O
                         net (fo=1, routed)           0.000   106.554    cpu/sccpu/al_unit/array_reg_reg[25][31]_90[0]
    SLICE_X37Y23                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_99/S[1]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   107.104 r  cpu/sccpu/al_unit/r_reg[11]_i_99/CO[3]
                         net (fo=1, routed)           0.000   107.104    cpu/sccpu/al_unit/r_reg[11]_i_99_n_1
    SLICE_X37Y24                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_94/CI
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.218 r  cpu/sccpu/al_unit/r_reg[11]_i_94/CO[3]
                         net (fo=1, routed)           0.009   107.227    cpu/sccpu/al_unit/r_reg[11]_i_94_n_1
    SLICE_X37Y25                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_85/CI
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.341 r  cpu/sccpu/al_unit/r_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000   107.341    cpu/sccpu/al_unit/r_reg[11]_i_85_n_1
    SLICE_X37Y26                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_74/CI
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.455 r  cpu/sccpu/al_unit/r_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000   107.455    cpu/sccpu/al_unit/r_reg[11]_i_74_n_1
    SLICE_X37Y27                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_61/CI
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.569 r  cpu/sccpu/al_unit/r_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000   107.569    cpu/sccpu/al_unit/r_reg[11]_i_61_n_1
    SLICE_X37Y28                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_49/CI
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.683 r  cpu/sccpu/al_unit/r_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000   107.683    cpu/sccpu/al_unit/r_reg[11]_i_49_n_1
    SLICE_X37Y29                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_21/CI
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.797 r  cpu/sccpu/al_unit/r_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000   107.797    cpu/sccpu/al_unit/r_reg[11]_i_21_n_1
    SLICE_X37Y30                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_9/CI
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.911 r  cpu/sccpu/al_unit/r_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   107.911    cpu/sccpu/al_unit/r_reg[11]_i_9_n_1
    SLICE_X37Y31                                                      r  cpu/sccpu/al_unit/r_reg[11]_i_4/CI
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   108.068 r  cpu/sccpu/al_unit/r_reg[11]_i_4/CO[1]
                         net (fo=37, routed)          1.885   109.953    cpu/sccpu/cpu_ref/r10_in[9]
    SLICE_X40Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/I3
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.329   110.282 r  cpu/sccpu/cpu_ref/r_reg[10]_i_86/O
                         net (fo=1, routed)           0.000   110.282    cpu/sccpu/al_unit/array_reg_reg[25][31]_91[0]
    SLICE_X40Y25                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_78/S[1]
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.832 r  cpu/sccpu/al_unit/r_reg[10]_i_78/CO[3]
                         net (fo=1, routed)           0.000   110.832    cpu/sccpu/al_unit/r_reg[10]_i_78_n_1
    SLICE_X40Y26                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_73/CI
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.946 r  cpu/sccpu/al_unit/r_reg[10]_i_73/CO[3]
                         net (fo=1, routed)           0.000   110.946    cpu/sccpu/al_unit/r_reg[10]_i_73_n_1
    SLICE_X40Y27                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_68/CI
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.060 r  cpu/sccpu/al_unit/r_reg[10]_i_68/CO[3]
                         net (fo=1, routed)           0.000   111.060    cpu/sccpu/al_unit/r_reg[10]_i_68_n_1
    SLICE_X40Y28                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_58/CI
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.174 r  cpu/sccpu/al_unit/r_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000   111.174    cpu/sccpu/al_unit/r_reg[10]_i_58_n_1
    SLICE_X40Y29                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_45/CI
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.288 r  cpu/sccpu/al_unit/r_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000   111.288    cpu/sccpu/al_unit/r_reg[10]_i_45_n_1
    SLICE_X40Y30                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_33/CI
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.402 r  cpu/sccpu/al_unit/r_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000   111.402    cpu/sccpu/al_unit/r_reg[10]_i_33_n_1
    SLICE_X40Y31                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_18/CI
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.516 r  cpu/sccpu/al_unit/r_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000   111.516    cpu/sccpu/al_unit/r_reg[10]_i_18_n_1
    SLICE_X40Y32                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_9/CI
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.630 r  cpu/sccpu/al_unit/r_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   111.630    cpu/sccpu/al_unit/r_reg[10]_i_9_n_1
    SLICE_X40Y33                                                      r  cpu/sccpu/al_unit/r_reg[10]_i_4/CI
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.787 r  cpu/sccpu/al_unit/r_reg[10]_i_4/CO[1]
                         net (fo=37, routed)          1.743   113.530    cpu/sccpu/al_unit/r10_in[10]
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_76/I0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.329   113.859 r  cpu/sccpu/al_unit/r_reg[9]_i_76/O
                         net (fo=1, routed)           0.000   113.859    cpu/sccpu/al_unit/r_reg[9]_i_76_n_1
    SLICE_X43Y28                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_71/S[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.260 r  cpu/sccpu/al_unit/r_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000   114.260    cpu/sccpu/al_unit/r_reg[9]_i_71_n_1
    SLICE_X43Y29                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_66/CI
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.374 r  cpu/sccpu/al_unit/r_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000   114.374    cpu/sccpu/al_unit/r_reg[9]_i_66_n_1
    SLICE_X43Y30                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_61/CI
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.488 r  cpu/sccpu/al_unit/r_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000   114.488    cpu/sccpu/al_unit/r_reg[9]_i_61_n_1
    SLICE_X43Y31                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_55/CI
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.602 r  cpu/sccpu/al_unit/r_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000   114.602    cpu/sccpu/al_unit/r_reg[9]_i_55_n_1
    SLICE_X43Y32                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_42/CI
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.716 r  cpu/sccpu/al_unit/r_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000   114.716    cpu/sccpu/al_unit/r_reg[9]_i_42_n_1
    SLICE_X43Y33                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_30/CI
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.830 r  cpu/sccpu/al_unit/r_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000   114.830    cpu/sccpu/al_unit/r_reg[9]_i_30_n_1
    SLICE_X43Y34                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_17/CI
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.944 r  cpu/sccpu/al_unit/r_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000   114.944    cpu/sccpu/al_unit/r_reg[9]_i_17_n_1
    SLICE_X43Y35                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_9/CI
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.058 r  cpu/sccpu/al_unit/r_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.058    cpu/sccpu/al_unit/r_reg[9]_i_9_n_1
    SLICE_X43Y36                                                      r  cpu/sccpu/al_unit/r_reg[9]_i_4/CI
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   115.215 r  cpu/sccpu/al_unit/r_reg[9]_i_4/CO[1]
                         net (fo=37, routed)          2.149   117.365    cpu/sccpu/al_unit/r10_in[9]
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_68/I0
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.329   117.694 r  cpu/sccpu/al_unit/r_reg[8]_i_68/O
                         net (fo=1, routed)           0.000   117.694    cpu/sccpu/al_unit/r_reg[8]_i_68_n_1
    SLICE_X48Y28                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_62/S[3]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.095 r  cpu/sccpu/al_unit/r_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000   118.095    cpu/sccpu/al_unit/r_reg[8]_i_62_n_1
    SLICE_X48Y29                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_56/CI
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.209 r  cpu/sccpu/al_unit/r_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000   118.209    cpu/sccpu/al_unit/r_reg[8]_i_56_n_1
    SLICE_X48Y30                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_47/CI
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.323 r  cpu/sccpu/al_unit/r_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000   118.323    cpu/sccpu/al_unit/r_reg[8]_i_47_n_1
    SLICE_X48Y31                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_35/CI
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.437 r  cpu/sccpu/al_unit/r_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000   118.437    cpu/sccpu/al_unit/r_reg[8]_i_35_n_1
    SLICE_X48Y32                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_22/CI
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.551 r  cpu/sccpu/al_unit/r_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.551    cpu/sccpu/al_unit/r_reg[8]_i_22_n_1
    SLICE_X48Y33                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_10/CI
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.665 r  cpu/sccpu/al_unit/r_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.665    cpu/sccpu/al_unit/r_reg[8]_i_10_n_1
    SLICE_X48Y34                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_4/CI
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   118.822 r  cpu/sccpu/al_unit/r_reg[8]_i_4/CO[1]
                         net (fo=37, routed)          2.446   121.268    cpu/sccpu/al_unit/r10_in[8]
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_84/I0
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329   121.597 r  cpu/sccpu/al_unit/r_reg[7]_i_84/O
                         net (fo=1, routed)           0.000   121.597    cpu/sccpu/al_unit/r_reg[7]_i_84_n_1
    SLICE_X49Y24                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_79/S[3]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.998 r  cpu/sccpu/al_unit/r_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.009   122.007    cpu/sccpu/al_unit/r_reg[7]_i_79_n_1
    SLICE_X49Y25                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_74/CI
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.121 r  cpu/sccpu/al_unit/r_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000   122.121    cpu/sccpu/al_unit/r_reg[7]_i_74_n_1
    SLICE_X49Y26                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_69/CI
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.235 r  cpu/sccpu/al_unit/r_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000   122.235    cpu/sccpu/al_unit/r_reg[7]_i_69_n_1
    SLICE_X49Y27                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_63/CI
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.349 r  cpu/sccpu/al_unit/r_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000   122.349    cpu/sccpu/al_unit/r_reg[7]_i_63_n_1
    SLICE_X49Y28                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_56/CI
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.463 r  cpu/sccpu/al_unit/r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000   122.463    cpu/sccpu/al_unit/r_reg[7]_i_56_n_1
    SLICE_X49Y29                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_49/CI
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.577 r  cpu/sccpu/al_unit/r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   122.577    cpu/sccpu/al_unit/r_reg[7]_i_49_n_1
    SLICE_X49Y30                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_21/CI
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.691 r  cpu/sccpu/al_unit/r_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000   122.691    cpu/sccpu/al_unit/r_reg[7]_i_21_n_1
    SLICE_X49Y31                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_9/CI
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.805 r  cpu/sccpu/al_unit/r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   122.805    cpu/sccpu/al_unit/r_reg[7]_i_9_n_1
    SLICE_X49Y32                                                      r  cpu/sccpu/al_unit/r_reg[7]_i_4/CI
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   122.962 r  cpu/sccpu/al_unit/r_reg[7]_i_4/CO[1]
                         net (fo=37, routed)          2.131   125.093    cpu/sccpu/al_unit/r10_in[7]
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_59/I0
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.329   125.422 r  cpu/sccpu/al_unit/r_reg[6]_i_59/O
                         net (fo=1, routed)           0.000   125.422    cpu/sccpu/al_unit/r_reg[6]_i_59_n_1
    SLICE_X50Y25                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_54/S[3]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.798 r  cpu/sccpu/al_unit/r_reg[6]_i_54/CO[3]
                         net (fo=1, routed)           0.000   125.798    cpu/sccpu/al_unit/r_reg[6]_i_54_n_1
    SLICE_X50Y26                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_49/CI
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.915 r  cpu/sccpu/al_unit/r_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000   125.915    cpu/sccpu/al_unit/r_reg[6]_i_49_n_1
    SLICE_X50Y27                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_44/CI
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.032 r  cpu/sccpu/al_unit/r_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000   126.032    cpu/sccpu/al_unit/r_reg[6]_i_44_n_1
    SLICE_X50Y28                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_39/CI
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.149 r  cpu/sccpu/al_unit/r_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   126.149    cpu/sccpu/al_unit/r_reg[6]_i_39_n_1
    SLICE_X50Y29                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_31/CI
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.266 r  cpu/sccpu/al_unit/r_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000   126.266    cpu/sccpu/al_unit/r_reg[6]_i_31_n_1
    SLICE_X50Y30                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_24/CI
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.383 r  cpu/sccpu/al_unit/r_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   126.383    cpu/sccpu/al_unit/r_reg[6]_i_24_n_1
    SLICE_X50Y31                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_16/CI
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.500 r  cpu/sccpu/al_unit/r_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000   126.500    cpu/sccpu/al_unit/r_reg[6]_i_16_n_1
    SLICE_X50Y32                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_9/CI
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   126.617 r  cpu/sccpu/al_unit/r_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   126.617    cpu/sccpu/al_unit/r_reg[6]_i_9_n_1
    SLICE_X50Y33                                                      r  cpu/sccpu/al_unit/r_reg[6]_i_4/CI
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   126.774 r  cpu/sccpu/al_unit/r_reg[6]_i_4/CO[1]
                         net (fo=37, routed)          1.925   128.699    cpu/sccpu/cpu_ref/r10_in[4]
    SLICE_X51Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.332   129.031 r  cpu/sccpu/cpu_ref/r_reg[5]_i_292/O
                         net (fo=1, routed)           0.000   129.031    cpu/sccpu/al_unit/array_reg_reg[25][31]_96[0]
    SLICE_X51Y25                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_284/S[1]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.581 r  cpu/sccpu/al_unit/r_reg[5]_i_284/CO[3]
                         net (fo=1, routed)           0.000   129.581    cpu/sccpu/al_unit/r_reg[5]_i_284_n_1
    SLICE_X51Y26                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_252/CI
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.695 r  cpu/sccpu/al_unit/r_reg[5]_i_252/CO[3]
                         net (fo=1, routed)           0.000   129.695    cpu/sccpu/al_unit/r_reg[5]_i_252_n_1
    SLICE_X51Y27                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_206/CI
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.809 r  cpu/sccpu/al_unit/r_reg[5]_i_206/CO[3]
                         net (fo=1, routed)           0.000   129.809    cpu/sccpu/al_unit/r_reg[5]_i_206_n_1
    SLICE_X51Y28                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_165/CI
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.923 r  cpu/sccpu/al_unit/r_reg[5]_i_165/CO[3]
                         net (fo=1, routed)           0.000   129.923    cpu/sccpu/al_unit/r_reg[5]_i_165_n_1
    SLICE_X51Y29                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_129/CI
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.037 r  cpu/sccpu/al_unit/r_reg[5]_i_129/CO[3]
                         net (fo=1, routed)           0.000   130.037    cpu/sccpu/al_unit/r_reg[5]_i_129_n_1
    SLICE_X51Y30                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_95/CI
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.151 r  cpu/sccpu/al_unit/r_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000   130.151    cpu/sccpu/al_unit/r_reg[5]_i_95_n_1
    SLICE_X51Y31                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_67/CI
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.265 r  cpu/sccpu/al_unit/r_reg[5]_i_67/CO[3]
                         net (fo=1, routed)           0.000   130.265    cpu/sccpu/al_unit/r_reg[5]_i_67_n_1
    SLICE_X51Y32                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_42/CI
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.379 r  cpu/sccpu/al_unit/r_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000   130.379    cpu/sccpu/al_unit/r_reg[5]_i_42_n_1
    SLICE_X51Y33                                                      r  cpu/sccpu/al_unit/r_reg[5]_i_21/CI
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.536 r  cpu/sccpu/al_unit/r_reg[5]_i_21/CO[1]
                         net (fo=37, routed)          2.433   132.969    cpu/sccpu/al_unit/r10_in[5]
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_105/I0
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329   133.298 r  cpu/sccpu/al_unit/r_reg[4]_i_105/O
                         net (fo=1, routed)           0.000   133.298    cpu/sccpu/al_unit/r_reg[4]_i_105_n_1
    SLICE_X46Y25                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_99/S[3]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   133.674 r  cpu/sccpu/al_unit/r_reg[4]_i_99/CO[3]
                         net (fo=1, routed)           0.000   133.674    cpu/sccpu/al_unit/r_reg[4]_i_99_n_1
    SLICE_X46Y26                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_91/CI
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.791 r  cpu/sccpu/al_unit/r_reg[4]_i_91/CO[3]
                         net (fo=1, routed)           0.000   133.791    cpu/sccpu/al_unit/r_reg[4]_i_91_n_1
    SLICE_X46Y27                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_81/CI
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   133.908 r  cpu/sccpu/al_unit/r_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000   133.908    cpu/sccpu/al_unit/r_reg[4]_i_81_n_1
    SLICE_X46Y28                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_71/CI
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.025 r  cpu/sccpu/al_unit/r_reg[4]_i_71/CO[3]
                         net (fo=1, routed)           0.000   134.025    cpu/sccpu/al_unit/r_reg[4]_i_71_n_1
    SLICE_X46Y29                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_61/CI
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.142 r  cpu/sccpu/al_unit/r_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.000   134.142    cpu/sccpu/al_unit/r_reg[4]_i_61_n_1
    SLICE_X46Y30                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_48/CI
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.259 r  cpu/sccpu/al_unit/r_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   134.259    cpu/sccpu/al_unit/r_reg[4]_i_48_n_1
    SLICE_X46Y31                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_36/CI
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.376 r  cpu/sccpu/al_unit/r_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000   134.376    cpu/sccpu/al_unit/r_reg[4]_i_36_n_1
    SLICE_X46Y32                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_20/CI
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.493 r  cpu/sccpu/al_unit/r_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000   134.493    cpu/sccpu/al_unit/r_reg[4]_i_20_n_1
    SLICE_X46Y33                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_10/CI
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.650 r  cpu/sccpu/al_unit/r_reg[4]_i_10/CO[1]
                         net (fo=37, routed)          2.274   136.924    cpu/sccpu/cpu_ref/r10_in[2]
    SLICE_X45Y25                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/I1
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.332   137.256 r  cpu/sccpu/cpu_ref/r_reg[2]_i_145/O
                         net (fo=1, routed)           0.000   137.256    cpu/sccpu/al_unit/array_reg_reg[25][31]_98[0]
    SLICE_X45Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_129/S[1]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   137.806 r  cpu/sccpu/al_unit/r_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000   137.806    cpu/sccpu/al_unit/r_reg[2]_i_129_n_1
    SLICE_X45Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_119/CI
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.920 r  cpu/sccpu/al_unit/r_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000   137.920    cpu/sccpu/al_unit/r_reg[2]_i_119_n_1
    SLICE_X45Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_109/CI
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.034 r  cpu/sccpu/al_unit/r_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000   138.034    cpu/sccpu/al_unit/r_reg[2]_i_109_n_1
    SLICE_X45Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_99/CI
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.148 r  cpu/sccpu/al_unit/r_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000   138.148    cpu/sccpu/al_unit/r_reg[2]_i_99_n_1
    SLICE_X45Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_86/CI
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.262 r  cpu/sccpu/al_unit/r_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000   138.262    cpu/sccpu/al_unit/r_reg[2]_i_86_n_1
    SLICE_X45Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_74/CI
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.376 r  cpu/sccpu/al_unit/r_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000   138.376    cpu/sccpu/al_unit/r_reg[2]_i_74_n_1
    SLICE_X45Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_27/CI
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.490 r  cpu/sccpu/al_unit/r_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000   138.490    cpu/sccpu/al_unit/r_reg[2]_i_27_n_1
    SLICE_X45Y32                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_13/CI
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.604 r  cpu/sccpu/al_unit/r_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   138.604    cpu/sccpu/al_unit/r_reg[2]_i_13_n_1
    SLICE_X45Y33                                                      r  cpu/sccpu/al_unit/r_reg[3]_i_18/CI
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   138.761 r  cpu/sccpu/al_unit/r_reg[3]_i_18/CO[1]
                         net (fo=37, routed)          2.825   141.586    cpu/sccpu/cpu_ref/r10_in[1]
    SLICE_X42Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/I1
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.329   141.915 r  cpu/sccpu/cpu_ref/r_reg[2]_i_141/O
                         net (fo=1, routed)           0.000   141.915    cpu/sccpu/al_unit/array_reg_reg[25][31]_99[0]
    SLICE_X42Y23                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_128/S[1]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.448 r  cpu/sccpu/al_unit/r_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000   142.448    cpu/sccpu/al_unit/r_reg[2]_i_128_n_1
    SLICE_X42Y24                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_118/CI
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  cpu/sccpu/al_unit/r_reg[2]_i_118/CO[3]
                         net (fo=1, routed)           0.009   142.574    cpu/sccpu/al_unit/r_reg[2]_i_118_n_1
    SLICE_X42Y25                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_108/CI
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.691 r  cpu/sccpu/al_unit/r_reg[2]_i_108/CO[3]
                         net (fo=1, routed)           0.000   142.691    cpu/sccpu/al_unit/r_reg[2]_i_108_n_1
    SLICE_X42Y26                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_98/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.808 r  cpu/sccpu/al_unit/r_reg[2]_i_98/CO[3]
                         net (fo=1, routed)           0.000   142.808    cpu/sccpu/al_unit/r_reg[2]_i_98_n_1
    SLICE_X42Y27                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_85/CI
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.925 r  cpu/sccpu/al_unit/r_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   142.925    cpu/sccpu/al_unit/r_reg[2]_i_85_n_1
    SLICE_X42Y28                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_73/CI
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.042 r  cpu/sccpu/al_unit/r_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000   143.042    cpu/sccpu/al_unit/r_reg[2]_i_73_n_1
    SLICE_X42Y29                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_26/CI
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.159 r  cpu/sccpu/al_unit/r_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000   143.159    cpu/sccpu/al_unit/r_reg[2]_i_26_n_1
    SLICE_X42Y30                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_12/CI
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.276 r  cpu/sccpu/al_unit/r_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000   143.276    cpu/sccpu/al_unit/r_reg[2]_i_12_n_1
    SLICE_X42Y31                                                      r  cpu/sccpu/al_unit/r_reg[2]_i_5/CI
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.433 r  cpu/sccpu/al_unit/r_reg[2]_i_5/CO[1]
                         net (fo=37, routed)          2.424   145.857    cpu/sccpu/cpu_ref/r10_in[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/I1
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.332   146.189 r  cpu/sccpu/cpu_ref/r_reg[1]_i_145/O
                         net (fo=1, routed)           0.000   146.189    cpu/sccpu/al_unit/array_reg_reg[25][31]_100[0]
    SLICE_X41Y23                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_137/S[1]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.739 r  cpu/sccpu/al_unit/r_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000   146.739    cpu/sccpu/al_unit/r_reg[1]_i_137_n_1
    SLICE_X41Y24                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_126/CI
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.853 r  cpu/sccpu/al_unit/r_reg[1]_i_126/CO[3]
                         net (fo=1, routed)           0.009   146.862    cpu/sccpu/al_unit/r_reg[1]_i_126_n_1
    SLICE_X41Y25                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_111/CI
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.976 r  cpu/sccpu/al_unit/r_reg[1]_i_111/CO[3]
                         net (fo=1, routed)           0.000   146.976    cpu/sccpu/al_unit/r_reg[1]_i_111_n_1
    SLICE_X41Y26                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_96/CI
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.090 r  cpu/sccpu/al_unit/r_reg[1]_i_96/CO[3]
                         net (fo=1, routed)           0.000   147.090    cpu/sccpu/al_unit/r_reg[1]_i_96_n_1
    SLICE_X41Y27                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_81/CI
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.204 r  cpu/sccpu/al_unit/r_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000   147.204    cpu/sccpu/al_unit/r_reg[1]_i_81_n_1
    SLICE_X41Y28                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_63/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.318 r  cpu/sccpu/al_unit/r_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000   147.318    cpu/sccpu/al_unit/r_reg[1]_i_63_n_1
    SLICE_X41Y29                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_46/CI
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.432 r  cpu/sccpu/al_unit/r_reg[1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   147.432    cpu/sccpu/al_unit/r_reg[1]_i_46_n_1
    SLICE_X41Y30                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_29/CI
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   147.546 r  cpu/sccpu/al_unit/r_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   147.546    cpu/sccpu/al_unit/r_reg[1]_i_29_n_1
    SLICE_X41Y31                                                      r  cpu/sccpu/al_unit/r_reg[1]_i_14/CI
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   147.703 r  cpu/sccpu/al_unit/r_reg[1]_i_14/CO[1]
                         net (fo=37, routed)          1.971   149.674    cpu/sccpu/al_unit/r10_in[1]
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_211/I0
    SLICE_X36Y25         LUT3 (Prop_lut3_I0_O)        0.329   150.003 r  cpu/sccpu/al_unit/r_reg[0]_i_211/O
                         net (fo=1, routed)           0.000   150.003    cpu/sccpu/al_unit/r_reg[0]_i_211_n_1
    SLICE_X36Y25                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_201/S[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   150.404 r  cpu/sccpu/al_unit/r_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000   150.404    cpu/sccpu/al_unit/r_reg[0]_i_201_n_1
    SLICE_X36Y26                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_191/CI
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.518 r  cpu/sccpu/al_unit/r_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000   150.518    cpu/sccpu/al_unit/r_reg[0]_i_191_n_1
    SLICE_X36Y27                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_181/CI
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.632 r  cpu/sccpu/al_unit/r_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000   150.632    cpu/sccpu/al_unit/r_reg[0]_i_181_n_1
    SLICE_X36Y28                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_164/CI
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.746 r  cpu/sccpu/al_unit/r_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000   150.746    cpu/sccpu/al_unit/r_reg[0]_i_164_n_1
    SLICE_X36Y29                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_149/CI
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.860 r  cpu/sccpu/al_unit/r_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000   150.860    cpu/sccpu/al_unit/r_reg[0]_i_149_n_1
    SLICE_X36Y30                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_119/CI
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.974 r  cpu/sccpu/al_unit/r_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000   150.974    cpu/sccpu/al_unit/r_reg[0]_i_119_n_1
    SLICE_X36Y31                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_68/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.088 r  cpu/sccpu/al_unit/r_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   151.088    cpu/sccpu/al_unit/r_reg[0]_i_68_n_1
    SLICE_X36Y32                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_38/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.202 r  cpu/sccpu/al_unit/r_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   151.202    cpu/sccpu/al_unit/r_reg[0]_i_38_n_1
    SLICE_X36Y33                                                      r  cpu/sccpu/al_unit/r_reg[0]_i_15/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   151.473 f  cpu/sccpu/al_unit/r_reg[0]_i_15/CO[0]
                         net (fo=2, routed)           0.659   152.131    cpu/sccpu/al_unit/r10_in[0]
    SLICE_X37Y32                                                      f  cpu/sccpu/al_unit/r_reg[4]_i_23/I0
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.398   152.529 r  cpu/sccpu/al_unit/r_reg[4]_i_23/O
                         net (fo=1, routed)           0.689   153.219    cpu/sccpu/al_unit/r_reg[4]_i_23_n_1
    SLICE_X42Y38                                                      r  cpu/sccpu/al_unit/r_reg[4]_i_11/CYINIT
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   154.022 r  cpu/sccpu/al_unit/r_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000   154.022    cpu/sccpu/al_unit/r_reg[4]_i_11_n_1
    SLICE_X42Y39                                                      r  cpu/sccpu/al_unit/r_reg[8]_i_5/CI
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.139 r  cpu/sccpu/al_unit/r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.139    cpu/sccpu/al_unit/r_reg[8]_i_5_n_1
    SLICE_X42Y40                                                      r  cpu/sccpu/al_unit/r_reg[12]_i_5/CI
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.256 r  cpu/sccpu/al_unit/r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000   154.256    cpu/sccpu/al_unit/r_reg[12]_i_5_n_1
    SLICE_X42Y41                                                      r  cpu/sccpu/al_unit/r_reg[15]_i_6/CI
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.373 r  cpu/sccpu/al_unit/r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000   154.373    cpu/sccpu/al_unit/r_reg[15]_i_6_n_1
    SLICE_X42Y42                                                      r  cpu/sccpu/al_unit/r_reg[20]_i_9/CI
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   154.490 r  cpu/sccpu/al_unit/r_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000   154.490    cpu/sccpu/al_unit/r_reg[20]_i_9_n_1
    SLICE_X42Y43                                                      r  cpu/sccpu/al_unit/r_reg[23]_i_14/CI
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   154.813 r  cpu/sccpu/al_unit/r_reg[23]_i_14/O[1]
                         net (fo=1, routed)           1.147   155.960    cpu/imem/r1[21]
    SLICE_X43Y39                                                      r  cpu/imem/r_reg[22]_i_3/I4
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.306   156.266 r  cpu/imem/r_reg[22]_i_3/O
                         net (fo=1, routed)           0.619   156.885    cpu/imem/r_reg[22]_i_3_n_1
    SLICE_X36Y35                                                      r  cpu/imem/r_reg[22]_i_1/I4
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124   157.009 r  cpu/imem/r_reg[22]_i_1/O
                         net (fo=1, routed)           0.961   157.970    cpu/sccpu/al_unit/p_1_out__2_8[22]
    SLICE_X30Y36         LDCE                                         r  cpu/sccpu/al_unit/r_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK65/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.262ns (50.194%)  route 1.252ns (49.806%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.753    -0.410    LED_OBUF[1]
    K15                                                               r  LED_OBUF[1]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         1.236     0.826 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.826    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.614ns  (logic 0.424ns (26.277%)  route 1.190ns (73.723%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.639    -0.525    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X26Y44         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/Q
                         net (fo=2, routed)           0.154    -0.230    cpu/sccpu/cpu_ref/array_reg_reg[10]_9[30]
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_161/I1
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.185 r  cpu/sccpu/cpu_ref/p_1_out__0_i_161/O
                         net (fo=1, routed)           0.000    -0.185    cpu/sccpu/cpu_ref/p_1_out__0_i_161_n_1
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_68/I0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.123 r  cpu/sccpu/cpu_ref/p_1_out__0_i_68/O
                         net (fo=2, routed)           0.000    -0.123    cpu/sccpu/cpu_ref/p_1_out__0_i_68_n_1
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_20/I1
    SLICE_X24Y45         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.104 r  cpu/sccpu/cpu_ref/p_1_out__0_i_20/O
                         net (fo=2, routed)           0.137     0.033    cpu/sccpu/cpu_ref/p_1_out__0_i_20_n_1
    SLICE_X23Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_3/I0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.112     0.145 r  cpu/sccpu/cpu_ref/p_1_out__0_i_3/O
                         net (fo=31, routed)          0.512     0.657    cpu/imem/array_reg_reg[25][31][22]
    SLICE_X28Y35                                                      r  cpu/imem/r_reg[0]_i_1/I2
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.045     0.702 r  cpu/imem/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.387     1.089    cpu/sccpu/al_unit/p_1_out__2_8[0]
    SLICE_X24Y36         LDCE                                         r  cpu/sccpu/al_unit/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/addsub/negative_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 0.616ns (36.247%)  route 1.083ns (63.753%))
  Logic Levels:           6  (CARRY4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.639    -0.525    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X26Y44         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/Q
                         net (fo=2, routed)           0.154    -0.230    cpu/sccpu/cpu_ref/array_reg_reg[10]_9[30]
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_161/I1
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.185 r  cpu/sccpu/cpu_ref/p_1_out__0_i_161/O
                         net (fo=1, routed)           0.000    -0.185    cpu/sccpu/cpu_ref/p_1_out__0_i_161_n_1
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_68/I0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.123 r  cpu/sccpu/cpu_ref/p_1_out__0_i_68/O
                         net (fo=2, routed)           0.000    -0.123    cpu/sccpu/cpu_ref/p_1_out__0_i_68_n_1
    SLICE_X24Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_20/I1
    SLICE_X24Y45         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.104 r  cpu/sccpu/cpu_ref/p_1_out__0_i_20/O
                         net (fo=2, routed)           0.137     0.033    cpu/sccpu/cpu_ref/p_1_out__0_i_20_n_1
    SLICE_X23Y45                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_3/I0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.112     0.145 r  cpu/sccpu/cpu_ref/p_1_out__0_i_3/O
                         net (fo=31, routed)          0.420     0.565    cpu/sccpu/cpu_ref/B[11]
    SLICE_X32Y41                                                      r  cpu/sccpu/cpu_ref/negative_reg_i_3/DI[2]
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.692 r  cpu/sccpu/cpu_ref/negative_reg_i_3/O[3]
                         net (fo=1, routed)           0.117     0.809    cpu/sccpu/cpu_ref/negative_reg_i_3_n_5
    SLICE_X34Y40                                                      r  cpu/sccpu/cpu_ref/negative_reg_i_1/I0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.110     0.919 r  cpu/sccpu/cpu_ref/negative_reg_i_1/O
                         net (fo=2, routed)           0.256     1.175    cpu/sccpu/al_unit/addsub/array_reg_reg[25][30][0]
    SLICE_X35Y36         LDCE                                         r  cpu/sccpu/al_unit/addsub/negative_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 0.469ns (25.437%)  route 1.375ns (74.563%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.639    -0.525    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X26Y44         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/Q
                         net (fo=2, routed)           0.154    -0.230    cpu/sccpu/cpu_ref/array_reg_reg[10]_9[30]
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_161/I1
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.185 f  cpu/sccpu/cpu_ref/p_1_out__0_i_161/O
                         net (fo=1, routed)           0.000    -0.185    cpu/sccpu/cpu_ref/p_1_out__0_i_161_n_1
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_68/I0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.123 f  cpu/sccpu/cpu_ref/p_1_out__0_i_68/O
                         net (fo=2, routed)           0.000    -0.123    cpu/sccpu/cpu_ref/p_1_out__0_i_68_n_1
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_20/I1
    SLICE_X24Y45         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.104 f  cpu/sccpu/cpu_ref/p_1_out__0_i_20/O
                         net (fo=2, routed)           0.137     0.033    cpu/sccpu/cpu_ref/p_1_out__0_i_20_n_1
    SLICE_X23Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_3/I0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.112     0.145 f  cpu/sccpu/cpu_ref/p_1_out__0_i_3/O
                         net (fo=31, routed)          0.405     0.550    cpu/sccpu/cpu_ref/B[11]
    SLICE_X28Y34                                                      f  cpu/sccpu/cpu_ref/r_reg[1]_i_4/I5
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.595 r  cpu/sccpu/cpu_ref/r_reg[1]_i_4/O
                         net (fo=1, routed)           0.239     0.834    cpu/imem/array_reg_reg[25][26]_1
    SLICE_X30Y31                                                      r  cpu/imem/r_reg[1]_i_1/I3
    SLICE_X30Y31         LUT5 (Prop_lut5_I3_O)        0.045     0.879 r  cpu/imem/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.440     1.319    cpu/sccpu/al_unit/p_1_out__2_8[1]
    SLICE_X24Y36         LDCE                                         r  cpu/sccpu/al_unit/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 0.514ns (26.391%)  route 1.434ns (73.609%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.567    -0.597    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X45Y57         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu/sccpu/cpu_ref/array_reg_reg[2][26]/Q
                         net (fo=2, routed)           0.120    -0.336    cpu/sccpu/cpu_ref/array_reg_reg[2]_1[26]
    SLICE_X47Y56                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_177/I5
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  cpu/sccpu/cpu_ref/p_1_out__0_i_177/O
                         net (fo=1, routed)           0.000    -0.291    cpu/sccpu/cpu_ref/p_1_out__0_i_177_n_1
    SLICE_X47Y56                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_92/I0
    SLICE_X47Y56         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.229 r  cpu/sccpu/cpu_ref/p_1_out__0_i_92/O
                         net (fo=2, routed)           0.000    -0.229    cpu/sccpu/cpu_ref/p_1_out__0_i_92_n_1
    SLICE_X47Y56                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_32/I1
    SLICE_X47Y56         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.210 r  cpu/sccpu/cpu_ref/p_1_out__0_i_32/O
                         net (fo=2, routed)           0.239     0.029    cpu/sccpu/cpu_ref/p_1_out__0_1
    SLICE_X44Y55                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_7/I0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.112     0.141 r  cpu/sccpu/cpu_ref/p_1_out__0_i_7/O
                         net (fo=31, routed)          0.557     0.698    cpu/imem/array_reg_reg[25][31][18]
    SLICE_X35Y38                                                      r  cpu/imem/r_reg[26]_i_10/I4
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.743 r  cpu/imem/r_reg[26]_i_10/O
                         net (fo=2, routed)           0.152     0.895    cpu/imem/sccpu/al_unit/Logical[26]
    SLICE_X36Y37                                                      r  cpu/imem/r_reg[26]_i_4/I3
    SLICE_X36Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.940 r  cpu/imem/r_reg[26]_i_4/O
                         net (fo=1, routed)           0.099     1.039    cpu/imem/r_reg[26]_i_4_n_1
    SLICE_X36Y37                                                      r  cpu/imem/r_reg[26]_i_1/I5
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.084 r  cpu/imem/r_reg[26]_i_1/O
                         net (fo=1, routed)           0.267     1.350    cpu/sccpu/al_unit/p_1_out__2_8[26]
    SLICE_X25Y37         LDCE                                         r  cpu/sccpu/al_unit/r_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[13][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 0.503ns (24.566%)  route 1.545ns (75.434%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.566    -0.598    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X49Y54         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[13][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu/sccpu/cpu_ref/array_reg_reg[13][24]/Q
                         net (fo=2, routed)           0.130    -0.327    cpu/sccpu/cpu_ref/array_reg_reg[13]_12[24]
    SLICE_X44Y54                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_108/I1
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  cpu/sccpu/cpu_ref/p_1_out__0_i_108/O
                         net (fo=1, routed)           0.000    -0.282    cpu/sccpu/cpu_ref/p_1_out__0_i_108_n_1
    SLICE_X44Y54                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_39/I1
    SLICE_X44Y54         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.208 r  cpu/sccpu/cpu_ref/p_1_out__0_i_39/O
                         net (fo=2, routed)           0.277     0.068    cpu/sccpu/cpu_ref/p_1_out__0_i_39_n_1
    SLICE_X43Y54                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_9/I2
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.108     0.176 r  cpu/sccpu/cpu_ref/p_1_out__0_i_9/O
                         net (fo=32, routed)          0.563     0.739    cpu/imem/array_reg_reg[25][31][17]
    SLICE_X37Y42                                                      r  cpu/imem/r_reg[24]_i_8/I4
    SLICE_X37Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.784 r  cpu/imem/r_reg[24]_i_8/O
                         net (fo=2, routed)           0.147     0.931    cpu/imem/sccpu/al_unit/Logical[24]
    SLICE_X37Y42                                                      r  cpu/imem/r_reg[24]_i_3/I1
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.976 r  cpu/imem/r_reg[24]_i_3/O
                         net (fo=1, routed)           0.162     1.138    cpu/imem/r_reg[24]_i_3_n_1
    SLICE_X30Y42                                                      r  cpu/imem/r_reg[24]_i_1/I4
    SLICE_X30Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.183 r  cpu/imem/r_reg[24]_i_1/O
                         net (fo=1, routed)           0.266     1.449    cpu/sccpu/al_unit/p_1_out__2_8[24]
    SLICE_X21Y43         LDCE                                         r  cpu/sccpu/al_unit/r_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[13][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/zero_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 0.733ns (36.842%)  route 1.257ns (63.158%))
  Logic Levels:           8  (CARRY4=3 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.629    -0.535    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X36Y19         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[13][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  cpu/sccpu/cpu_ref/array_reg_reg[13][6]/Q
                         net (fo=2, routed)           0.109    -0.285    cpu/sccpu/cpu_ref/array_reg_reg[13]_12[6]
    SLICE_X35Y19                                                      r  cpu/sccpu/cpu_ref/p_1_out_i_156/I1
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  cpu/sccpu/cpu_ref/p_1_out_i_156/O
                         net (fo=1, routed)           0.000    -0.240    cpu/sccpu/cpu_ref/p_1_out_i_156_n_1
    SLICE_X35Y19                                                      r  cpu/sccpu/cpu_ref/p_1_out_i_79/I1
    SLICE_X35Y19         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.175 r  cpu/sccpu/cpu_ref/p_1_out_i_79/O
                         net (fo=2, routed)           0.141    -0.034    cpu/sccpu/cpu_ref/p_1_out_i_79_n_1
    SLICE_X37Y19                                                      r  cpu/sccpu/cpu_ref/p_1_out_i_27/I2
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.108     0.074 r  cpu/sccpu/cpu_ref/p_1_out_i_27/O
                         net (fo=28, routed)          0.403     0.477    cpu/sccpu/cpu_ref/p_1_out[1]
    SLICE_X29Y24                                                      r  cpu/sccpu/cpu_ref/zero_reg_i_51/I3
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.522 r  cpu/sccpu/cpu_ref/zero_reg_i_51/O
                         net (fo=1, routed)           0.000     0.522    cpu/sccpu/cpu_ref/zero_reg_i_51_n_1
    SLICE_X29Y24                                                      r  cpu/sccpu/cpu_ref/zero_reg_i_33/S[2]
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.637 r  cpu/sccpu/cpu_ref/zero_reg_i_33/CO[3]
                         net (fo=1, routed)           0.009     0.646    cpu/sccpu/cpu_ref/zero_reg_i_33_n_1
    SLICE_X29Y25                                                      r  cpu/sccpu/cpu_ref/zero_reg_i_10/CI
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.685 r  cpu/sccpu/cpu_ref/zero_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.685    cpu/sccpu/cpu_ref/zero_reg_i_10_n_1
    SLICE_X29Y26                                                      r  cpu/sccpu/cpu_ref/zero_reg_i_3/CI
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.750 r  cpu/sccpu/cpu_ref/zero_reg_i_3/CO[2]
                         net (fo=1, routed)           0.417     1.167    cpu/imem/array_reg_reg[25][31]_22[0]
    SLICE_X35Y34                                                      r  cpu/imem/zero_reg_i_1/I0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.110     1.277 r  cpu/imem/zero_reg_i_1/O
                         net (fo=1, routed)           0.178     1.455    cpu/sccpu/al_unit/array_reg_reg[25][31]
    SLICE_X28Y34         LDCE                                         r  cpu/sccpu/al_unit/zero_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 0.469ns (23.455%)  route 1.531ns (76.545%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.639    -0.525    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X26Y44         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  cpu/sccpu/cpu_ref/array_reg_reg[10][30]/Q
                         net (fo=2, routed)           0.154    -0.230    cpu/sccpu/cpu_ref/array_reg_reg[10]_9[30]
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_161/I1
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.185 f  cpu/sccpu/cpu_ref/p_1_out__0_i_161/O
                         net (fo=1, routed)           0.000    -0.185    cpu/sccpu/cpu_ref/p_1_out__0_i_161_n_1
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_68/I0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.123 f  cpu/sccpu/cpu_ref/p_1_out__0_i_68/O
                         net (fo=2, routed)           0.000    -0.123    cpu/sccpu/cpu_ref/p_1_out__0_i_68_n_1
    SLICE_X24Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_20/I1
    SLICE_X24Y45         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.104 f  cpu/sccpu/cpu_ref/p_1_out__0_i_20/O
                         net (fo=2, routed)           0.137     0.033    cpu/sccpu/cpu_ref/p_1_out__0_i_20_n_1
    SLICE_X23Y45                                                      f  cpu/sccpu/cpu_ref/p_1_out__0_i_3/I0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.112     0.145 f  cpu/sccpu/cpu_ref/p_1_out__0_i_3/O
                         net (fo=31, routed)          0.741     0.886    cpu/sccpu/cpu_ref/B[11]
    SLICE_X39Y33                                                      f  cpu/sccpu/cpu_ref/r_reg[2]_i_2/I3
    SLICE_X39Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.931 r  cpu/sccpu/cpu_ref/r_reg[2]_i_2/O
                         net (fo=1, routed)           0.137     1.068    cpu/imem/array_reg_reg[25][30]_0
    SLICE_X39Y33                                                      r  cpu/imem/r_reg[2]_i_1/I0
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.113 r  cpu/imem/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.362     1.475    cpu/sccpu/al_unit/p_1_out__2_8[2]
    SLICE_X39Y40         LDCE                                         r  cpu/sccpu/al_unit/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[25][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 0.828ns (41.384%)  route 1.173ns (58.616%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.639    -0.525    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X20Y40         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[25][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cpu/sccpu/cpu_ref/array_reg_reg[25][18]/Q
                         net (fo=2, routed)           0.168    -0.216    cpu/sccpu/cpu_ref/array_reg_reg[25]_24[18]
    SLICE_X20Y41                                                      r  cpu/sccpu/cpu_ref/cp0_empty[0][18]_i_8/I0
    SLICE_X20Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  cpu/sccpu/cpu_ref/cp0_empty[0][18]_i_8/O
                         net (fo=1, routed)           0.000    -0.171    cpu/sccpu/cpu_ref/cp0_empty[0][18]_i_8_n_1
    SLICE_X20Y41                                                      r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][18]_i_3/I0
    SLICE_X20Y41         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.100 r  cpu/sccpu/cpu_ref/cp0_empty_reg[0][18]_i_3/O
                         net (fo=2, routed)           0.000    -0.100    cpu/sccpu/cpu_ref/cp0_empty_reg[0][18]_i_3_n_1
    SLICE_X20Y41                                                      r  cpu/sccpu/cpu_ref/p_1_out_i_44/I0
    SLICE_X20Y41         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.077 r  cpu/sccpu/cpu_ref/p_1_out_i_44/O
                         net (fo=1, routed)           0.112     0.035    cpu/imem/array_reg_reg[25][18]
    SLICE_X22Y41                                                      r  cpu/imem/p_1_out_i_15/I3
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.112     0.147 r  cpu/imem/p_1_out_i_15/O
                         net (fo=94, routed)          0.293     0.440    cpu/sccpu/al_unit/alub[18]
    SLICE_X24Y39                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_51/I1
    SLICE_X24Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.485 r  cpu/sccpu/al_unit/r_reg[30]_i_51/O
                         net (fo=1, routed)           0.000     0.485    cpu/sccpu/al_unit/r_reg[30]_i_51_n_1
    SLICE_X24Y39                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_37/S[3]
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.600 r  cpu/sccpu/al_unit/r_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.600    cpu/sccpu/al_unit/r_reg[30]_i_37_n_1
    SLICE_X24Y40                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_22/CI
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.639 r  cpu/sccpu/al_unit/r_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     0.639    cpu/sccpu/al_unit/r_reg[30]_i_22_n_1
    SLICE_X24Y41                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_12/CI
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.678 r  cpu/sccpu/al_unit/r_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.678    cpu/sccpu/al_unit/r_reg[30]_i_12_n_1
    SLICE_X24Y42                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_5/CI
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.717 r  cpu/sccpu/al_unit/r_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.717    cpu/sccpu/al_unit/r_reg[30]_i_5_n_1
    SLICE_X24Y43                                                      r  cpu/sccpu/al_unit/r_reg[30]_i_2/CI
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.762 r  cpu/sccpu/al_unit/r_reg[30]_i_2/CO[1]
                         net (fo=36, routed)          0.381     1.143    cpu/imem/r0[30]
    SLICE_X32Y42                                                      r  cpu/imem/r_reg[30]_i_1/I1
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.114     1.257 r  cpu/imem/r_reg[30]_i_1/O
                         net (fo=1, routed)           0.219     1.476    cpu/sccpu/al_unit/p_1_out__2_8[30]
    SLICE_X24Y43         LDCE                                         r  cpu/sccpu/al_unit/r_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/sccpu/cpu_ref/array_reg_reg[12][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cpu/sccpu/al_unit/r_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 0.526ns (25.388%)  route 1.546ns (74.612%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.632    -0.532    cpu/sccpu/cpu_ref/clk_out1
    SLICE_X46Y44         FDRE                                         r  cpu/sccpu/cpu_ref/array_reg_reg[12][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  cpu/sccpu/cpu_ref/array_reg_reg[12][25]/Q
                         net (fo=2, routed)           0.120    -0.248    cpu/sccpu/cpu_ref/array_reg_reg[12]_11[25]
    SLICE_X45Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_98/I1
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  cpu/sccpu/cpu_ref/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.000    -0.203    cpu/sccpu/cpu_ref/p_1_out__0_i_98_n_1
    SLICE_X45Y44                                                      r  cpu/sccpu/cpu_ref/p_1_out__0_i_35/I1
    SLICE_X45Y44         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.129 r  cpu/sccpu/cpu_ref/p_1_out__0_i_35/O
                         net (fo=1, routed)           0.167     0.038    cpu/imem/array_reg_reg[24][25]
    SLICE_X40Y44                                                      r  cpu/imem/p_1_out__0_i_8/I1
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.108     0.146 r  cpu/imem/p_1_out__0_i_8/O
                         net (fo=31, routed)          0.496     0.642    cpu/imem/alua[7]
    SLICE_X35Y38                                                      r  cpu/imem/r_reg[25]_i_10/I4
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.687 r  cpu/imem/r_reg[25]_i_10/O
                         net (fo=2, routed)           0.255     0.942    cpu/imem/sccpu/al_unit/Logical[25]
    SLICE_X36Y36                                                      r  cpu/imem/r_reg[25]_i_4/I3
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.045     0.987 r  cpu/imem/r_reg[25]_i_4/O
                         net (fo=1, routed)           0.099     1.085    cpu/imem/r_reg[25]_i_4_n_1
    SLICE_X36Y36                                                      r  cpu/imem/r_reg[25]_i_1/I5
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.130 r  cpu/imem/r_reg[25]_i_1/O
                         net (fo=1, routed)           0.410     1.540    cpu/sccpu/al_unit/p_1_out__2_8[25]
    SLICE_X22Y45         LDCE                                         r  cpu/sccpu/al_unit/r_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK65/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK65/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    25.000    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  CLK65/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    CLK65/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17                                                    f  CLK65/inst/clkf_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  CLK65/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    CLK65/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLK65/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK65/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK65/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17                                                    r  CLK65/inst/clkf_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLK65/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLK65/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK65/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK65/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    25.000    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  CLK65/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    CLK65/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17                                                    f  CLK65/inst/clkf_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  CLK65/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    CLK65/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLK65/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK65/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK65/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17                                                    r  CLK65/inst/clkf_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLK65/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLK65/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         12636 Endpoints
Min Delay         12636 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[12][12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        27.133ns  (logic 1.631ns (6.011%)  route 25.502ns (93.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.491    27.133    cpu/sccpu/SR[0]
    SLICE_X4Y64          FDCE                                         f  cpu/sccpu/cp0_empty_reg[12][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/sccpu/cp0_empty_reg[12][12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[12][24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        27.133ns  (logic 1.631ns (6.011%)  route 25.502ns (93.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.491    27.133    cpu/sccpu/SR[0]
    SLICE_X4Y64          FDCE                                         f  cpu/sccpu/cp0_empty_reg[12][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/sccpu/cp0_empty_reg[12][24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[7][27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        27.129ns  (logic 1.631ns (6.012%)  route 25.498ns (93.988%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.487    27.129    cpu/sccpu/SR[0]
    SLICE_X5Y64          FDCE                                         f  cpu/sccpu/cp0_empty_reg[7][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X5Y64          FDCE                                         r  cpu/sccpu/cp0_empty_reg[7][27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.987ns  (logic 1.631ns (6.044%)  route 25.356ns (93.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.346    26.987    cpu/sccpu/SR[0]
    SLICE_X4Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[0][14]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[0][15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.987ns  (logic 1.631ns (6.044%)  route 25.356ns (93.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.346    26.987    cpu/sccpu/SR[0]
    SLICE_X4Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[0][15]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[0][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.987ns  (logic 1.631ns (6.044%)  route 25.356ns (93.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.346    26.987    cpu/sccpu/SR[0]
    SLICE_X4Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[0][18]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[0][24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.987ns  (logic 1.631ns (6.044%)  route 25.356ns (93.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.346    26.987    cpu/sccpu/SR[0]
    SLICE_X4Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[0][24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[0][27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.987ns  (logic 1.631ns (6.044%)  route 25.356ns (93.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.346    26.987    cpu/sccpu/SR[0]
    SLICE_X4Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[0][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[0][27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.983ns  (logic 1.631ns (6.045%)  route 25.352ns (93.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.341    26.983    cpu/sccpu/SR[0]
    SLICE_X5Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X5Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[1][14]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[1][15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.983ns  (logic 1.631ns (6.045%)  route 25.352ns (93.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.341    26.983    cpu/sccpu/SR[0]
    SLICE_X5Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X5Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[1][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/WADR7
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.158ns (54.256%)  route 0.133ns (45.744%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[9]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[9]/Q
                         net (fo=1283, routed)        0.133     0.291    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A7
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/WADR7
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.158ns (54.256%)  route 0.133ns (45.744%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[9]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[9]/Q
                         net (fo=1283, routed)        0.133     0.291    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A7
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/WADR7
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.158ns (54.256%)  route 0.133ns (45.744%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[9]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[9]/Q
                         net (fo=1283, routed)        0.133     0.291    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A7
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/WADR7
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.158ns (54.256%)  route 0.133ns (45.744%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[9]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[9]/Q
                         net (fo=1283, routed)        0.133     0.291    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A7
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/WADR6
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.158ns (45.986%)  route 0.186ns (54.014%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[8]/G
    SLICE_X52Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[8]/Q
                         net (fo=1539, routed)        0.186     0.344    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A6
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/WADR6
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.158ns (45.986%)  route 0.186ns (54.014%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[8]/G
    SLICE_X52Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[8]/Q
                         net (fo=1539, routed)        0.186     0.344    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A6
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/WADR6
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.158ns (45.986%)  route 0.186ns (54.014%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[8]/G
    SLICE_X52Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[8]/Q
                         net (fo=1539, routed)        0.186     0.344    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A6
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/WADR6
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.158ns (45.986%)  route 0.186ns (54.014%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[8]/G
    SLICE_X52Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[8]/Q
                         net (fo=1539, routed)        0.186     0.344    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A6
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/ADR5
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.158ns (45.187%)  route 0.192ns (54.813%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[7]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[7]/Q
                         net (fo=1027, routed)        0.192     0.350    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A5
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/ADR5
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.158ns (45.187%)  route 0.192ns (54.813%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[7]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[7]/Q
                         net (fo=1027, routed)        0.192     0.350    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A5
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/CLK  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay         12636 Endpoints
Min Delay         12636 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[12][12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        27.133ns  (logic 1.631ns (6.011%)  route 25.502ns (93.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.491    27.133    cpu/sccpu/SR[0]
    SLICE_X4Y64          FDCE                                         f  cpu/sccpu/cp0_empty_reg[12][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/sccpu/cp0_empty_reg[12][12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[12][24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        27.133ns  (logic 1.631ns (6.011%)  route 25.502ns (93.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.491    27.133    cpu/sccpu/SR[0]
    SLICE_X4Y64          FDCE                                         f  cpu/sccpu/cp0_empty_reg[12][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y64          FDCE                                         r  cpu/sccpu/cp0_empty_reg[12][24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[7][27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        27.129ns  (logic 1.631ns (6.012%)  route 25.498ns (93.988%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.487    27.129    cpu/sccpu/SR[0]
    SLICE_X5Y64          FDCE                                         f  cpu/sccpu/cp0_empty_reg[7][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X5Y64          FDCE                                         r  cpu/sccpu/cp0_empty_reg[7][27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.987ns  (logic 1.631ns (6.044%)  route 25.356ns (93.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.346    26.987    cpu/sccpu/SR[0]
    SLICE_X4Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[0][14]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[0][15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.987ns  (logic 1.631ns (6.044%)  route 25.356ns (93.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.346    26.987    cpu/sccpu/SR[0]
    SLICE_X4Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[0][15]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[0][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.987ns  (logic 1.631ns (6.044%)  route 25.356ns (93.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.346    26.987    cpu/sccpu/SR[0]
    SLICE_X4Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[0][18]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[0][24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.987ns  (logic 1.631ns (6.044%)  route 25.356ns (93.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.346    26.987    cpu/sccpu/SR[0]
    SLICE_X4Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[0][24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[0][27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.987ns  (logic 1.631ns (6.044%)  route 25.356ns (93.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.346    26.987    cpu/sccpu/SR[0]
    SLICE_X4Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[0][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X4Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[0][27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.983ns  (logic 1.631ns (6.045%)  route 25.352ns (93.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.341    26.983    cpu/sccpu/SR[0]
    SLICE_X5Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X5Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[1][14]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            cpu/sccpu/cp0_empty_reg[1][15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        26.983ns  (logic 1.631ns (6.045%)  route 25.352ns (93.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                                                               r  CPU_RESETN_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           4.011     5.518    cpu/sccpu/cpu_ref/CPU_RESETN_IBUF
    SLICE_X35Y65                                                      r  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/I0
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     5.642 f  cpu/sccpu/cpu_ref/array_reg[1][31]_i_1/O
                         net (fo=2265, routed)       21.341    26.983    cpu/sccpu/SR[0]
    SLICE_X5Y63          FDCE                                         f  cpu/sccpu/cp0_empty_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK65/inst/clk_in1
    E3                                                                r  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   r  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    r  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        1.598    -1.422    cpu/sccpu/clk_out1
    SLICE_X5Y63          FDCE                                         r  cpu/sccpu/cp0_empty_reg[1][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/WADR7
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.158ns (54.256%)  route 0.133ns (45.744%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[9]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[9]/Q
                         net (fo=1283, routed)        0.133     0.291    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A7
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/WADR7
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.158ns (54.256%)  route 0.133ns (45.744%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[9]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[9]/Q
                         net (fo=1283, routed)        0.133     0.291    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A7
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/WADR7
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.158ns (54.256%)  route 0.133ns (45.744%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[9]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[9]/Q
                         net (fo=1283, routed)        0.133     0.291    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A7
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/WADR7
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.158ns (54.256%)  route 0.133ns (45.744%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[9]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[9]/Q
                         net (fo=1283, routed)        0.133     0.291    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A7
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/WADR6
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.158ns (45.986%)  route 0.186ns (54.014%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[8]/G
    SLICE_X52Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[8]/Q
                         net (fo=1539, routed)        0.186     0.344    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A6
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/WADR6
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.158ns (45.986%)  route 0.186ns (54.014%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[8]/G
    SLICE_X52Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[8]/Q
                         net (fo=1539, routed)        0.186     0.344    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A6
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/WADR6
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.158ns (45.986%)  route 0.186ns (54.014%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[8]/G
    SLICE_X52Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[8]/Q
                         net (fo=1539, routed)        0.186     0.344    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A6
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_C/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/WADR6
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.158ns (45.986%)  route 0.186ns (54.014%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[8]/G
    SLICE_X52Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[8]/Q
                         net (fo=1539, routed)        0.186     0.344    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A6
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_D/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/ADR5
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.158ns (45.187%)  route 0.192ns (54.813%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[7]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[7]/Q
                         net (fo=1027, routed)        0.192     0.350    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A5
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_A/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/sccpu/al_unit/r_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/ADR5
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.158ns (45.187%)  route 0.192ns (54.813%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         LDCE                         0.000     0.000 r  cpu/sccpu/al_unit/r_reg[7]/G
    SLICE_X53Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sccpu/al_unit/r_reg[7]/Q
                         net (fo=1027, routed)        0.192     0.350    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/A5
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  CLK100MHz (IN)
                         net (fo=0)                   0.000    16.667    CLK65/inst/clk_in1
    E3                                                                f  CLK65/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    17.104 f  CLK65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.584    CLK65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2                                                   f  CLK65/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    14.421 f  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    14.965    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16                                                    f  CLK65/inst/clkout1_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.994 f  CLK65/inst/clkout1_buf/O
                         net (fo=3319, routed)        0.903    15.896    cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/WCLK
    SLICE_X54Y40         RAMS64E                                      r  cpu/dmem/dram_inst/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_14_14/RAMS64E_B/CLK  (IS_INVERTED)





