DISPPLANE_TILED	,	V_369
"LCPLL still locked\n"	,	L_162
private_flags	,	V_1311
tiling	,	V_328
intel_crtc_active	,	F_50
PLANE_CTL_YUV422_UYVY	,	V_392
PF_PIPE_SEL_IVB	,	F_395
drm_accurate_vblank_count	,	F_918
TU_SIZE_SHIFT	,	V_1001
i915_gem_request_get	,	F_835
intel_modeset_readout_hw_state	,	F_1062
intel_ddi_disable_pipe_clock	,	F_456
ilk_get_display_clock_speed	,	F_574
dev_cdclk	,	V_703
pipeconf	,	V_902
has_panel	,	V_945
"pll active mismatch (expected pipe %c in active mask 0x%02x)\n"	,	L_259
PIPEDSL	,	F_54
intel_pin_and_fence_fb_obj	,	F_185
plane_ctl	,	V_405
PCH_GTC_CTL	,	V_1027
DPLL_CTRL1_LINK_RATE_1620	,	V_671
assert_pch_hdmi_disabled	,	F_120
PORT_CLK_SEL_LCPLL_2700	,	V_1073
scratch	,	V_1179
"pipe state doesn't match!\n"	,	L_251
i9xx_pll_refclk	,	F_765
GMBUSFREQ_VLV	,	V_643
HPLLVCO	,	V_780
FDI_RX_CTL	,	F_71
i915_gem_object_attach_phys	,	F_953
DPLL_FPA01_P1_POST_DIV_MASK	,	V_1129
DPLLB_LVDS_P2_CLOCK_DIV_14	,	V_872
"  STAT: %08x\n"	,	L_334
intel_color_load_luts	,	F_438
page_flip_flags	,	V_1192
is_crtc_enabled	,	V_1211
"dot out of range\n"	,	L_14
BCS	,	V_1201
cursor_width	,	V_1479
size	,	V_244
for_each_crtc	,	F_233
drm_i915_get_pipe_from_crtc_id	,	V_1385
intel_fbc_init_pipe_state	,	F_1070
IS_845G	,	F_79
encoder_retry	,	V_1261
"trying to change cdclk frequency with cdclk not enabled\n"	,	L_168
drm_atomic_get_connector_state	,	F_761
intel_create_plane_state	,	F_965
DISPPLANE_SEL_PIPE_MASK	,	V_141
GFP_ATOMIC	,	V_1507
PCH_DP_D	,	V_170
PCH_DP_C	,	V_168
PLANE_STRIDE	,	F_277
err_most	,	V_76
POWER_DOMAIN_TRANSCODER	,	F_83
PCH_DP_B	,	V_166
lpt_bend_clkout_dp	,	F_669
max_dotclk_freq	,	V_639
broadwell_modeset_calc_cdclk	,	F_707
DISPPLANE_RGBX888	,	V_305
"applying lvds SSC disable quirk\n"	,	L_306
"FDI train 1 done, level %i.\n"	,	L_68
disable_plane	,	V_342
queue_flip	,	V_1206
was_visible	,	V_1214
haswell_get_display_clock_speed	,	F_571
a	,	V_1145
b	,	V_1146
c	,	V_334
intel_get_crtc_scanline	,	F_165
"[PLANE:%d:%s] enabled"	,	L_227
d	,	V_1453
h	,	V_357
i	,	V_139
PORT_CLK_SEL_LCPLL_810	,	V_1069
INTEL_OUTPUT_HDMI	,	V_211
j	,	V_472
intel_primary_formats	,	V_1361
m	,	V_46
"%s enabled but not in use, disabling\n"	,	L_325
n	,	V_51
assert_fdi_rx_disabled	,	F_155
p	,	V_48
q	,	V_1456
r	,	V_291
DPLL_DVO_2X_MODE	,	V_190
blue	,	V_1344
allow_fb_modifiers	,	V_1476
elk_vco	,	V_776
w	,	V_356
x	,	V_263
y	,	V_264
"only 2 lanes on pipe %c: required %i lanes\n"	,	L_119
"failed to enable transcoder %c\n"	,	L_40
FDI_LINK_TRAIN_AUTO	,	V_473
HTOTAL	,	F_362
cursor_base	,	V_1095
PCH_GTC_ENABLE	,	V_1028
chv_disable_pll	,	F_143
intel_fb_align_height	,	F_173
intel_atomic_commit	,	F_942
needs_modeset	,	F_25
PFIT_PIPE_SHIFT	,	V_930
DRM_FORMAT_XRGB1555	,	V_300
force_thru	,	V_621
dither	,	V_903
hsw_enable_ips	,	F_398
intel_modeset_update_connector_atomic_state	,	F_851
lret	,	V_1321
i915_ggtt	,	V_320
SDVO_PIPE_SEL_MASK_CPT	,	V_156
"Suspending crtc's failed with %i\n"	,	L_57
PLANE_SIZE	,	F_278
crtc_vblank_mask	,	V_1323
bxt_modeset_calc_cdclk	,	F_519
dpll_md	,	V_178
intel_irq_uninstall	,	F_1082
skl_max_scale	,	F_956
pp_reg	,	V_115
skl_primary_formats	,	V_1366
CURSOR_ENABLE	,	V_129
FDI_PLL_FB_CLOCK_MASK	,	V_41
HSW_PWR_WELL_DRIVER	,	V_1015
intel_framebuffer_create	,	F_740
trace_i915_flip_complete	,	F_346
FP1	,	F_532
FP0	,	F_531
FDI_RX_PHASE_SYNC_POINTER_OVR	,	V_461
get_hw_state	,	V_722
SDVO_MULTIPLIER_SHIFT_HIRES	,	V_864
DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS	,	V_1133
intel_gen6_queue_flip	,	F_798
HAS_IPS	,	F_441
spin_unlock_irqrestore	,	F_787
intel_init_display_hooks	,	F_1021
DPIO_DCLKP_EN	,	V_182
DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD	,	V_960
drm_modeset_lock	,	F_759
vlv_force_pll_off	,	F_635
vga_reg	,	V_1465
intel_update_crtcs	,	F_927
intel_display_port_power_domain	,	F_461
tile_height	,	V_238
modeset_commit_cdclk	,	V_1337
"[CONNECTOR:%d:%s] hw state readout: %s\n"	,	L_323
update_scanline_offset	,	F_900
GEN4_HDMIB	,	V_1425
drm_kms_helper_poll_fini	,	F_1083
intel_mode_max_pixclk	,	F_517
pipe_src_h	,	V_366
TRANS_DDI_EDP_INPUT_MASK	,	V_1078
i915_gem_active_get	,	F_831
drm_object_property_set_value	,	F_949
intel_limits_i8xx_lvds	,	V_915
"(expected (%u,%u), found (%u,%u))\n"	,	L_238
GEN4_HDMIC	,	V_1428
divider	,	V_16
MI_STORE_REGISTER_MEM	,	V_1178
compute_pipe_wm	,	V_1225
surf_addr	,	V_406
old_domains	,	V_626
"attached encoder crtc differs from connector crtc\n"	,	L_112
spin_unlock	,	F_823
BIT	,	F_465
bxt_sanitize_cdclk	,	F_487
CDCLK_FREQ_337_308	,	V_677
SKL_CDCLK_READY_FOR_CHANGE	,	V_680
"cdclk"	,	L_123
GC_DISPLAY_CLOCK_MASK	,	V_750
DPLL_VCO_ENABLE	,	V_106
intel_atomic_commit_work	,	F_940
port_sel	,	V_119
new_offset	,	V_272
PP_ON	,	V_1019
CHV_DP_D	,	V_1422
tribuf_calcntr	,	V_841
CURSOR_MODE_64_ARGB_AX	,	V_1099
PLANE_CTL_PIPE_GAMMA_ENABLE	,	V_412
valleyview_get_display_clock_speed	,	F_573
GAMMA_MODE_MODE_MASK	,	V_1090
"iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n"	,	L_73
req_vco	,	V_1056
intel_atomic_setup_scalers	,	F_850
cur_pipe	,	V_140
TRANS_DDI_PORT_MASK	,	V_1087
bestppm	,	V_82
flush_work	,	F_774
IS_I915GM	,	F_1022
"  VBLANK: %08x\n"	,	L_351
scaler_state	,	V_379
vlv_bunit_write	,	F_514
round_up	,	F_222
has_reduced_clock	,	V_993
tmp	,	V_181
min_pixclk	,	V_701
BUILD_BUG_ON	,	F_873
intel_atomic_track_fbs	,	F_941
event_lock	,	V_442
"FDI train 2 done, level %i.\n"	,	L_70
SBI_SSCAUXDIV_FINALDIV2SEL	,	F_358
"Utility pin enabled\n"	,	L_157
FDI_PCDCLK	,	V_478
intel_init_pm	,	F_1043
DRM_PLANE_HELPER_NO_SCALING	,	V_1356
DRM_ROTATE_0	,	V_289
lpt_get_iclkip	,	F_359
"  VTOTAL: %08x\n"	,	L_350
p2_slow	,	V_68
intel_vlv_hrawclk	,	F_12
"FDI TX state assertion failure (expected %s, current %s)\n"	,	L_18
mode_config	,	V_429
PORT_CLK_SEL_SPLL	,	V_1067
rawclk_freq	,	V_34
hsw_workaround_pipe	,	V_588
DVSCNTR	,	F_97
adjusted_x	,	V_374
drm_universal_plane_init	,	F_968
mdiv	,	V_822
pipe_src_w	,	V_367
"m out of range\n"	,	L_12
ironlake_enable_pch_transcoder	,	F_147
cmd	,	V_687
reservation_object	,	V_1181
adjusted_y	,	V_375
PIPECONF_6BPC	,	V_906
DRM_INFO	,	F_1025
VGA_RSRC_LEGACY_IO	,	V_1466
restore_state	,	V_1114
drm_modeset_backoff	,	F_300
"timed out waiting for CDclk change\n"	,	L_105
intel_crtc_has_dp_encoder	,	F_387
FDI_TX_ENABLE	,	V_110
old_pri_state	,	V_564
DPLL_REF_CLK_ENABLE_VLV	,	V_192
"requested Y/RGB source size %dx%d too big (limit %dx%d)\n"	,	L_51
"tiling_mode must match fb modifier exactly on gen2/3\n"	,	L_295
"  STRIDE: %08x\n"	,	L_337
"PLL %d failed to lock\n"	,	L_38
FDI_RX_PHASE_SYNC_POINTER_EN	,	V_462
to_intel_crtc_state	,	F_288
DPIO_M1DIV_SHIFT	,	V_831
intel_connector_init	,	F_549
crtc_vtotal	,	V_880
intel_shared_dpll_config_put	,	F_903
drm_atomic_crtc_needs_modeset	,	F_26
INTEL_OUTPUT_SDVO	,	V_216
MI_WAIT_FOR_PLANE_A_FLIP	,	V_1156
SBI_SSCAUXDIV6	,	V_502
intel_mode_funcs	,	V_1477
"New cdclk calculated to be atomic %u, actual %u\n"	,	L_266
PIXCLK_GATE_UNGATE	,	V_503
haswell_crtc_enable	,	F_442
crtc_hsync_start	,	V_737
GC_DISPLAY_CLOCK_333_MHZ	,	V_758
update_crtcs	,	V_1338
"legacy panic handler not supported any more.\n"	,	L_55
"dpll_hw_state: wrpll: 0x%x spll: 0x%x\n"	,	L_222
PIPECONF_INTERLACED_ILK	,	V_215
intel_crtc_page_flip	,	F_824
LCPLL1_CTL	,	V_664
"invalid cdclk frequency\n"	,	L_170
intel_pch_transcoder_get_m_n	,	F_678
DP_A	,	V_1392
DP_B	,	V_1426
DP_C	,	V_1429
"pipe %c"	,	L_284
DP_D	,	V_1430
bxt_calc_cdclk	,	F_489
snb_b_fdi_train_param	,	V_470
crtc_vsync_start	,	V_889
frontbuffer_bits	,	V_355
to_intel_crtc	,	F_47
disable	,	V_583
intel_update_cursor_plane	,	F_975
FDI_LINK_TRAIN_PATTERN_1	,	V_460
div_4000	,	V_783
hsw_fdi_link_train	,	V_1448
FDI_LINK_TRAIN_PATTERN_2	,	V_463
this_err	,	V_73
PLANE_CTL_PIPE_CSC_ENABLE	,	V_413
cpu_transcoder	,	V_97
div_5333	,	V_784
"pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n"	,	L_136
FP_M1_DIV_SHIFT	,	V_1121
intel_post_enable_primary	,	F_404
PLL_REF_INPUT_TVCLKINBC	,	V_875
GC_CLOCK_166_266	,	V_772
i85x_get_display_clock_speed	,	F_582
PLANE_CURSOR	,	V_1289
CURSOR_STRIDE	,	F_731
nlanes	,	V_794
"[failed]"	,	L_267
drm_atomic_get_existing_crtc_state	,	F_951
preserve_bios_swizzle	,	V_353
intel_dig_port	,	V_613
PRIMCNSTALPHA	,	F_249
POWER_DOMAIN_AUX_A	,	V_609
POWER_DOMAIN_AUX_B	,	V_610
i915_redisable_vga	,	F_291
POWER_DOMAIN_AUX_C	,	V_611
QUIRK_PIPEA_FORCE	,	V_134
intel_ddi_set_pipe_settings	,	F_449
POWER_DOMAIN_AUX_D	,	V_612
pitches	,	V_262
spin_lock_irq	,	F_310
pipe	,	V_95
skylake_get_display_clock_speed	,	F_567
DISPPLANE_BGRX101010	,	V_307
vlv_pllb_recal_opamp	,	F_599
intel_fb_obj_flush	,	F_1012
"CRTC for pipe %c enabled\n"	,	L_148
cpp	,	V_232
skl_update_scaler	,	F_390
for_each_sprite	,	F_92
swap	,	F_205
DRM_FORMAT_RGB565	,	V_302
PIPECONF	,	F_59
crtc_htotal	,	V_884
POWER_DOMAIN_PORT_DDI_B_LANES	,	V_603
"Current CD clock rate: %d kHz\n"	,	L_95
dpio_channel	,	V_179
pipe_name	,	F_77
GC_CLOCK_166_250	,	V_768
DPIO_CHV_N_DIV_SHIFT	,	V_849
TRANS_DDI_EDP_INPUT_A_ONOFF	,	V_1079
BEND_IDX	,	F_670
i9xx_dpll_compute_fp	,	F_597
reservation_object_wait_timeout_rcu	,	F_812
IS_CRESTLINE	,	F_183
i915_gem_object_ggtt_offset	,	F_234
cxsr	,	V_562
"failed to allocate framebuffer for load-detection\n"	,	L_180
"Disabling package C8+\n"	,	L_167
intel_fbc_disable	,	F_541
list_for_each_entry	,	F_862
"FDI train done\n"	,	L_65
"flip queue: previous flip completed, continuing\n"	,	L_188
pitch_pixels	,	V_273
PLANE_CTL_TILED_X	,	V_395
drm_crtc_vblank_on	,	F_439
PLANE_CTL_TILED_Y	,	V_396
degamma_lut_property	,	V_1345
dst_y	,	V_409
skl_plane_ctl_rotation	,	F_272
dst_x	,	V_408
dst_w	,	V_410
coreclk	,	V_828
LCPLL_CLK_FREQ_MASK	,	V_741
FDI_LINK_TRAIN_NONE	,	V_449
quirk	,	T_9
PANEL_PORT_SELECT_MASK	,	V_120
I915_SET_COLORKEY_NONE	,	V_547
TRANS_PROGRESSIVE	,	V_219
dst_h	,	V_411
CLKCFG_FSB_MASK	,	V_25
lane	,	V_728
"hw max bpp: %i, pipe bpp: %i, dithering: %i\n"	,	L_235
min_width	,	V_1472
crtc_vblank_end	,	V_881
pps_num	,	V_1399
"Cursor dimension %dx%d not supported\n"	,	L_279
PLL_P1_DIVIDE_BY_TWO	,	V_878
crt	,	V_1487
"Enabling package C8+\n"	,	L_166
PIXCLK_GATE	,	V_486
PIPE_CONF_CHECK_P	,	F_879
IS_BROADWELL	,	F_260
GC_DISPLAY_CLOCK_167_MHZ_PNV	,	V_756
PIPE_CONF_CHECK_I	,	F_878
port_name	,	F_146
PIPE_CONF_CHECK_X	,	F_877
pll	,	V_995
"[sw state]"	,	L_253
"DSI PLL state assertion failure (expected %s, current %s)\n"	,	L_17
LCPLL_ROOT_CD_CLOCK_DISABLE	,	V_1050
CDCLK_FREQ	,	V_1054
"m2 out of range\n"	,	L_8
"Plane [%d]:\n"	,	L_335
FP_M2_DIV_SHIFT	,	V_1125
IS_ERR	,	F_191
"Restoring old state failed with %i\n"	,	L_58
nonblock	,	V_1313
DSPFREQGUAR_SHIFT_CHV	,	V_696
old_crtc_state	,	V_444
"Invalid cursor width/stride, width=%u, stride=%u\n"	,	L_175
ADPA_PIPE_SELECT_MASK	,	V_163
"size is out of scaler range\n"	,	L_81
DRM_MODE_TYPE_DRIVER	,	V_899
intel_tile_dims	,	F_172
"Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n"	,	L_127
CLKCFG_FSB_1333	,	V_31
TRANS_DP_HSYNC_ACTIVE_HIGH	,	V_527
intel_unpin_work_fn	,	F_772
len	,	V_1164
gamma_lut	,	V_1350
POWER_DOMAIN_PORT_CRT	,	V_617
drm_format_plane_width	,	F_212
reduced_clock	,	V_808
ctl	,	V_1185
state	,	V_43
ctm	,	V_1348
ilk_disable_lp_wm	,	F_417
chv_enable_pll	,	F_135
chv_find_best_dpll	,	F_48
intel_PLL_is_valid	,	F_34
ctx	,	V_427
I915_WAIT_INTERRUPTIBLE	,	V_1316
"pll hw state mismatch\n"	,	L_262
vlv_wait_port_ready	,	F_144
bxt_get_dsi_transcoder_state	,	F_719
adjusted_mode	,	V_92
IS_I945GM	,	F_638
drm_get_format_name	,	F_863
skylake_disable_primary_plane	,	F_283
intel_link_m_n	,	V_797
intel_create_rotation_property	,	F_969
ironlake_crtc_disable	,	F_452
"[CRTC:%d:%s] wrong plane connection detected!\n"	,	L_316
pnv_find_best_dpll	,	F_41
PIPECONF_INTERLACE_W_FIELD_INDICATION	,	V_909
DPLL_DAC_SERIAL_P2_CLOCK_DIV_10	,	V_871
pixclk	,	V_702
intel_sbi_read	,	F_352
cur	,	V_1208
div_table	,	V_785
quirk_pipeb_force	,	F_1026
TRANS_INTERLACE_MASK	,	V_213
IS_CHERRYVIEW	,	F_17
"applying pipe a force quirk\n"	,	L_304
drm_connector_index	,	F_1063
ctrl	,	V_1276
TRANS_DP_CTL	,	F_106
PORT_CLK_SEL_WRPLL1	,	V_1063
PORT_CLK_SEL_WRPLL2	,	V_1065
DPIO_CHV_FRAC_DIV_EN	,	V_851
CDCLK_CTL	,	V_658
PIPE_LINK_M2	,	F_612
PIPE_LINK_M1	,	F_608
"IBX PCH dp port still using transcoder B\n"	,	L_32
MI_DISPLAY_FLIP	,	V_1159
found	,	V_75
ctm_property	,	V_1347
BUG	,	F_145
pos	,	V_549
intel_ring_emit_reg	,	F_803
lpt_program_iclkip	,	F_354
PLANE_C	,	V_1168
drm_atomic_helper_commit_cleanup_done	,	F_938
I915_HI_DISPBASE	,	F_818
intel_limits_g4x_hdmi	,	V_921
need_scaling	,	V_533
DREF_SSC_SOURCE_MASK	,	V_956
tiling_and_stride	,	V_329
bxt_de_pll_update	,	F_568
SPRCTL	,	F_96
gm45_get_display_clock_speed	,	F_589
M1_N1	,	V_586
GEN3_SDVOC	,	V_1427
GEN3_SDVOB	,	V_1424
ppm	,	V_83
skl_dpll0_update	,	F_491
CCK_DISPLAY_REF_CLOCK_CONTROL	,	V_22
"connector enabled without attached crtc\n"	,	L_109
PIPE_LINK_N2	,	F_613
LCPLL_POWER_DOWN_ALLOW	,	V_1038
check_digital_port_conflicts	,	F_864
out_unref_obj	,	V_332
FDI_TX_CTL	,	F_69
intel_limits_pineview_sdvo	,	V_925
"attached crtc is active, but connector isn't\n"	,	L_113
intel_limits_g4x_dual_channel_lvds	,	V_919
i9xx_pfit_enable	,	F_457
PIPE_LINK_N1	,	F_609
PCH_DPLL	,	F_661
dmi_system_id	,	V_1451
div_u64	,	F_45
"pipe %c vblank wait timed out\n"	,	L_270
for_each_connector_on_encoder	,	F_1053
intel_ddi_set_vc_payload_alloc	,	F_451
"waiting returns %li\n"	,	L_274
clips	,	V_1437
DISPLAY_PLANE_ENABLE	,	V_138
"pll6: 0x%x, pll8: 0x%x, pll9: 0x%x, pll10: 0x%x, pcsdw12: 0x%x\n"	,	L_219
PIPE_MULT	,	F_444
divsel	,	V_491
intel_atomic_prepare_commit	,	F_913
source	,	V_1513
intel_crtc_state	,	V_37
intel_default_queue_flip	,	F_815
align	,	V_1354
BXT_DE_PLL_CTL	,	V_648
"pipe %c didn't start\n"	,	L_45
cdclk_freq	,	V_638
"dpll_hw_state: ebb0: 0x%x, ebb4: 0x%x,"	,	L_217
turn_on	,	V_1213
FDI_LINK_TRAIN_PATTERN_MASK_CPT	,	V_450
DRM_MODE_FLAG_PHSYNC	,	V_526
intel_tile_width_bytes	,	F_168
bestn	,	V_823
div_3200	,	V_782
assert_fdi_rx_pll	,	F_73
unlock	,	V_1200
intel_crtc_disable_noatomic	,	F_536
intel_dmi_quirks	,	V_1462
DPLL_ID_SKL_DPLL1	,	V_1058
FORCEWAKE_ALL	,	V_1039
DPLL_ID_SKL_DPLL0	,	V_1057
verify_disabled_dpll_state	,	F_898
IS_I865G	,	F_80
DPIO_CHV_PROP_COEFF_SHIFT	,	V_856
DPLL_ID_SKL_DPLL2	,	V_1059
"Unknown DPLL mode %08x in programmed "	,	L_184
clear_intel_crtc_state	,	F_867
lane_count	,	V_1045
"type: 0x%x flags: 0x%x\n"	,	L_198
GC_DISPLAY_CLOCK_133_MHZ_PNV	,	V_755
updated	,	V_1328
intel_modeset_init	,	F_1041
intel_modeset_vga_set_state	,	F_1093
"failed to find PLL for pipe %c\n"	,	L_146
TU_SIZE_MASK	,	V_516
intel_runtime_pm_enable_interrupts	,	F_307
FDI_COMPOSITE_SYNC	,	V_475
"Requesting pfit without getting a scaler first\n"	,	L_88
new_ddb	,	V_1325
intel_encoders_pre_enable	,	F_424
"plane 1%c"	,	L_276
intel_check_cursor_plane	,	F_973
vlv_get_cck_clock	,	F_6
DPIO_PHY_STATUS	,	V_206
"failed to inform pcode about cdclk change\n"	,	L_169
drm_atomic_add_affected_planes	,	F_906
"PWR_WELL_CTL2: %08x\n"	,	L_330
crtc_hsync_end	,	V_887
kzalloc	,	F_552
using_ssc_source	,	V_948
czclk_freq	,	V_35
dp_encoder_is_mst	,	V_591
intel_encoders_enable	,	F_425
"failed to inform PCU about cdclk change\n"	,	L_104
i915_reset_count	,	F_317
bxt_modeset_commit_cdclk	,	F_702
intel_dp_is_edp	,	F_997
PF_FILTER_MED_3x3	,	V_551
"best encoder set without crtc!\n"	,	L_114
has_ck505	,	V_946
DRM_FORMAT_ABGR2101010	,	V_1442
vdisplay	,	V_891
FDI_MPHY_IOSFSB_RESET_STATUS	,	V_966
cleanup_request	,	V_1205
SKL_DFSM_CDCLK_LIMIT_675	,	V_633
"Unsupported fb modifier 0x%llx!\n"	,	L_294
rotation	,	V_249
start	,	V_1287
vlv_cck_read	,	F_4
"ggtt vma for display object not found! (view=%u)\n"	,	L_54
hsync	,	V_900
PFI_CREDIT	,	F_522
SOUTH_CHICKEN2	,	V_964
SOUTH_CHICKEN1	,	V_509
skl_cdclk_decimal	,	F_481
func	,	V_4
DRM_FORMAT_XBGR2101010	,	V_310
"Timed out waiting for IPS disable\n"	,	L_91
PORT_TRANS_SEL_MASK	,	V_160
for_each_plane_in_state	,	F_916
get_initial_plane_config	,	V_1447
IPS_ENABLE	,	V_557
intel_crtc	,	V_81
modeset	,	V_570
ddi_pll_sel	,	V_1062
flip_queued_req	,	V_1144
mmio_flip	,	V_1193
output_types	,	V_1260
intel_limits_ironlake_dual_lvds	,	V_997
dotclock	,	V_1277
drm_plane_cleanup	,	F_963
"swapping pipes &amp; planes for FBC\n"	,	L_285
"unsupported pixel format: %s\n"	,	L_301
SWF_ILK	,	F_508
active_changed	,	V_1332
"LCPLL not locked yet\n"	,	L_164
intel_is_dual_link_lvds	,	F_39
drm_encoder_cleanup	,	F_547
old_obj	,	V_1351
VSYNC	,	F_372
skl_set_preferred_cdclk_vco	,	F_497
MI_NOOP	,	V_1158
compute_config	,	V_1263
"fdi link B uses too many lanes to enable link C\n"	,	L_120
intel_fb_offset_to_xy	,	F_208
"SPLL enabled\n"	,	L_150
"WRPLL2 enabled\n"	,	L_152
haswell_set_pipeconf	,	F_445
"CHV cursor C not allowed to straddle the left screen edge\n"	,	L_282
hw_entry	,	V_1283
DRM_DEBUG_DRIVER	,	F_20
"intel fb init failed\n"	,	L_49
BXT_CDCLK_CD2X_DIV_SEL_1_5	,	V_653
intel_atomic_wait_for_vblanks	,	F_919
"HPLL VCO %u kHz\n"	,	L_126
DPIO_CHV_S1_DIV_SHIFT	,	V_844
"PCH PWM1 enabled\n"	,	L_156
intel_user_framebuffer_create	,	F_1018
intel_engine_cs	,	V_1180
i9xx_enable_pll	,	F_138
CLKCFG_FSB_533	,	V_27
"PLL state assertion failure (expected %s, current %s)\n"	,	L_16
connection_mutex	,	V_1116
old_state	,	V_563
intel_rotation_info	,	V_242
drm_calc_timestamping_constants	,	F_1065
assert_pll_enabled	,	F_163
primary	,	V_89
"requested pixel clock (%d kHz) too high (max: %d kHz, double wide: %s)\n"	,	L_122
intel_get_crtc_for_pipe	,	F_556
DP_PIPE_MASK_CHV	,	V_153
intel_pipe_config_sanity_check	,	F_885
GC_CLOCK_133_200_2	,	V_766
vlv_enable_pll	,	F_127
ERR_CAST	,	F_747
dport	,	V_196
ggtt	,	V_321
hsw_compute_ips_config	,	F_562
DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE	,	V_854
DISPPLANE_SEL_PIPE_SHIFT	,	V_142
CHV_CANVAS	,	F_526
GC_DISPLAY_CLOCK_444_MHZ_PNV	,	V_753
PORT_CLK_SEL	,	F_717
"m1 &lt;= m2\n"	,	L_10
PF_ENABLE	,	V_550
CURSOR_X_SHIFT	,	V_1106
PLANE_CTL_FORMAT_INDEXED	,	V_383
intel_limits_g4x_sdvo	,	V_922
ironlake_needs_fb_cb_tune	,	F_674
intel_helper_funcs	,	V_1382
get_vblank_counter	,	V_1318
drm_for_each_encoder_mask	,	F_468
"FDI_RX_IIR 0x%x\n"	,	L_60
INTEL_FRONTBUFFER_PRIMARY	,	F_966
DSPFREQSTAT_MASK	,	V_691
intel_runtime_pm_disable_interrupts	,	F_306
DP_PIPEB_SELECT	,	V_164
clip	,	V_1359
verify_wm_state	,	F_886
skl_results	,	V_404
load_detect_mode	,	V_1118
pch_transcoder	,	V_224
chv_dpll_md	,	V_186
"No valid intermediate pipe watermarks are possible\n"	,	L_193
BXT_DE_PLL_RATIO	,	F_485
intel_link_compute_m_n	,	F_559
GC_CLOCK_133_266_2	,	V_771
drm_clip_rect	,	V_1436
i915_disable_vga	,	F_1033
pps_mmio_base	,	V_1401
IS_BROADWATER	,	F_182
PLANE_CTL_TILED_LINEAR	,	V_1007
SDVO_PIPE_SEL_MASK_CHV	,	V_157
PIPECONF_DITHER_TYPE_SP	,	V_905
DPLL_MD_UDI_MULTIPLIER_MASK	,	V_940
atomic_dec	,	F_777
"cursor %c"	,	L_283
PLANE_B	,	V_368
PLANE_A	,	V_1165
SBI_SSCCTL6	,	V_488
DPIO_P1_SHIFT	,	V_833
degamma_lut	,	V_1346
format	,	V_286
"scaler_user index %u.%u: "	,	L_78
intel_modeset_pipe_config	,	F_868
drm_atomic_helper_legacy_gamma_set	,	F_948
intel_fb_pitch_limit	,	F_1013
lpt_disable_iclkip	,	F_351
_chv_enable_pll	,	F_130
drm_display_info	,	V_1230
HAS_FBC	,	F_967
enable_ips	,	V_735
intel_pipe_to_cpu_transcoder	,	F_51
intel_atomic_commit_tail	,	F_931
DSPFREQSTAT_SHIFT	,	V_692
alt_name	,	T_8
intel_initial_plane_config	,	V_318
"[ENCODER:%d:%s] manually disabled\n"	,	L_318
first_pipe	,	V_1304
"planes on this crtc\n"	,	L_225
update_wm_pre	,	V_574
broadwell_modeset_commit_cdclk	,	F_708
i845_update_cursor	,	F_729
i915_reset_in_progress_or_wedged	,	F_829
enabled_power_domains	,	V_627
request	,	V_1194
pipe_to_crtc_mapping	,	V_96
intel_cstate	,	V_1333
intel_modeset_init_hw	,	F_309
gmch_pfit	,	V_595
p2_fast	,	V_67
mappable_base	,	V_1486
intel_mark_page_flip_active	,	F_789
intel_check_plane_mapping	,	F_1050
fdi_link_train	,	V_517
htotal	,	V_893
for_each_intel_encoder	,	F_660
"connector's atomic encoder doesn't match legacy encoder\n"	,	L_240
DISPPLANE_BGRX888	,	V_303
lpt_disable_clkout_dp	,	F_668
CURSIZE	,	V_1097
vrefresh	,	V_901
DPLL_PORTD_READY_MASK	,	V_205
pipe_dsl_stopped	,	F_52
ironlake_get_pfit_config	,	F_684
DSPFREQGUAR_MASK_CHV	,	V_695
target_freq	,	V_77
assert_cursor	,	F_78
FP_M2_DIV_MASK	,	V_1127
temp	,	V_446
ddb	,	V_1286
GC_LOW_FREQUENCY_ENABLE	,	V_757
last_context	,	V_1203
skl_set_cdclk	,	F_504
DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW	,	V_1128
refclk	,	V_44
WARN_ON	,	F_28
INTEL_OUTPUT_DP_MST	,	V_615
pcu_ack	,	V_682
SFUSE_STRAP	,	V_1395
g4x_flip_count_after_eq	,	F_778
drm_atomic_get_existing_plane_state	,	F_411
for_each_plane	,	F_888
round_down	,	F_221
min_t	,	F_594
intel_crtc_compute_config	,	F_565
PIPECONF_PROGRESSIVE	,	V_911
funcs	,	V_1013
intel_crtc_destroy	,	F_769
pending_flip_queue	,	V_481
"%s\n"	,	L_254
freq_select	,	V_681
DPIO_CHV_P2_DIV_SHIFT	,	V_846
intel_ring_cacheline_align	,	F_801
ident	,	V_1452
TRANS_DP_PORT_SEL_NONE	,	V_594
stride	,	V_292
den	,	V_789
gmch_ctrl	,	V_1500
skl_ddb_get_hw_state	,	F_887
i9xx_find_best_dpll	,	F_40
assert_dsi_pll_enabled	,	F_162
dev	,	V_57
SUPPORTS_TV	,	F_1003
PLL_REF_INPUT_DREFCLK	,	V_877
NO_WAITBOOST	,	V_1186
SKL_DPLL0	,	V_668
"[CRTC:%d:%s] hw state readout: %s\n"	,	L_320
DERRMR	,	V_1172
DPLL_INTEGRATED_REF_CLK_VLV	,	V_191
drm_framebuffer_init	,	F_1017
SKL_DPLL3	,	V_1061
ARRAY_SIZE	,	F_177
intel_fuzzy_clock_check	,	F_871
intel_release_load_detect_pipe	,	F_764
vlv_wm_get_hw_state	,	F_1066
FDI_LINK_TRAIN_VOL_EMP_MASK	,	V_465
intel_fbc_pre_update	,	F_416
IS_HASWELL	,	F_259
active	,	V_88
intel_crtc_funcs	,	V_1380
"m1 out of range\n"	,	L_9
yesno	,	F_566
num_clips	,	V_1438
intel_update_primary_planes	,	F_287
DSPPOS	,	F_246
intel_crtc_scaler_state	,	V_378
bestm2_frac	,	V_842
sanitize_watermarks	,	F_1040
domain	,	V_623
FP_N_PINEVIEW_DIV_MASK	,	V_1122
busaddr	,	V_1374
for_each_intel_crtc	,	F_137
drm_plane	,	V_333
DPLL_DAC_SERIAL_P2_CLOCK_DIV_5	,	V_869
DRM_FORMAT_UYVY	,	V_391
pci_read_config_word	,	F_579
PLL_LOAD_PULSE_PHASE_SHIFT	,	V_873
""	,	L_314
drm_mode_hsync	,	F_643
drm_format_plane_cpp	,	F_174
"FDI train 1 fail!\n"	,	L_62
LCPLL_PLL_LOCK	,	V_666
hdisplay	,	V_892
drm_atomic_helper_prepare_planes	,	F_915
i915_redisable_vga_power_on	,	F_1059
stolen_usable_size	,	V_327
assert_pch_ports_disabled	,	F_121
"cursor cannot be tiled\n"	,	L_281
drm_atomic_helper_wait_for_dependencies	,	F_932
reg_val	,	V_812
IS_GEN2	,	F_55
i915_get_display_clock_speed	,	F_576
ironlake_fdi_link_train	,	F_326
IS_GEN8	,	F_800
skylake_scaler_disable	,	F_393
IS_GEN7	,	F_685
wait_for	,	F_61
IS_GEN9	,	F_704
IS_GEN3	,	F_1044
IS_GEN6	,	F_334
intel_enable_sagv	,	F_936
IS_GEN5	,	F_24
subsystem_device	,	V_1460
"%d display pipe%s available.\n"	,	L_312
"  SIZE: %08x\n"	,	L_338
lpt_enable_pch_transcoder	,	F_152
INTEL_OUTPUT_LVDS	,	V_66
SNB_GMCH_CTRL	,	V_1498
num_shared_dpll	,	V_950
drm_atomic_set_fb_for_plane	,	F_756
vblank	,	V_1189
drm_modeset_unlock_all	,	F_1048
drm_atomic_set_crtc_for_connector	,	F_762
intel_dotclock_calculate	,	F_767
i915_vma_get_fence	,	F_193
crtc_vblank_start	,	V_888
BXT_CDCLK_CD2X_DIV_SEL_MASK	,	V_662
vsync_end	,	V_898
SBI_MPHY	,	V_967
DPLL_ID_LCPLL_810	,	V_1070
"flip queue: crtc already busy\n"	,	L_189
LCPLL_CLK_FREQ_675_BDW	,	V_1053
intel_plane	,	V_337
"Unknown pnv display core clock 0x%04x\n"	,	L_124
intel_display_power_domain	,	V_131
match_clock	,	V_70
intel_wait_for_register	,	F_60
pending_flip_obj	,	V_484
active_pipe_changes	,	V_1306
CBR_DPLLBMD_PIPE_B	,	V_184
drm_crtc_cleanup	,	F_771
assert_vblank_disabled	,	F_98
user_mode_cmd	,	V_1445
SR01	,	V_1467
valleyview_get_vco	,	F_2
plane_name	,	F_88
vlv_dpio_read	,	F_132
PLANE_SURF	,	F_282
intel_linear_alignment	,	F_181
pre_pll_enable	,	V_581
intel_disable_sagv	,	F_935
valid_fb	,	V_339
phaseinc	,	V_492
DPLL_CTRL1_HDMI_MODE	,	F_492
SFUSE_STRAP_DDIB_DETECTED	,	V_1407
intel_update_rawclk	,	F_14
CBR_DPLLBMD_PIPE_C	,	V_185
PCH_TRANS_LINK_M1	,	F_605
verify_crtc_state	,	F_892
info	,	V_1231
IS_SKYLAKE	,	F_475
intel_encoders_pre_pll_enable	,	F_421
GC_CLOCK_133_266	,	V_770
drm_object_attach_property	,	F_972
i915_gem_track_fb	,	F_837
DRM_MODE_FLAG_NHSYNC	,	V_1258
SPLL_CTL	,	V_1016
count	,	V_188
"fb too big for bo (need %u bytes, have %zu bytes)\n"	,	L_48
"Bad HPLL VCO (HPLLVCO=0x%02x)\n"	,	L_125
best_clock	,	V_71
PLANE_CTL_FORMAT_YUV422	,	V_387
intel_plane_state	,	V_265
link_m_n_set	,	V_816
vlv_crtc_compute_clock	,	F_652
max_scale	,	V_1355
I915_MODE_FLAG_INHERITED	,	V_1497
link_freq	,	V_1136
vga_get_uninterruptible	,	F_1035
pch_pfit	,	V_445
final	,	V_942
to_intel_connector	,	F_857
haswell_get_pipe_config	,	F_726
assert_fdi_tx_disabled	,	F_154
gcfgc	,	V_748
intel_plane_destroy	,	F_962
FDI_FE_ERRC_ENABLE	,	V_454
skl_modeset_calc_cdclk	,	F_709
vbl_wait	,	V_1330
TRANS_LEGACY_INTERLACED_ILK	,	V_217
PLANE_CTL_ALPHA_MASK	,	V_1005
"plane %c assertion failure, should be off on pipe %c but is still active\n"	,	L_27
FDI_RX_CHICKEN	,	F_330
i9xx_crtc_enable	,	F_533
CDCLK_FREQ_450_432	,	V_683
intel_gen4_queue_flip	,	F_797
ddi_port_info	,	V_1410
"%sabling fdi C rx\n"	,	L_74
drm_atomic_get_existing_connector_state	,	F_866
intel_update_cdclk	,	F_480
cancel_work_sync	,	F_770
i915_gem_request_alloc	,	F_833
alpha	,	V_312
assert_pch_transcoder_disabled	,	F_102
retry	,	V_464
assert_fdi_tx_enabled	,	F_149
ironlake_fdi_compute_config	,	F_557
"FDI_RX_IIR before link train 0x%x\n"	,	L_67
"transitional active state does not match atomic hw state "	,	L_248
i865_get_display_clock_speed	,	F_581
intel_atomic_state	,	V_700
crtc_vsync_end	,	V_890
DRM_ROTATE_90	,	V_398
CDCLK_FREQ_675_617	,	V_685
pre_enable	,	V_582
prefer_shadow	,	V_1475
best_error_ppm	,	V_79
valleyview_set_cdclk	,	F_509
ORIGIN_DIRTYFB	,	V_1439
HAS_DDI	,	F_23
intel_frontbuffer_flip	,	F_412
ironlake_fdi_pll_disable	,	F_337
intel_modeset_verify_crtc	,	F_897
PFI_CREDIT_RESEND	,	V_710
SDVO_PIPE_SEL	,	F_111
PCH_TRANS_LINK_N1	,	F_606
tile_width	,	V_237
VGA_SR_DATA	,	V_1469
INTEL_ERR_OR_DBG_KMS	,	F_876
PCI_ANY_ID	,	V_1459
intel_limits_chv	,	V_927
intel_wait_for_vblank	,	F_341
intel_atomic_get_crtc_state	,	F_538
enable_execlists	,	V_1183
i915_gem_object_put	,	F_225
ENOMEM	,	V_723
PFIT_PIPE_MASK	,	V_929
skylake_get_initial_plane_config	,	F_683
GC_DISPLAY_CLOCK_267_MHZ_PNV	,	V_751
has_edp	,	V_1416
compute_baseline_pipe_bpp	,	F_856
cursor_cntl	,	V_1094
shared_dpll	,	V_208
trans_edp_pipe	,	V_1077
"pipe %c sprite %c init failed: %d\n"	,	L_315
tiles	,	V_274
hook	,	V_1461
TRANS_DDI_EDP_INPUT_B_ONOFF	,	V_1081
vtot	,	V_1139
POWER_DOMAIN_MODESET	,	V_1336
"pipe_off wait timed out\n"	,	L_15
"CPU PWM2 enabled\n"	,	L_155
intel_limits_i8xx_dac	,	V_917
pitch	,	V_261
intel_get_pipe_from_crtc_id	,	F_984
IS_G33	,	F_588
m_n	,	V_798
"Failed to write to D_COMP\n"	,	L_160
calc_watermark_data	,	F_908
"CPU transcoder: %s\n"	,	L_345
drm_modeset_unlock	,	F_760
drm_format_plane_height	,	F_213
has_vga	,	V_980
intel_crt_init	,	F_994
get_crtc_power_domains	,	F_464
"enabling CxSR downclocking\n"	,	L_131
"fp0: 0x%x, fp1: 0x%x\n"	,	L_224
hsw_disable_ips	,	F_401
PCH_TRANS_HSYNC	,	F_365
encoder	,	V_513
"[CRTC:%d:%s]%s config %p for pipe %c\n"	,	L_199
intel_update_czclk	,	F_21
intel_check_cpu_fifo_underruns	,	F_406
"more active pll users than references: %x vs %x\n"	,	L_258
DSPSTRIDE	,	F_251
intel_ddi_init	,	F_995
DPIO_ENABLE_CALIBRATION	,	V_839
intel_cursor_plane_create	,	F_976
plane_bit	,	V_1163
DPLL_FPA1_P1_POST_DIV_SHIFT	,	V_868
PCH_RAWCLK_FREQ	,	V_20
intel_fb	,	V_267
"timeout waiting for DE PLL lock\n"	,	L_97
best_encoder	,	V_580
hpllcc	,	V_760
max_pixel_rate	,	V_1047
has_pch_trancoder	,	F_1054
intel_plane_init	,	F_1045
MI_DISPLAY_FLIP_IVB_PLANE_B	,	V_1167
ebb4	,	V_1237
MI_DISPLAY_FLIP_IVB_PLANE_A	,	V_1166
ebb0	,	V_1236
DRM_PLANE_TYPE_PRIMARY	,	V_1370
vga_put	,	F_1038
MI_DISPLAY_FLIP_IVB_PLANE_C	,	V_1169
dot	,	V_53
has_infoframe	,	V_1234
vlv_crtc_clock_get	,	F_654
modeset_put_power_domains	,	F_472
"FDI train done.\n"	,	L_66
file	,	V_1384
intel_cursor_formats	,	V_1376
"Disabling SSC source\n"	,	L_141
CLKCFG_FSB_1600_ALT	,	V_33
cursor_addr	,	V_1104
SDVO_PIPE_SEL_MASK	,	V_158
pageflip_finished	,	F_784
max	,	V_61
"disabling CxSR downclocking\n"	,	L_132
HSW_BLC_PWM2_CTL	,	V_1022
intel_can_enable_sagv	,	F_934
drm_connector_state	,	V_575
"Num Pipes: %d\n"	,	L_329
intel_digital_port	,	V_195
DISPPLANE_GAMMA_ENABLE	,	V_364
drm_mode_legacy_fb_format	,	F_748
sw_ddb	,	V_1281
bxt_uninit_cdclk	,	F_490
cstate	,	V_1046
"CPU PWM1 enabled\n"	,	L_154
LCPLL_PLL_DISABLE	,	V_1035
TRANS_DDI_EDP_INPUT_C_ONOFF	,	V_1082
PCH_LP_PARTITION_LEVEL_DISABLE	,	V_1042
intel_queue_rps_boost_for_request	,	F_822
CDCLK_FREQ_540	,	V_684
__work	,	V_1142
DPLL_MODE_MASK	,	V_1130
QUIRK_LVDS_SSC_DISABLE	,	V_807
crtc_enable	,	V_1324
vsync_start	,	V_897
intel_limits_pineview_lvds	,	V_924
flip_queued_vblank	,	V_1149
ilk_pipe_pixel_rate	,	F_561
intel_shared_dpll_config	,	V_1301
skl_plane_stride	,	F_269
i915_gem_request_completed	,	F_817
SBI_DBUFF0	,	V_973
SDVO_PIPE_B_SELECT	,	V_165
BXT_PIPE_SELECT	,	F_724
intel_display_capture_error_state	,	F_1095
DVS_ENABLE	,	V_147
drm_atomic_helper_setup_commit	,	F_943
framebuffer_references	,	V_1432
drm	,	V_114
intel_framebuffer_create_for_mode	,	F_745
SKL_PS_CTRL	,	F_265
pipe_from_crtc_id	,	V_1386
filp	,	V_1444
FDI_BC_BIFURCATION_SELECT	,	V_510
steps	,	V_975
VGA_SR_INDEX	,	V_1468
haswell_crtc_disable	,	F_454
SBI_SSCAUXDIV_FINALDIV2SEL_SHIFT	,	V_507
intel_quirks	,	V_1454
ADPA_DAC_ENABLE	,	V_162
SBI_SSCDIVINTPHASE_DIR	,	F_356
new_domains	,	V_625
MI_STORE_REGISTER_MEM_GEN8	,	V_1176
cleanup	,	V_1198
drm_plane_helper_add	,	F_970
intel_connector_attach_encoder	,	F_1091
position	,	V_1510
ironlake_update_primary_plane	,	F_258
LVDS_PORT_EN	,	V_159
update_state_fb	,	F_226
"PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_31
compute_m_n	,	F_593
dst	,	V_352
WARN_ON_ONCE	,	F_44
dp_m2_n2	,	V_818
__drm_atomic_helper_crtc_destroy_state	,	F_893
has_active_crtc	,	V_1492
PIPE_DATA_M_G4X	,	F_614
intel_dmi_reverse_brightness	,	F_1030
active_mask	,	V_1297
IS_G4X	,	F_18
intel_ring	,	V_1152
dpll_hw_state	,	V_176
can_ssc	,	V_947
optimize_watermarks	,	V_1217
need_postvbl_update	,	V_1218
i915_gem_object_get_tiling	,	F_1014
subsystem_vendor	,	V_1458
max_downscale	,	V_1364
"plane %c assertion failure (expected %s, current %s)\n"	,	L_25
drm_mode_create_rotation_property	,	F_971
haswell_set_pipemisc	,	F_446
clock_limit	,	V_736
MI_DISPLAY_FLIP_I915	,	V_1160
GC_DISPLAY_CLOCK_190_200_MHZ	,	V_759
container_of	,	F_773
gpu_reset_clobbers_display	,	F_295
SBI_SSCCTL_DISABLE	,	V_490
drm_file	,	V_1383
with_spread	,	V_968
DISPLAY_RATE_SELECT_FPA1	,	V_1119
"rawclk rate: %d kHz\n"	,	L_3
intel_encoder_destroy	,	F_546
drm_atomic_state_alloc	,	F_537
verify_shared_dpll_state	,	F_896
FDI_RX_ENHANCE_FRAME_ENABLE	,	V_452
VGA_DISP_DISABLE	,	V_1470
has_edp_a	,	F_987
"ctrl1: 0x%x, cfgcr1: 0x%x, cfgcr2: 0x%x\n"	,	L_221
CCK_FREQUENCY_STATUS	,	V_18
CLKCFG_FSB_800	,	V_29
vlv_cck_write	,	F_512
"FDI train 1 done.\n"	,	L_61
intel_fbc_enable	,	F_925
FUSE_STRAP	,	V_636
gamma_lut_property	,	V_1349
pixel_format	,	V_241
"IRQs enabled\n"	,	L_159
intel_encoder_clones	,	F_986
__intel_display_power_is_enabled	,	F_1096
SBI_ICLK	,	V_489
drm_atomic_helper_check_planes	,	F_911
"[CRTC:%d:%s] crtc restore failed, out of memory"	,	L_273
GEN2_CURSOR_HEIGHT	,	V_1482
hsw_crtc_supports_ips	,	F_440
fdi_m_n	,	V_587
crtc_clock	,	V_93
intel_scanout_needs_vtd_wa	,	F_188
height	,	V_240
drm_atomic_state_clear	,	F_841
intel_fb_xy_to_linear	,	F_201
ret_n	,	V_792
new_crtc_state	,	V_1290
intel_modeset_clear_plls	,	F_901
PS_PLANE_SEL_MASK	,	V_1002
"unknown pipe linked to edp transcoder\n"	,	L_174
"[ENCODER:%d:%s]\n"	,	L_241
dpio_val	,	V_843
intel_ring_emit	,	F_794
DPLL_CTRL1	,	V_667
to_intel_encoder	,	F_423
ret_m	,	V_791
color_mgmt_changed	,	V_1223
compute_global_watermarks	,	V_1309
uint8_t	,	T_5
intel_dump_pipe_config	,	F_859
num_scalers	,	V_380
PIPEMISC_DITHER_10_BPC	,	V_984
ivybridge_update_fdi_bc_bifurcation	,	F_376
DPLL_CTRL2	,	V_1060
cur_ddb	,	V_1327
flip_mask	,	V_1154
src_h	,	V_346
freq	,	V_740
BXT_MIPI_PORT_CTRL	,	F_722
skl_hw	,	V_1285
i9xx_get_pfit_config	,	F_653
DPLL_ID_LCPLL_2700	,	V_1074
DPLL_ID_WRPLL1	,	V_1064
DPIO_CHV_FEEDFWD_GAIN_MASK	,	V_850
DPLL_ID_WRPLL2	,	V_1066
can_scale	,	V_1363
PIPECONF_INTERLACE_MASK	,	V_214
min	,	V_60
DPLL_CTRL1_LINK_RATE_1080	,	V_673
src_x	,	V_343
src_w	,	V_345
vlv_bunit_read	,	F_513
PCH_TRANS_DATA_M1	,	F_602
src_y	,	V_344
intel_fb_modifier_to_tiling	,	F_209
DISPPLANE_BGRX565	,	V_301
intel_ddi_disable_transcoder_func	,	F_455
ironlake_crtc_enable	,	F_430
stat	,	V_1514
intel_pre_plane_update	,	F_415
drm_framebuffer_reference	,	F_228
needs_scaling	,	F_843
IS_VALLEYVIEW	,	F_16
CURSOR_GAMMA_ENABLE	,	V_1092
port_to_power_domain	,	F_459
drm_i915_private	,	V_5
connected_sink_compute_bpp	,	F_855
"ips: %i\n"	,	L_215
_intel_compute_tile_offset	,	F_206
VLV_HDMIB	,	V_1419
PLANE_CTL_FORMAT_MASK	,	V_1004
VLV_HDMIC	,	V_1421
vlv_disable_pll	,	F_142
CURSOR_FORMAT_ARGB	,	V_1093
i9xx_get_initial_plane_config	,	F_655
intel_display_port_aux_power_domain	,	F_463
intel_tile_height	,	F_171
DPLLB_LVDS_P2_CLOCK_DIV_7	,	V_870
progress	,	V_1329
PCH_TRANSCONF	,	F_103
DSPSIZE	,	F_245
current_config	,	V_1271
"rejecting conflicting digital port configuration\n"	,	L_265
"sprite %c assertion failure, should be off on pipe %c but is still active\n"	,	L_29
DISPPLANE_BGRX555	,	V_299
ratio	,	V_645
"Using SSC on panel\n"	,	L_138
drm_atomic_helper_duplicate_state	,	F_301
irq_lock	,	V_435
num_formats	,	V_1362
intel_limit	,	V_58
intel_surf_alignment	,	F_184
intel_mmio_flip_work_func	,	F_810
cloneable	,	V_1220
CCK_FREQUENCY_STATUS_SHIFT	,	V_19
intel_check_page_flip	,	F_819
"mode set failed: pipe %c stuck\n"	,	L_77
drm_mode_debug_printmodeline	,	F_861
"[PLANE:%d:%s] scaling with color key not allowed"	,	L_85
intel_crtc_dpms_overlay_disable	,	F_402
FDI_DP_PORT_WIDTH_MASK	,	V_458
LCPLL_PLL_ENABLE	,	V_665
DPIO_N_SHIFT	,	V_835
quirk_invert_brightness	,	F_1028
SBI_SSCDIVINTPHASE_INCVAL_SHIFT	,	V_505
assert_sprites_disabled	,	F_91
PAGE_ALIGN	,	F_744
"applying backlight present quirk\n"	,	L_308
I915_TILING_NONE	,	V_283
vsync	,	V_1140
"No Y tiling for legacy addfb\n"	,	L_292
drm_atomic_state	,	V_422
intel_limits_bxt	,	V_86
intel_overlay_switch_off	,	F_403
skl_write_plane_wm	,	F_275
FDI_LINK_TRAIN_PATTERN_1_CPT	,	V_469
"[CONNECTOR:%d:%s] checking for sink bpp constrains\n"	,	L_194
PRIMSIZE	,	F_247
SKL_PCODE_CDCLK_CONTROL	,	V_679
intel_uncore_forcewake_get	,	F_698
CHV_HDMID	,	V_1423
intel_user_framebuffer_destroy	,	F_1007
intel_dp_set_m_n	,	F_433
intel_connector_alloc	,	F_551
PCH_TRANS_DATA_N1	,	F_604
i9xx_crtc_disable	,	F_535
"Incorrect port type\n"	,	L_173
"panel assertion failure, pipe %c regs locked\n"	,	L_22
idx	,	V_976
index_mask	,	V_1390
possible_clones	,	V_1431
has_audio	,	V_1044
i915_vma_pin_fence	,	F_194
SKL_MIN_DST_H	,	V_538
"for crtc_state = %p\n"	,	L_87
wm_results	,	V_1326
"pipe %c assertion failure (expected %s, current %s)\n"	,	L_24
DPLL_CTRL2_DDI_CLK_SEL_MASK	,	F_715
bxt_find_best_dpll	,	F_49
MAX_CURSOR_HEIGHT	,	V_1484
"gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n"	,	L_211
DRM_FORMAT_NV12	,	V_278
mask	,	V_620
flip_work	,	V_443
skl_ddb_entry	,	V_1282
active_crtcs	,	V_704
hblank	,	V_1517
LCPLL_CD_SOURCE_FCLK	,	V_742
intel_dsi_init	,	F_996
hpll_freq	,	V_7
"Unable to find suitable display surface offset\n"	,	L_52
HSW_PCODE_DE_WRITE_FREQ_REQ	,	V_655
DPLL_VGA_MODE_DIS	,	V_187
chv_crtc_compute_clock	,	F_651
PCH_TRANS_HBLANK	,	F_363
intel_fbdev_output_poll_changed	,	F_1020
BXT_DE_PLL_ENABLE	,	V_646
pitch_limit	,	V_1440
BXT_CDCLK_SSA_PRECHARGE_ENABLE	,	V_657
flush_workqueue	,	F_827
intel_set_memory_cxsr	,	F_409
fb_bits	,	V_565
"pitch (%d) must be at least %u byte aligned\n"	,	L_296
LPT_TRANSCONF	,	V_223
wake_up_all	,	F_344
SKL_MIN_DST_W	,	V_537
page_flip_completed	,	F_342
"\tscaler:%d src %dx%d+%d+%d dst %dx%d+%d+%d\n"	,	L_229
base	,	V_64
quirks	,	V_133
intel_atomic_check	,	F_909
skl_init_scalers	,	F_728
"audio: %i, infoframes: %i\n"	,	L_205
IS_IVYBRIDGE	,	F_325
intel_tile_size	,	F_167
vlv_punit_write	,	F_511
SBI_GEN0	,	V_972
PIPE_LINK_N_G4X	,	F_617
ironlake_pfit_enable	,	F_322
skl_init_cdclk	,	F_506
CLKCFG_FSB_400	,	V_26
enable	,	V_508
DISPPLANE_RGBX101010	,	V_309
PIPEMISC_DITHER_12_BPC	,	V_985
D_COMP_BDW	,	V_1030
"SSC %sabled by BIOS, overriding VBT which says %sabled\n"	,	L_311
drm_atomic_helper_update_legacy_modeset_state	,	F_933
dpms	,	V_1493
val	,	V_15
dpll	,	V_45
i915	,	V_431
work	,	V_2
assert_pch_dp_disabled	,	F_117
PIPE_DATA_M2	,	F_610
PIPE_DATA_M1	,	F_382
"Max CD clock rate: %d kHz\n"	,	L_92
fail	,	V_786
intel_modeset_setup_plane_state	,	F_752
IS_KABYLAKE	,	F_476
SBI_SSCCTL_PATHALT	,	V_971
intel_prepare_reset	,	F_297
FP_M2_PINEVIEW_DIV_MASK	,	V_1124
WARN_ONCE	,	F_350
"has_panel %d has_lvds %d has_ck505 %d using_ssc_source %d\n"	,	L_137
"[PLANE:%d:%s] visible %i -&gt; %i, off %i, on %i, ms %i\n"	,	L_191
is_mmio_work	,	F_1
intel_connector_get_hw_state	,	F_553
DSL_LINEMASK_GEN3	,	V_102
ENODEV	,	V_420
intel_plane_helper_funcs	,	V_1371
intel_add_fb_offsets	,	F_202
PIPE_DATA_N1	,	F_607
"Using SSC on eDP\n"	,	L_139
BLC_PWM_CPU_CTL2	,	V_1020
LCPLL_CD_CLOCK_DISABLE	,	V_1049
flip_count	,	V_1148
I915_READ	,	F_11
intel_color_set_csc	,	F_447
bestm1	,	V_824
mutex	,	V_430
vbt	,	V_805
PIPE_DATA_N2	,	F_611
bestm2	,	V_825
"FDI TX PLL assertion failure, should be active but is disabled\n"	,	L_20
intel_begin_crtc_commit	,	F_959
POWER_DOMAIN_PIPE	,	F_466
"primary %c"	,	L_277
intel_limits_ironlake_dual_lvds_100m	,	V_996
BLM_PCH_PWM_ENABLE	,	V_1024
needs_recompute	,	V_731
haswell_get_ddi_pll	,	F_716
update_plane	,	V_421
intel_panel_destroy_backlight	,	F_1079
supports_hdmi	,	V_1413
iclk_pi_range	,	V_496
DDI_BUF_CTL	,	F_990
DSPTILEOFF	,	F_254
event	,	V_480
div_4800	,	V_787
CCK_FREQUENCY_VALUES	,	V_17
intel_connector_verify_state	,	F_548
PORT_CLK_SEL_LCPLL_1350	,	V_1071
vco	,	V_52
CHV_PLL_DW9	,	F_631
ips_enabled	,	V_552
CHV_PLL_DW8	,	F_633
has_port	,	V_1417
"pipe bpp: %i, dithering: %i\n"	,	L_201
assert_cursor_disabled	,	F_159
EDEADLK	,	V_425
"Updating scaler for [PLANE:%d:%s] scaler_user index %u.%u\n"	,	L_84
CCK_DISPLAY_CLOCK_CONTROL	,	V_693
CHV_PLL_DW6	,	F_632
CHV_PLL_DW1	,	F_628
CHV_PLL_DW0	,	F_627
CHV_PLL_DW3	,	F_630
CHV_PLL_DW2	,	F_629
DRM_FORMAT_YUYV	,	V_386
drm_atomic_state_free	,	F_304
drm_framebuffer_cleanup	,	F_1008
intel_dvo_init	,	F_1002
FDI_LINK_TRAIN_PATTERN_2_IVB	,	V_476
DRM_FORMAT_XRGB2101010	,	V_308
udelay	,	F_125
DRM_FORMAT_XBGR8888	,	V_306
vsyncshift	,	V_882
MI_SRM_LRM_GLOBAL_GTT	,	V_1177
PCH_TRANS_VBLANK	,	F_369
FDI_RX_TP1_TO_TP2_48	,	V_467
hsw_disable_lcpll	,	F_695
"clamping display bpp (was %d) to EDID reported max of %d\n"	,	L_195
DSL_LINEMASK_GEN2	,	V_101
"pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n"	,	L_147
"  TILEOFF: %08x\n"	,	L_342
PS_SCALER_EN	,	V_417
DREF_CPU_SOURCE_OUTPUT_MASK	,	V_957
intel_dsi_pll_is_enabled	,	F_721
atomic_inc	,	F_830
assert_planes_disabled	,	F_89
LCPLL_CTL	,	V_739
PIPE_CONF_CHECK_M_N_ALT	,	F_881
intel_dpll_id	,	V_1009
PIPE_WM_LINETIME	,	F_960
"n out of range\n"	,	L_6
"failed to write control word\n"	,	L_328
"transcoder assertion failed, should be off on pipe %c but is still active\n"	,	L_30
drm_helper_move_panel_connectors_to_head	,	F_1006
power_domain	,	V_132
reset_ctx	,	V_428
skl_calc_cdclk	,	F_477
i915_add_request_no_flush	,	F_836
enc_to_dig_port	,	F_379
ironlake_init_pch_refclk	,	F_659
"only 2 lanes on haswell, required: %i lanes\n"	,	L_117
intel_pps_unlock_regs_wa	,	F_308
IS_I945G	,	F_637
intel_get_pipe_timings	,	F_640
i9xx_update_pll_dividers	,	F_598
TRANS_DP_SYNC_MASK	,	V_523
BCLRPAT	,	F_458
bw_constrained	,	V_733
skl_wm_values	,	V_402
scaler_user	,	V_532
DSPOFFSET	,	F_261
offset	,	V_275
bestp1	,	V_826
TRANS_INTERLACED	,	V_218
bestp2	,	V_827
ilk	,	V_1227
force_detach	,	V_531
intel_encoders_post_disable	,	F_428
"PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_33
intel_encoder_find_connector	,	F_1052
PTR_ERR	,	F_302
revision	,	V_761
i9xx_update_cursor	,	F_733
drm_i915_error_state_buf	,	V_1518
intel_crtc_wait_for_pending_flips	,	F_347
modeset_get_crtc_power_domains	,	F_469
__intel_framebuffer_create	,	F_738
intel_get_load_detect_pipe	,	F_757
atomic_or	,	F_237
CURCNTR	,	F_81
hsw_restore_lcpll	,	F_697
LVDS	,	V_125
intel_update_watermarks	,	F_413
PIPE_FLIPCOUNT_G4X	,	F_781
schedule_work	,	F_832
TRANS_ENABLE	,	V_149
for_each_crtc_in_state	,	F_292
htot	,	V_1138
vlv_dpio_write	,	F_134
drm_crtc_init_with_planes	,	F_979
TRANS_CHICKEN2	,	F_151
atomic_cdclk_freq	,	V_1308
chv_calc_dpll_params	,	F_32
intel_limits_g4x_single_channel_lvds	,	V_920
BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ	,	V_1052
TRANS_DP_VSYNC_ACTIVE_HIGH	,	V_529
old_conn_state	,	V_576
FDI_RX_ENABLE	,	V_111
FDI_LINK_TRAIN_400MV_0DB_SNB_B	,	V_466
"  ADDR: %08x\n"	,	L_340
legacy_cursor_update	,	V_1314
old_plane_state	,	V_1209
to_intel_atomic_state	,	F_293
DSI_PLL_VCO_EN	,	V_108
PLANE_CTL_ALPHA_SW_PREMULTIPLY	,	V_385
ironlake_get_fdi_m_n_config	,	F_681
PIXCLK_GATE_GATE	,	V_487
SFUSE_STRAP_CRT_DISABLED	,	V_1396
plane_state	,	V_336
SKL_PS_WIN_SZ	,	F_267
intel_frontbuffer_flip_complete	,	F_776
sw_entry	,	V_1284
inb	,	F_1037
intel_backlight_device_register	,	F_1076
"failed to alloc fb\n"	,	L_135
VLV_REF_DW13	,	V_813
readout_plane_state	,	F_1061
GC_CLOCK_133_200	,	V_765
INTEL_GEN	,	F_250
PIPEMISC	,	F_673
PCH_HDMIC	,	V_174
PCH_HDMIB	,	V_173
drm_atomic_helper_check_modeset	,	F_910
PIPECONF_12BPC	,	V_981
"[fastset]"	,	L_269
PCH_HDMID	,	V_175
"probing SDVOC\n"	,	L_288
intel_pre_disable_primary_noatomic	,	F_236
skl_plane_ctl_tiling	,	F_271
intel_user_framebuffer_dirty	,	F_1011
i915_gem_object_lookup	,	F_1019
DIV_ROUND_CLOSEST_ULL	,	F_33
intel_hdmi_init	,	F_1000
wrpll	,	V_1250
drm_i915_gem_request	,	V_1150
"CRTC fixup failed\n"	,	L_232
"PCH VGA enabled on transcoder %c, should be disabled\n"	,	L_35
crtc_id	,	V_1388
TRANS_DDI_FUNC_CTL	,	F_68
intel_hpd_init	,	F_312
crtc_mask	,	V_1294
cfgcr2	,	V_1249
cdclk_pll	,	V_641
cfgcr1	,	V_1248
DPLL_CTRL1_LINK_RATE_2700	,	V_672
assert_can_disable_lcpll	,	F_689
optimal	,	V_1229
unpin_work	,	V_483
i9xx_crtc_compute_clock	,	F_650
for_each_intel_plane_on_crtc	,	F_1057
intel_set_pipe_timings	,	F_434
drm_atomic_get_plane_state	,	F_753
intel_g4x_hrawclk	,	F_13
fbdev	,	V_1109
DREF_NONSPREAD_CK505_ENABLE	,	V_954
bxt_set_cdclk	,	F_486
VBLANK	,	F_370
HAS_PCH_LPT	,	F_160
SDVO_ENABLE	,	V_155
mode_fits_in_fbdev	,	F_750
quirk_pipea_force	,	F_1024
drm_plane_state	,	V_335
fb_base	,	V_1485
drm_mode_set_name	,	F_645
assert_plane	,	F_86
intel_modeset_setup_hw_state	,	F_290
drm_atomic_add_affected_connectors	,	F_539
i945_get_display_clock_speed	,	F_575
aligned_height	,	V_932
CURSOR_POS_SIGN	,	V_1105
i915_gem_object_put_unlocked	,	F_749
intel_crt_present	,	F_988
PIPEMISC_DITHER_ENABLE	,	V_986
GEN6_PCODE_WRITE_D_COMP	,	V_1031
scaler_id	,	V_407
FDI_PLL_BIOS_0	,	V_40
haswell_crtc_compute_clock	,	F_711
CURSOR_MODE_128_ARGB_AX	,	V_1100
_wait_for	,	F_503
sprite	,	V_143
BXT_DE_PLL_LOCK	,	V_647
"[CRTC:%d:%s] hw state adjusted, was enabled, now disabled\n"	,	L_107
tile_offset	,	V_1512
PIPESRC	,	F_320
INVALID_PIPE	,	V_592
drm_crtc	,	V_87
WRPLL_PLL_ENABLE	,	V_1018
DSPFREQGUAR_MASK	,	V_689
PANEL_PORT_SELECT_LVDS	,	V_121
PF_WIN_POS	,	F_396
cmask	,	V_1331
drm_i915_gem_object	,	V_255
PCH_TRANS_VTOTAL	,	F_367
ENOENT	,	V_1389
"invalid shared fdi lane config on pipe %c: %i lanes\n"	,	L_118
PIPECONF_CXSR_DOWNCLOCK	,	V_908
wait_req	,	V_1315
PLL_P2_DIVIDE_BY_4	,	V_879
DREF_CPU_SOURCE_OUTPUT_NONSPREAD	,	V_961
"crtc timings: %d %d %d %d %d %d %d %d %d, "	,	L_197
userptr	,	V_1434
intel_init_pch_refclk	,	F_672
intel_unregister_dsm_handler	,	F_1084
PP_STATUS	,	F_691
vlv	,	V_561
cdclk	,	V_644
hw_ddb	,	V_1280
system_unbound_wq	,	V_1341
"rejecting invalid cloning configuration\n"	,	L_230
m2_n2	,	V_814
DERRMR_PIPEA_PRI_FLIP_DONE	,	V_1173
intel_get_shared_dpll_by_id	,	F_385
vma	,	V_257
"crtc active state doesn't match with hw state "	,	L_247
post_pll_disable	,	V_585
"tiled"	,	L_298
FP_N_DIV_SHIFT	,	V_1123
red	,	V_1342
"timed out waiting for port %c ready: got 0x%x, expected 0x%x\n"	,	L_39
i9xx_crtc_clock_get	,	F_658
ref	,	V_642
reg	,	V_13
drm_crtc_mask	,	F_274
"encoder's enabled state mismatch "	,	L_243
intel_crtc_has_type	,	F_38
dirty_pipes	,	V_415
has_hdmi_sink	,	V_1273
line2	,	V_99
line1	,	V_98
old_primary_state	,	V_569
req	,	V_1151
ret	,	V_362
TRANS_DP_BPC_MASK	,	V_524
pnv_get_display_clock_speed	,	F_578
enabled_pipe	,	V_1305
intel_user_framebuffer_create_handle	,	F_1009
assert_dsi_pll	,	F_66
PTR_ERR_OR_ZERO	,	F_545
spll	,	V_1251
pixel_rate	,	V_1043
POSTING_READ	,	F_124
ironlake_check_fdi_lanes	,	F_555
vco_table	,	V_778
i915_vgacntrl_reg	,	F_1034
"pll in active use but not on in sw tracking\n"	,	L_255
LVDS_PIPE	,	F_114
DATA_LINK_M_N_MASK	,	V_790
port	,	V_180
vlv_prepare_pll	,	F_529
i915_vma_is_map_and_fenceable	,	F_192
intel_display_print_error_state	,	F_1098
PF_CTL	,	F_394
DDI_A_4_LANES	,	V_1397
alignment	,	V_258
PIPECONF_FRAME_START_DELAY_MASK	,	V_1489
SDVO_PIPE_SEL_CPT	,	F_109
skylake_get_ddi_pll	,	F_714
drm_helper_mode_fill_fb_struct	,	F_1016
drm_crtc_vblank_get	,	F_100
train_done	,	V_477
intel_cleanup_overlay	,	F_1088
switch_to_fclk	,	V_1032
pci_write_config_word	,	F_1094
roundup_pow_of_two	,	F_730
intel_connector_unregister	,	F_1077
CLKCFG_FSB_667	,	V_28
DISPPLANE_8BPP	,	V_297
PS_PLANE_SEL	,	F_279
engine	,	V_1170
flip_ready_vblank	,	V_1190
smp_rmb	,	F_785
end	,	V_1288
ERESTARTSYS	,	V_1352
supports_dvi	,	V_1412
valleyview_crtc_enable	,	F_524
intel_pps_init	,	F_991
"Failed to disable PCH transcoder\n"	,	L_43
sandybridge_pcode_write	,	F_400
intel_fdi_link_freq	,	F_22
i9xx_set_pipeconf	,	F_527
abort_flip_on_reset	,	F_315
plane_mask	,	V_341
DPLL_CTRL1_LINK_RATE_MASK	,	F_495
skl_write_cursor_wm	,	F_734
drm_atomic_helper_commit_planes_on_crtc	,	F_926
crtc_h	,	V_350
iclk_virtual_root_freq	,	V_495
"%s change in progress\n"	,	L_1
"Failed to enable PCH transcoder\n"	,	L_41
FP_N_DIV_MASK	,	V_1126
drm_plane_helper_check_state	,	F_958
crtc_y	,	V_348
IS_PINEVIEW	,	F_19
intel_fb_pitch	,	F_200
intel_runtime_pm_get	,	F_189
old_offset	,	V_271
"FDI train 2 fail!\n"	,	L_64
crtc_w	,	V_349
PLANE_CTL_PLANE_GAMMA_DISABLE	,	V_414
TRANSCODER_C	,	V_1506
DRM_DEBUG	,	F_215
crtc_x	,	V_347
PLANE_CTL_ORDER_RGBX	,	V_384
clock_set	,	V_918
TRANSCODER_B	,	V_1505
"FDI RX state assertion failure (expected %s, current %s)\n"	,	L_19
vlv_pipe_to_channel	,	F_131
use_mmio_flip	,	F_804
tries	,	V_455
drm_crtc_vblank_count	,	F_920
SBI_SSCDITHPHASE	,	V_978
ILK_eDP_A_DISABLE	,	V_1394
skl_uninit_cdclk	,	F_505
haswell_mode_set_planes_workaround	,	F_904
IS_I830	,	F_140
TRANSCODER_A	,	V_221
"Encoder config failure\n"	,	L_231
intel_compare_link_m_n	,	F_874
bxt_de_pll_disable	,	F_483
gmch_m	,	V_800
gmch_n	,	V_801
sb_lock	,	V_9
DRM_FORMAT_C8	,	V_298
POWER_DOMAIN_PORT_OTHER	,	V_608
max_width	,	V_358
HZ	,	V_485
double_wide	,	V_229
intel_limits_ironlake_single_lvds	,	V_999
skl_check_nv12_aux_surface	,	F_242
assert_plane_enabled	,	F_399
i9xx_get_pipe_config	,	F_657
drm_mode_config	,	V_1113
intel_dump_crtc_timings	,	F_858
CURSOR_ROTATE_180	,	V_1103
tile_width_bytes	,	V_239
PFIT_CONTROL	,	V_597
CURBASE	,	F_732
gen6_fdi_link_train	,	F_332
"loop in pipe configuration computation\n"	,	L_233
"Pipe [%d]:\n"	,	L_331
"[CONNECTOR:%d:%s]\n"	,	L_108
ironlake_crtc_compute_clock	,	F_676
cursor_size	,	V_1096
cursor_needs_physical	,	V_1353
phasedir	,	V_494
drm_mode_vrefresh	,	F_644
handle	,	V_1433
wait_event_timeout	,	F_921
i915_reg_t	,	T_3
cherryview_set_cdclk	,	F_515
PFIT_PGM_RATIOS	,	V_599
i8xx_compute_dpll	,	F_639
DISPLAY_IPS_CONTROL	,	V_555
DERRMR_PIPEB_PRI_FLIP_DONE	,	V_1174
connector	,	V_721
"[ENCODER:%i] active %i with crtc active %i\n"	,	L_249
driver	,	V_1317
"p out of range\n"	,	L_11
intel_cpu_transcoder_set_m_n	,	F_436
FDI_RX_MISC	,	F_333
primary_state	,	V_568
GEN2_CURSOR_WIDTH	,	V_1481
get_pipe_config	,	V_1292
intel_framebuffer_init	,	F_224
drm_crtc_get_hv_timing	,	F_754
ironlake_pch_clock_get	,	F_688
drm_for_each_connector	,	F_865
ps_ctrl	,	V_416
vlv_find_best_dpll	,	F_46
SBI_SSCCTL	,	V_970
haswell_get_ddi_port_state	,	F_725
HAS_PCH_LPT_H	,	F_989
i9xx_disable_primary_plane	,	F_257
GAMMA_MODE	,	F_727
can_position	,	V_1358
i915_gem_object_get	,	F_828
num_transcoders	,	V_1515
QUIRK_INVERT_BRIGHTNESS	,	V_1449
skl_ddb_entry_equal	,	F_889
err	,	V_72
drm_rect	,	V_290
"[ENCODER:%d:%s] hw state readout: %s, pipe %c\n"	,	L_322
PIPECONF_INTERLACE_MASK_HSW	,	V_222
DPIO_K_SHIFT	,	V_836
"plane %c assertion failure, should be disabled but not\n"	,	L_26
plane_config	,	V_319
"framebuffer init failed %d\n"	,	L_302
assert_fdi_rx_pll_enabled	,	F_164
min_height	,	V_1473
cleanup_unpin	,	V_1204
hsw_enable_pc8	,	F_700
PIPESTAT	,	F_1097
trans_dp_ctl	,	V_151
intel_modeset_gem_init	,	F_1072
onoff	,	F_65
DISPPLANE_ROTATE_180	,	V_373
"  Power: %s\n"	,	L_332
tile_rows	,	V_277
cl_vco	,	V_775
modifier	,	V_260
intel_backlight_device_unregister	,	F_1078
drm_crtc_send_vblank_event	,	F_343
i915_ggtt_view_rotated	,	V_250
intel_sbi_write	,	F_353
LCPLL_CD2X_CLOCK_DISABLE	,	V_1051
i915_terminally_wedged	,	F_825
HPLLCC	,	V_763
mode	,	V_418
SKL_NUM_SCALERS	,	V_1379
DSPFREQSTAT_MASK_CHV	,	V_697
"CZ clock rate: %d kHz\n"	,	L_5
supports_dp	,	V_1411
HAS_128_BYTE_Y_TILING	,	F_169
intel_pipe_update_start	,	F_813
CCK_REG_DSI_PLL_CONTROL	,	V_107
gtt_offset	,	V_1147
DPLL_SSC_REF_CLK_CHV	,	V_194
DPIO_CHV_M1_DIV_BY_2	,	V_848
is_lvds	,	V_1132
drm_crtc_index	,	F_895
GC_CLOCK_100_200	,	V_767
g4x_crtc_compute_clock	,	F_648
PCH_TRANS_HTOTAL	,	F_361
"connector is active, but attached crtc isn't\n"	,	L_110
i915_gem_request_assign	,	F_955
DRM_FORMAT_VYUY	,	V_393
modeset_restore_state	,	V_433
IPS_CTL	,	V_556
intel_display_power_get	,	F_471
new	,	V_1207
mmio_work	,	V_3
"connector's crtc doesn't match encoder crtc\n"	,	L_242
domains	,	V_624
"FDI requires downspread\n"	,	L_144
"[PLANE:%d:%s] FB:%d unsupported scaling format 0x%x\n"	,	L_86
first_crtc_state	,	V_1303
DDI_INIT_DISPLAY_DETECTED	,	V_1406
max_size	,	V_285
INTEL_OUTPUT_DP	,	V_514
"staged scaling request for %ux%u-&gt;%ux%u scaler_users = 0x%x\n"	,	L_82
crtc_disable	,	V_717
uint16_t	,	T_6
DPLL_PORTB_READY_MASK	,	V_201
DSPFREQGUAR_SHIFT	,	V_690
struct_mutex	,	V_259
skl_detach_scaler	,	F_264
skl_update_scaler_crtc	,	F_391
allow_power_down	,	V_1033
"encoder detached but still enabled on pipe %c.\n"	,	L_245
intel_check_pch_fifo_underruns	,	F_407
DRM_FORMAT_ABGR8888	,	V_315
CHV_BLEND_LEGACY	,	V_714
"dp: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_203
D_COMP_RCOMP_IN_PROGRESS	,	V_1037
ironlake_fdi_pll_enable	,	F_336
intel_finish_page_flip_mmio	,	F_788
SFUSE_STRAP_DDID_DETECTED	,	V_1409
skl_ddb_allocation_overlaps	,	F_929
DRM_MODE_FB_MODIFIERS	,	V_331
"double wide: %i\n"	,	L_216
PRIMPOS	,	F_248
INTEL_OUTPUT_UNKNOWN	,	V_614
FDI_TX_PLL_ENABLE	,	V_112
skl_ddb_allocation_equals	,	F_930
verify_connector_state	,	F_890
VLV_CMN_DW0	,	V_830
crtc_compute_clock	,	V_1222
linear_offset	,	V_279
PANEL_UNLOCK_REGS	,	V_128
TRANS_STATE_ENABLE	,	V_220
intel_connector	,	V_720
credits	,	V_705
SDVO_PIPE_SEL_CHV	,	F_110
PIPECONF_DITHER_EN	,	V_904
intel_sanitize_crtc	,	F_1055
new_state	,	V_1278
"initial plane fb obj %p\n"	,	L_50
INTEL_DPLL_ALWAYS_ON	,	V_1295
"enabled"	,	L_213
skl_preferred_vco_freq	,	V_632
i9xx_disable_pll	,	F_141
drm_modeset_is_locked	,	F_983
to_intel_plane	,	F_230
PLANE_CTL_FORMAT_RGB_565	,	V_313
SKL_CDCLK_PREPARE_FOR_CHANGE	,	V_678
DPLL_CTRL1_LINK_RATE	,	F_496
wm_linetime	,	V_1360
"PCode CDCLK freq set failed, (err %d, freq %d)\n"	,	L_100
req_cdclk	,	V_712
pci_bus_read_config_word	,	F_583
rps	,	V_553
old_dpll	,	V_1302
INTEL_FRONTBUFFER_ALL_MASK	,	F_420
CLKCFG_FSB_1600	,	V_32
POWER_DOMAIN_PORT_DDI_C_LANES	,	V_604
out_hang	,	V_1196
PIPECONF_8BPC	,	V_212
blb_vco	,	V_773
ironlake_get_lanes_required	,	F_558
intel_prepare_plane_fb	,	F_950
_vlv_enable_pll	,	F_122
intel_gen3_queue_flip	,	F_796
"mismatch in DDB state pipe %c cursor "	,	L_239
FDI_DP_PORT_WIDTH	,	F_329
i915_gem_object_to_ggtt	,	F_197
lpt_pch_enable	,	F_388
ring	,	V_1153
ilk_do_mmio_flip	,	F_809
"bad fb plane %d offset: 0x%x\n"	,	L_47
DIV_ROUND_UP	,	F_216
intel_pre_disable_primary	,	F_408
drm_atomic_helper_connector_reset	,	F_550
SKL_CRTC_INDEX	,	V_543
PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS	,	V_1274
"%s pitch (%u) must be at less than %d\n"	,	L_297
msleep	,	F_56
mode_changed	,	V_423
intel_panel_use_ssc	,	F_595
dp_m_n	,	V_817
PLANE_CTL_FORMAT_XRGB_2101010	,	V_317
"pll is on but not used by any active crtc\n"	,	L_256
skl_max_plane_width	,	F_238
DSPCNTR	,	F_87
vlv_punit_read	,	F_510
base_bpp	,	V_1257
DRM_ROTATE_270	,	V_296
SPLL_PLL_ENABLE	,	V_1017
"plane %c"	,	L_278
fb_changed	,	V_1216
intel_adjust_tile_offset	,	F_204
intel_num_dvo_pipes	,	F_136
pnv_calc_dpll_params	,	F_27
"[modeset]"	,	L_268
expected	,	V_660
i965gm_get_display_clock_speed	,	F_590
PIPEMISC_DITHER_6_BPC	,	V_982
DRM_MODE_DPMS_OFF	,	V_1494
SPCNTR	,	F_94
valleyview_modeset_commit_cdclk	,	F_523
assert_shared_dpll_enabled	,	F_148
PCH_LVDS	,	V_122
transcoders	,	V_1504
GFP_KERNEL	,	V_724
skl_dpll0_enable	,	F_498
drm_atomic_set_mode_for_crtc	,	F_540
"Staged freeing scaler id %d scaler_users = 0x%x\n"	,	L_79
MAX_CURSOR_WIDTH	,	V_1483
TRANS_DPLL_ENABLE	,	F_383
compute_intermediate_wm	,	V_1226
intel_get_shared_dpll	,	F_677
skl_detach_scalers	,	F_268
intel_finish_reset	,	F_305
intel_modeset_update_crtc_state	,	F_870
intel_enable_pipe	,	F_157
drm_mode_connector_attach_encoder	,	F_1092
mutex_unlock	,	F_5
intel_fill_fb_info	,	F_210
"  SURF: %08x\n"	,	L_341
pll10	,	V_1245
DPLL_MD	,	F_129
intel_dpll_hw_state	,	V_1256
intel_attached_encoder	,	F_758
dpd_is_edp	,	V_1405
intel_plane_funcs	,	V_1369
DSPADDR	,	F_256
scaler_users	,	V_534
POWER_DOMAIN_PLLS	,	V_622
"pipe src size: %dx%d\n"	,	L_209
for_each_power_domain	,	F_470
get_display_clock_speed	,	V_640
PLANE_CTL_ROTATE_270	,	V_399
intel_atomic_get_shared_dpll_state	,	F_902
DSPSURF	,	F_252
PIPE_CONF_CHECK_CLOCK_FUZZY	,	F_883
FDI_RX_IMR	,	F_328
"clamping display bpp (was %d) to default limit of 24\n"	,	L_196
PLANE_POS	,	F_281
intel_shared_dpll_commit	,	F_945
pnv_crtc_compute_clock	,	F_649
skl_sanitize_cdclk	,	F_507
i915_gem_object_wait_rendering	,	F_952
mutex_lock	,	F_3
dspaddr_offset	,	V_371
MIPI_CTRL	,	F_723
I915_FORMAT_MOD_Y_TILED	,	V_235
intel_uncore_forcewake_put	,	F_699
ERR_PTR	,	F_739
intel_crtc_init	,	F_978
DPIO_M2DIV_MASK	,	V_832
intel_disable_pipe	,	F_166
sandybridge_pcode_read	,	F_501
CURSOR_Y_SHIFT	,	V_1107
drm_for_each_plane_mask	,	F_419
primary_get_hw_state	,	F_1060
size_aligned	,	V_326
encoders_cloneable	,	F_846
view	,	V_247
intel_crtc_supports_double_wide	,	F_563
"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n"	,	L_128
TRANSCODER_EDP	,	V_589
BXT_DE_PLL_PLL_ENABLE	,	V_650
IS_I85X	,	F_1023
overlay	,	V_558
DPLLB_MODE_LVDS	,	V_862
"pll enabled crtcs mismatch (found %x in enabled mask)\n"	,	L_264
crtc_state	,	V_62
SKL_DFSM_CDCLK_LIMIT_450	,	V_635
intel_framebuffer_pitch_for_width	,	F_742
i9xx_calc_dpll_params	,	F_30
WARN	,	F_7
pci_dev	,	V_746
update_pipe	,	V_1299
mutex_lock_interruptible	,	F_914
pipe_config_supports_ips	,	F_560
transcoder_name	,	F_860
"Unsupported tiling 0x%llx!\n"	,	L_293
name	,	V_12
PLANE_CTL	,	F_93
PLLB_REF_INPUT_SPREADSPECTRUMIN	,	V_876
"FDI RX PLL assertion failure (expected %s, current %s)\n"	,	L_21
cdclk_pll_vco	,	V_1055
drm_atomic_helper_swap_state	,	F_944
dmi_id_list	,	V_1463
intel_modeset_all_pipes	,	F_905
for_each_intel_connector	,	F_852
D_COMP_COMP_DISABLE	,	V_1036
intel_trans_dp_port_sel	,	F_377
INTEL_GMCH_VGA_DISABLE	,	V_1502
color	,	V_1435
aux	,	V_361
lowfreq_avail	,	V_811
bxt_de_pll_enable	,	F_484
"tiling_mode doesn't match fb modifier\n"	,	L_291
"checking fdi config on pipe %c, lanes %i\n"	,	L_115
"Timed out waiting for IPS enable\n"	,	L_90
DRM_MODE_FLAG_PVSYNC	,	V_528
BLM_PWM_ENABLE	,	V_1021
cpt_verify_modeset	,	F_389
skl_ddb_allocation	,	V_1279
factor	,	V_990
intel_dp_get_m_n	,	F_680
outb	,	F_1036
valleyview_modeset_calc_cdclk	,	F_518
used_mst_ports	,	V_1254
green	,	V_1343
"failed to pin boot fb on pipe %d\n"	,	L_326
BLC_PWM_PCH_CTL1	,	V_1023
DP_DETECTED	,	V_1393
intel_init_gt_powersave	,	F_1073
target	,	V_63
DPLL_LOCK_VLV	,	V_177
enc_to_mst	,	F_462
clock2	,	V_1266
"applying pipe b force quirk\n"	,	L_305
i9xx_format_to_fourcc	,	F_218
FDI_RX_IIR	,	F_331
intel_quirk	,	V_1455
clock1	,	V_1265
drm_crtc_vblank_off	,	F_453
"pitch (%d) must match tiling stride (%d)\n"	,	L_300
PIPECONF_DOUBLE_WIDE	,	V_230
adpa_pipe_enabled	,	F_115
HSYNC	,	F_366
max_cdclk_freq	,	V_628
i915_gem_active_get_engine	,	F_807
bdw_adjust_min_pipe_pixel_rate	,	F_703
DRM_MODE_FLAG_INTERLACE	,	V_883
FDI_DP_PORT_WIDTH_SHIFT	,	V_1011
DPLL_ID_LCPLL_1350	,	V_1072
uint64_t	,	V_55
commit_work	,	V_1339
waitqueue_active	,	F_348
broadwell_get_display_clock_speed	,	F_570
max_height	,	V_359
DPIO_P2_SHIFT	,	V_834
g33_get_display_clock_speed	,	F_591
intel_gen2_queue_flip	,	F_792
clkcfg	,	V_23
loopfilter	,	V_840
drm_device	,	V_56
PIPECONF_COLOR_RANGE_SELECT	,	V_913
PCH_TRANS_VSYNCSHIFT	,	F_373
any_ms	,	V_1310
"Switching to FCLK failed\n"	,	L_161
intel_update_max_cdclk	,	F_474
intel_sdvo_init	,	F_999
intel_check_primary_plane	,	F_957
intel_crtc_has_pending_flip	,	F_318
intel_fbc_post_update	,	F_414
aux_offset	,	V_360
intel_fb_gtt_offset	,	F_253
phys_handle	,	V_1373
BXT_CDCLK_CD2X_DIV_SEL_4	,	V_651
broadwell_set_cdclk	,	F_705
assert_pipe	,	F_82
intel_limits_ironlake_dac	,	V_1000
BXT_CDCLK_CD2X_DIV_SEL_1	,	V_654
DPIO_CHV_INT_COEFF_SHIFT	,	V_857
BXT_CDCLK_CD2X_DIV_SEL_2	,	V_652
lpt_reset_fdi_mphy	,	F_663
intel_wm_need_update	,	F_842
skl_cdclk_pcu_ready	,	F_500
desired_divisor	,	V_497
crtc_vdisplay	,	V_545
link_m	,	V_802
link_n	,	V_803
free_work	,	V_1197
crtc	,	V_65
DRM_FORMAT_YVYU	,	V_389
HAS_PCH_IBX	,	F_119
pipesrc	,	V_1162
DRM_FORMAT_ARGB8888	,	V_316
PAGE_SIZE	,	V_325
drm_rect_width	,	F_240
lcpll	,	V_738
pipeconf_val	,	V_207
i915gm_get_display_clock_speed	,	F_580
CURPOS	,	F_736
format_name	,	V_1252
force_reset_modeset_test	,	V_432
DPLL_INTEGRATED_CRI_CLK_VLV	,	V_193
"applying inverted panel brightness quirk\n"	,	L_307
intel_scaler	,	V_1377
post_disable	,	V_584
"Couldn't find PLL settings for mode!\n"	,	L_134
DREF_CPU_SOURCE_OUTPUT_DISABLE	,	V_962
flags	,	V_330
vlv_get_cck_clock_hpll	,	F_9
"unknown plane in flip command\n"	,	L_186
ironlake_get_initial_plane_config	,	F_686
I965_PIPECONF_ACTIVE	,	V_104
enabled	,	V_148
HBLANK	,	F_364
intel_uncore_arm_unclaimed_mmio_detection	,	F_939
stride_alignment	,	V_1441
"  SRC: %08x\n"	,	L_333
"atomic encoder doesn't match attached encoder\n"	,	L_111
_intel_adjust_tile_offset	,	F_203
INT_MAX	,	V_84
stride_mult	,	V_1003
intel_disable_gt_powersave	,	F_1081
drm_atomic_commit	,	F_294
num_pipes	,	V_727
spin_unlock_irq	,	F_311
"%s hw state readout: crtc_mask 0x%08x, on %i\n"	,	L_321
cxsr_allowed	,	V_566
DPIO_CHV_TDC_TARGET_CNT_MASK	,	V_859
DPLL_ID_SPLL	,	V_1068
display	,	V_436
intel_setup_overlay	,	F_1074
__pageflip_stall_check_cs	,	F_816
GC_CLOCK_CONTROL_MASK	,	V_764
intel_ddi_pll_select	,	F_712
intel_crtc_update_cursor	,	F_735
interruptible	,	V_560
intel_init_clock_gating	,	F_1039
has_pch_encoder	,	V_226
width	,	V_245
intel_find_initial_plane_obj	,	F_229
vtotal	,	V_896
IS_HSW_ULT	,	F_572
"dpll_hw_state: dpll: 0x%x, dpll_md: 0x%x, "	,	L_223
"pll on state mismatch (expected %i, found %i)\n"	,	L_257
"  HBLANK: %08x\n"	,	L_348
IS_MOBILE	,	F_139
num	,	V_788
bxt_get_ddi_pll	,	F_713
TRANS_DDI_FUNC_ENABLE	,	V_109
mode_cmd	,	V_323
PORT_CLK_SEL_NONE	,	V_1075
"probing SDVOB\n"	,	L_286
"  POS: %08x\n"	,	L_339
vlv_PLL_is_optimal	,	F_43
BUNIT_REG_BISOC	,	V_694
panel_use_ssc	,	V_804
intel_crtc_has_encoders	,	F_1051
gpu_error	,	V_439
intel_encoders_disable	,	F_427
intel_cleanup_gt_powersave	,	F_1089
freq_320	,	V_699
skip_intermediate_wm	,	V_424
max_cdclk	,	V_631
chv_compute_dpll	,	F_619
PLANE_CTL_YUV422_YVYU	,	V_390
"Changing CDCLK to %d kHz (VCO %d kHz)\n"	,	L_98
used_ports	,	V_1253
"enabling pipe %c\n"	,	L_44
"pll enabled crtcs mismatch (expected 0x%x in 0x%02x)\n"	,	L_261
CBR4_VLV	,	V_183
for_each_pipe	,	F_90
visible	,	V_340
drm_pending_vblank_event	,	V_1191
power_domain_on	,	V_1509
intel_limits_i8xx_dvo	,	V_916
PIPE_CONF_CHECK_M_N	,	F_880
UTIL_PIN_ENABLE	,	V_1026
intel_bios_is_port_present	,	F_1001
intel_encoders_post_pll_disable	,	F_429
"  HTOTAL: %08x\n"	,	L_347
ffs	,	F_766
skylake_get_pfit_config	,	F_682
check_single_encoder_cloning	,	F_847
intel_complete_page_flips	,	F_285
SBI_SSCDIVINTPHASE_PROPAGATE	,	V_501
SKL_MIN_SRC_W	,	V_535
PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT	,	V_992
skl_update_scaler_plane	,	F_392
cdctl	,	V_659
"nonblocking commit for modeset not yet implemented.\n"	,	L_271
fdi_dotclock	,	V_730
SKL_DFSM_CDCLK_LIMIT_MASK	,	V_630
chv_crtc_clock_get	,	F_656
"requested cdclk (%d kHz) exceeds max (%d kHz)\n"	,	L_172
ironlake_get_pipe_config	,	F_687
MI_WAIT_FOR_PLANE_B_FLIP	,	V_1155
POWER_DOMAIN_PIPE_A	,	V_713
pnv_vco	,	V_774
DPIO_AFC_RECAL	,	V_861
valleyview_calc_cdclk	,	F_516
intel_update_pipe_config	,	F_319
"creating tmp fb for load-detection\n"	,	L_178
SKL_MIN_SRC_H	,	V_536
"Duplicating state failed with %i\n"	,	L_56
drm_connector	,	V_577
"dp: %i, lanes: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n"	,	L_204
lvds_ssc_freq	,	V_914
"adjusted mode:\n"	,	L_207
err_printf	,	F_1099
intel_framebuffer	,	V_266
PORT_TRANS_SEL_CPT	,	F_113
__intel_display_resume	,	F_289
intel_fdi_normal_train	,	F_324
VLV_DP_B	,	V_1418
PIPEMISC_DITHER_8_BPC	,	V_983
VLV_DP_C	,	V_1420
POWER_DOMAIN_VGA	,	V_1495
intel_fill_fb_ggtt_view	,	F_178
HSW_CDCLK_LIMIT	,	V_637
unpin_work_count	,	V_479
lpt_enable_clkout_dp	,	F_666
addr	,	V_1188
RAWCLK_FREQ_MASK	,	V_21
DPLL_CTRL1_OVERRIDE	,	F_494
hpd_irq_setup	,	V_437
DPIO_CHV_P1_DIV_SHIFT	,	V_845
resv	,	V_1182
DSPLINOFF	,	F_255
i915_gem_object_get_stride	,	F_1015
int_crt_support	,	V_1398
frontbuffer_bit	,	V_354
"Max dotclock rate: %d kHz\n"	,	L_93
PCH_DREF_CONTROL	,	V_952
"reusing fbdev for load-detection framebuffer\n"	,	L_179
queue_work	,	F_345
hsw_read_dcomp	,	F_693
GC_DISPLAY_CLOCK_333_MHZ_PNV	,	V_752
other_crtc	,	V_725
"probing HDMI on SDVOC\n"	,	L_289
limited_color_range	,	V_912
HAS_PIPE_CXSR	,	F_646
plane	,	V_137
encoder_mask	,	V_719
atomic_set	,	F_791
intel_fb_obj	,	F_186
intel_rotation_info_size	,	F_176
pll_dw1	,	V_936
pll_dw0	,	V_935
cntl	,	V_1091
cursor_size_ok	,	F_737
pll_dw3	,	V_938
num_planes	,	V_287
pll_dw2	,	V_937
SBI_SSCDIVINTPHASE_DIVSEL	,	F_355
DRM_DEBUG_ATOMIC	,	F_845
"Target pipe watermarks are invalid\n"	,	L_192
drm_atomic_helper_suspend	,	F_544
error_ppm	,	V_80
"Unsupported divider value\n"	,	L_130
FDI_TX_ENHANCE_FRAME_ENABLE	,	V_448
DPLL_PORTC_READY_MASK	,	V_203
cpu_fifo_underrun_disabled	,	V_1490
intel_unpin_fb_obj	,	F_196
i9xx_misc_get_display_clock_speed	,	F_577
IS_I915G	,	F_564
PANEL_POWER_ON	,	V_126
HAS_PCH_SPLIT	,	F_15
CDCLK_FREQ_SEL_MASK	,	V_686
EIO	,	V_1199
tmp_state	,	V_1255
diff	,	V_1267
CONFIG_DRM_FBDEV_EMULATION	,	F_751
PS_SCALER_MODE_DYN	,	V_1378
"Updating scaler for [CRTC:%d:%s] scaler_user index %u.%u\n"	,	L_83
link_bw	,	V_729
DPIO_CHV_INT_LOCK_THRESHOLD_MASK	,	V_853
DRM_FORMAT_MOD_NONE	,	V_233
intermediate	,	V_1228
QUIRK_BACKLIGHT_PRESENT	,	V_1450
base_aligned	,	V_324
intel_fbc_choose_crtc	,	F_912
LVDS_PIPEB_SELECT	,	V_123
i915_reset_in_progress	,	F_316
"invalid fdi lane config on pipe %c: %i lanes\n"	,	L_116
RCS	,	V_1171
TRANS_DP_PORT_SEL_MASK	,	V_152
put_domains	,	V_1335
"plane %d assertion failure, should be off on pipe %c but is still active\n"	,	L_28
skl_plane_ctl_format	,	F_270
drm_atomic_set_crtc_for_plane	,	F_755
PCH_ADPA	,	V_172
intel_has_pending_fb_unpin	,	F_339
PCH_SDVOB	,	V_1415
BXT_PIPE_SELECT_MASK	,	V_1086
intel_init_quirks	,	F_1031
"  CONF: %08x\n"	,	L_346
quirk_backlight_present	,	F_1029
ironlake_set_pipeconf	,	F_437
"PCH GTC enabled\n"	,	L_158
EBUSY	,	V_1195
intel_prepare_shared_dpll	,	F_432
sel	,	V_518
DREF_NONSPREAD_SOURCE_ENABLE	,	V_955
skl_do_mmio_flip	,	F_808
hw_lock	,	V_554
PANEL_UNLOCK_MASK	,	V_127
INIT_WORK	,	F_826
"Panel power on\n"	,	L_153
sw_config	,	V_1291
fourcc	,	V_931
skylake_pfit_enable	,	F_321
crtc_hblank_start	,	V_885
gamma_mode	,	V_1089
CURSOR_MODE	,	V_130
intel_pipe_config_compare	,	F_875
cs	,	V_1471
"IBX PCH hdmi port still using transcoder B\n"	,	L_34
scanline_offset	,	V_228
i915_gem_object_create_stolen_for_preallocated	,	F_223
PPS_BASE	,	V_1404
pll6	,	V_1242
vlv_program_pfi_credits	,	F_521
pll0	,	V_1238
pll1	,	V_1239
pll2	,	V_1240
pll3	,	V_1241
i8xx_crtc_compute_clock	,	F_647
pll8	,	V_1243
config	,	V_91
pll9	,	V_1244
ilk_wm_get_hw_state	,	F_1068
DRM_DEBUG_KMS	,	F_158
intel_runtime_pm_put	,	F_195
last_vblank_count	,	V_1319
drmmode_crtc	,	V_1387
intel_color_init	,	F_981
i9xx_pfit_disable	,	F_534
DPLL_CTRL1_LINK_RATE_810	,	V_669
pll_id	,	V_1010
intel_psr_init	,	F_1005
fmt	,	T_7
intel_modeset_checks	,	F_907
fastboot	,	V_1312
DP_PIPE_SELECT_CHV	,	F_107
SBI_SSCDIVINTPHASE_DIVSEL_MASK	,	V_498
"for crtc_state = %p scaler_id = %d\n"	,	L_89
HPLLVCO_MOBILE	,	V_779
DP_PORT_EN	,	V_150
TRANS_DP_OUTPUT_ENABLE	,	V_525
in_interrupt	,	F_820
INTEL_FRONTBUFFER_CURSOR	,	F_977
intel_atomic_legacy_gamma_set	,	F_947
drm_crtc_vblank_put	,	F_101
intel_modeset_verify_disabled	,	F_899
dslreg	,	V_530
intel_teardown_gmbus	,	F_1090
vco_freq	,	V_8
intel_set_pipe_src_size	,	F_435
intel_primary_plane_create	,	F_964
intel_shared_dpll	,	V_994
calculated_clock	,	V_78
I915_FORMAT_MOD_Yf_TILED	,	V_236
fp1	,	V_716
fp0	,	V_715
intel_update_crtc	,	F_924
fp2	,	V_810
i9xx_compute_dpll	,	F_636
pps_idx	,	V_1400
broxton_get_display_clock_speed	,	F_569
was_crtc_enabled	,	V_1210
target_clock	,	V_85
i915_gpu_error	,	V_438
"czclk"	,	L_4
ndelay	,	F_696
hdmi_pipe_enabled	,	F_108
INTEL_OUTPUT_DSI	,	V_225
WRPLL_CTL	,	F_690
CCK_CZ_CLOCK_CONTROL	,	V_36
DRM_ERROR	,	F_126
last_write	,	V_1184
dot_limit	,	V_69
adjust	,	V_1270
"Couldn't release load detect pipe: %i\n"	,	L_183
line_mask	,	V_100
intel_has_gpu_reset	,	F_296
SBI_SSCDIVINTPHASE_INCVAL	,	F_357
fb	,	V_90
i915_mutex_lock_interruptible	,	F_741
intel_display_suspend	,	F_543
"FDI train 1 fail on vswing %d\n"	,	L_69
intel_opregion_notify_encoder	,	F_426
SOUTH_DSPCLK_GATE_D	,	V_1041
work_struct	,	V_1141
cursor	,	V_1375
SKL_PS_WIN_POS	,	F_266
"[CRTC:%d:%s] has [PLANE:%d:%s] with fb %i\n"	,	L_190
DPIO_POST_DIV_HDMIDP	,	V_837
power_domain_mask	,	V_1076
"Encoder connected to wrong pipe %c\n"	,	L_250
gtt_offset_rotated	,	V_284
fp	,	V_809
"  CNTR: %08x\n"	,	L_336
intel_shared_dpll_init	,	F_1046
i915_ggtt_offset	,	F_263
"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n"	,	L_129
pipe_required_fdi_lanes	,	F_554
drm_modeset_lock_all	,	F_1047
DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT	,	V_855
PLL_REF_SDVO_HDMI_MULTIPLIER_MASK	,	V_1014
INTEL_OUTPUT_DVO	,	V_189
i915_gem_request_put	,	F_775
pgm_ratios	,	V_600
"vco out of range\n"	,	L_13
intel_get_pipe_src_size	,	F_641
i8xx_primary_formats	,	V_1368
intel_disable_cursor_plane	,	F_974
drm_format_num_planes	,	F_211
needs_vblank_wait	,	F_923
"Preparing state failed with %i\n"	,	L_272
hsw_get_transcoder_state	,	F_718
GC_CLOCK_100_133	,	V_769
lpt_init_pch_refclk	,	F_671
rotated	,	V_252
"Cursor [%d]:\n"	,	L_343
scalers	,	V_381
intel_dp_init	,	F_998
intel_fb_stride_alignment	,	F_262
obj	,	V_256
FDI_FS_ERRC_ENABLE	,	V_453
"Something enabled VGA plane, disabling it\n"	,	L_319
intel_sanitize_encoder	,	F_1058
intel_disable_shared_dpll	,	F_542
PIPECONF_BPC_MASK	,	V_210
"FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n"	,	L_236
intel_irqs_enabled	,	F_692
drm_connector_unreference	,	F_853
PORT_A	,	V_601
"[ENCODER:%d:%s] has active connectors but no active pipe!\n"	,	L_317
PORT_E	,	V_606
PORT_D	,	V_204
PORT_C	,	V_202
PORT_B	,	V_200
sprite_name	,	F_95
crtc_hdisplay	,	V_544
DPIO_CHV_K_DIV_SHIFT	,	V_847
MISSING_CASE	,	F_170
fb_modifier	,	V_231
intel_ddi_enable_pipe_clock	,	F_448
"FDI mPHY reset de-assert timeout\n"	,	L_143
g4x_find_best_dpll	,	F_42
mutex_is_locked	,	F_187
bits_per_pixel	,	V_793
drm_atomic_helper_cleanup_planes	,	F_917
i915_gem_object_is_tiled	,	F_214
transcoder_is_dsi	,	F_443
intel_limits_vlv	,	V_928
"Power well on\n"	,	L_149
dev_priv	,	V_6
skylake_update_primary_plane	,	F_273
DPLL_FPA01_P1_POST_DIV_MASK_I830	,	V_1135
min_scale	,	V_1357
context	,	V_1233
FDI_RX_SYMBOL_LOCK	,	V_456
id	,	V_377
broadwell_calc_cdclk	,	F_706
drm_modeset_drop_locks	,	F_313
PLANE_CTL_TILED_MASK	,	V_1006
"mismatch in DDB state pipe %c plane %d "	,	L_237
"Kicking stuck page flip: queued at %d, now %d\n"	,	L_187
intel_fb_funcs	,	V_1443
PLL_REF_INPUT_MASK	,	V_951
FDI_MPHY_IOSFSB_RESET_CTL	,	V_965
"cdclk requested %d kHz but got %d kHz\n"	,	L_171
intel_load_detect_pipe	,	V_1110
surface	,	V_1511
PLANE_OFFSET	,	F_276
"disabled"	,	L_214
"en"	,	L_75
FP_CB_TUNE	,	V_991
skl_wm_get_hw_state	,	F_1067
params	,	V_251
"failed to disable transcoder %c\n"	,	L_42
i915_ggtt_view	,	V_246
"\tFB:%d, fb = %ux%u format = %s"	,	L_228
drm_modeset_acquire_ctx	,	V_426
skl_cdclk_wait_for_pcu_ready	,	F_502
DREF_NONSPREAD_SOURCE_MASK	,	V_953
IS_BROXTON	,	F_36
planes_changed	,	V_1224
has_cpu_edp	,	V_944
i830_get_display_clock_speed	,	F_585
"[hw state]"	,	L_252
intel_finish_crtc_commit	,	F_961
"linear"	,	L_299
LCPLL_CLK_FREQ_337_5_BDW	,	V_745
DPLL_CTRL1_LINK_RATE_1350	,	V_670
GCFGC	,	V_749
"[PLANE:%d:%s] disabled, scaler_id = %d\n"	,	L_226
ALIGN	,	F_175
intel_limits_i9xx_lvds	,	V_926
ivb_manual_fdi_link_train	,	F_335
"CRTC bw constrained, retrying\n"	,	L_234
drm_atomic_get_crtc_state	,	F_763
i915_gem_object_get_dmabuf_resv	,	F_805
PIPE_DATA_N_G4X	,	F_615
GC_DISPLAY_CLOCK_200_MHZ_PNV	,	V_754
"num_scalers: %d, scaler_users: 0x%x, scaler_id: %d\n"	,	L_210
u16	,	T_4
PIPE_B	,	V_124
PIPE_A	,	V_117
"no pipe available for load-detect\n"	,	L_177
crtc_hblank_end	,	V_886
intel_pipe_update_end	,	F_814
PIPE_C	,	V_511
SKL_MAX_DST_W	,	V_541
m1	,	V_54
m2	,	V_47
flush_scheduled_work	,	F_1086
VLV_PLL_DW10	,	F_622
VLV_PLL_DW11	,	F_625
"WRPLL1 enabled\n"	,	L_151
PFIT_ENABLE	,	V_598
ctg_vco	,	V_777
PP_ON_DELAYS	,	F_76
DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW	,	V_866
smp_mb__before_atomic	,	F_790
to_i915	,	F_53
intel_tv_init	,	F_1004
expected_mask	,	V_197
i915_gem_object_unpin_from_display_plane	,	F_199
SBI_SSCDIVINTPHASE	,	V_979
DPI_ENABLE	,	V_1085
intel_display_power_put	,	F_85
power_well_driver	,	V_1508
SKL_MAX_DST_H	,	V_542
ironlake_pch_transcoder_set_timings	,	F_360
default_credits	,	V_706
wait_event_interruptible_timeout	,	F_349
POWER_DOMAIN_PIPE_PANEL_FITTER	,	F_467
SP_ENABLE	,	V_145
SBI_SSCDIVINTPHASE_INCVAL_MASK	,	V_499
hsync_end	,	V_895
n2	,	V_1268
skl_update_crtcs	,	F_928
intel_hpll_vco	,	F_586
has_drrs	,	V_815
possible_crtcs	,	V_1117
i915_vma	,	V_254
vlv_force_pll_on	,	F_634
bxt_init_cdclk	,	F_488
pdev	,	V_747
dmi_check_system	,	F_1032
for_each_encoder_on_crtc	,	F_378
drm_encoder	,	V_619
drm_crtc_vblank_reset	,	F_1056
port_mask	,	V_198
PUNIT_REG_DSPFREQ	,	V_688
hsw_disable_pc8	,	F_701
u32	,	T_1
SBI_GEN0_CFG_BUFFENABLE_DISABLE	,	V_974
PP_CONTROL	,	F_75
I915_FORMAT_MOD_X_TILED	,	V_234
limit	,	V_59
"failed to set mode on load-detect pipe\n"	,	L_182
CHV_CMN_DW14	,	F_133
CHV_CMN_DW13	,	F_626
locked	,	V_118
intel_cleanup_plane_fb	,	F_954
"(expected %i, found %i)\n"	,	L_244
mm	,	V_559
"PCH LVDS enabled on transcoder %c, should be disabled\n"	,	L_36
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_370
intel_enable_pipe_a	,	F_1049
FDI_RX_BIT_LOCK	,	V_457
drm_connector_reference	,	F_854
drm_modeset_acquire_init	,	F_298
ironlake_fdi_disable	,	F_338
BXT_DE_PLL_RATIO_MASK	,	V_649
entry	,	V_1391
"s"	,	L_313
intel_display_set_init_power	,	F_1069
"  BASE: %08x\n"	,	L_344
sr1	,	V_1464
DPLL_FPA01_P1_POST_DIV_SHIFT	,	V_867
I915_STATE_WARN	,	F_64
POWER_DOMAIN_PORT_DDI_E_LANES	,	V_607
spin_lock_irqsave	,	F_786
"cursor on pipe %c assertion failure (expected %s, current %s)\n"	,	L_23
DREF_SSC1_ENABLE	,	V_958
DRM_PLANE_TYPE_CURSOR	,	V_1215
drm_rect_rotate	,	F_217
intel_set_cpu_fifo_underrun_reporting	,	F_405
intel_gen7_queue_flip	,	F_799
DPLL_MD_UDI_MULTIPLIER_SHIFT	,	V_821
disable_cxsr	,	V_571
p1	,	V_49
p2	,	V_50
DPIO_CHV_TDC_TARGET_CNT_SHIFT	,	V_860
"pll0: 0x%x, pll1: 0x%x, pll2: 0x%x, pll3: 0x%x, "	,	L_218
drm_crtc_state	,	V_42
intel_color_check	,	F_849
vlv_compute_dpll	,	F_618
dsi_pll	,	V_1275
PLANE_CTL_YUV422_VYUY	,	V_394
verify_encoder_state	,	F_891
drm_modeset_lock_all_ctx	,	F_299
"pch pfit: pos: 0x%08x, size: 0x%08x, %s\n"	,	L_212
"attempting to use a userptr for a framebuffer, denied\n"	,	L_290
drm_framebuffer	,	V_248
"Updating pipe size %ix%i -&gt; %ix%i\n"	,	L_59
POWER_DOMAIN_PORT_DDI_D_LANES	,	V_605
assert_pll	,	F_62
for_each_connector_in_state	,	F_422
wait_for_us	,	F_664
bpc	,	V_522
conn_state	,	V_579
intel_limits_ironlake_single_lvds_100m	,	V_998
for_each_port_masked	,	F_720
on	,	V_1296
bpp	,	V_988
bps	,	V_989
src	,	V_351
"Could not determine valid watermarks for inherited state\n"	,	L_310
control	,	V_596
intel_pipe_set_base_atomic	,	F_284
cdclk_sel	,	V_781
cleanup_pending	,	V_1202
dspcntr	,	V_363
QUIRK_PIPEB_FORCE	,	V_135
u64	,	V_1137
offsets	,	V_280
pf	,	V_1161
PLANE_CTL_ENABLE	,	V_144
"pll active mismatch (didn't expect pipe %c in active mask 0x%02x)\n"	,	L_260
update_wm_post	,	V_567
i915_wait_request	,	F_811
FDI_LINK_TRAIN_NONE_IVB	,	V_447
VGA_FAST_MODE_DISABLE	,	V_709
handles	,	V_1446
DPLL_EXT_BUFFER_ENABLE_VLV	,	V_820
PIPEMISC_DITHER_TYPE_SP	,	V_987
I915_TILING_X	,	V_281
TRANS_DPLLB_SEL	,	F_384
assert_pipe_enabled	,	F_327
"Sanitizing cdclk programmed by pre-os\n"	,	L_101
I915_WRITE	,	F_123
in_use	,	V_382
FDI_RX_TUSIZE1	,	F_381
TRANS_DDI_PORT_SHIFT	,	V_1088
DPLL_CTRL1_SSC	,	F_493
DPIO_CHV_GAIN_CTRL_SHIFT	,	V_858
ADPA_PIPE_SELECT	,	F_116
SDVO_MULTIPLIER_MASK	,	V_941
VLV_PLL_DW9	,	F_600
intel_rotation_90_or_270	,	F_179
intel_state	,	V_338
intel_ring_begin	,	F_793
VLV_PLL_DW5	,	F_623
HAS_PCH_CPT	,	F_105
HAS_GMCH_DISPLAY	,	F_161
VLV_PLL_DW7	,	F_624
VLV_PLL_DW8	,	F_620
old_intel_state	,	V_711
I915_TILING_Y	,	V_282
"scaler_user index %u.%u: src %ux%u dst %ux%u "	,	L_80
pipe_bpp	,	V_732
VLV_PLL_DW3	,	F_621
dp_pipe_enabled	,	F_104
lvds_border_bits	,	V_1235
old	,	V_1111
intel_mode_from_pipe_config	,	F_642
PIPECONF_10BPC	,	V_907
RETRY	,	V_734
"cpu_transcoder: %s\n"	,	L_200
intel_display_resume	,	F_1071
intel_crtc_mode_get	,	F_768
ref_freq	,	V_14
DPLL_CTRL1_LINK_RATE_2160	,	V_674
"  VSYNC: %08x\n"	,	L_352
DRM_PLANE_TYPE_OVERLAY	,	V_1219
drm_mode_config_init	,	F_1042
intel_fbc_global_disable	,	F_1085
FP_M1_DIV_MASK	,	V_1120
skl_format_to_fourcc	,	F_219
device	,	V_1457
reservation_object_test_signaled_rcu	,	F_806
POWER_DOMAIN_PORT_DDI_A_LANES	,	V_602
POWER_DOMAIN_PORT_DSI	,	V_618
link_clock	,	V_796
VSYNCSHIFT	,	F_374
to_intel_plane_state	,	F_231
FDI_LINK_TRAIN_PATTERN_2_CPT	,	V_471
PCI_DEVFN	,	F_584
hw_state	,	V_1298
INTEL_OUTPUT_EDP	,	V_515
drm_mode_set_crtcinfo	,	F_869
"[CRTC:%d:%s]\n"	,	L_246
display_info	,	V_1232
lpt_disable_pch_transcoder	,	F_156
intel_get_pipe_from_connector	,	F_982
PLANE_CTL_TILED_YF	,	V_397
initial_watermarks	,	V_573
INTEL_GMCH_CTRL	,	V_1499
"Switching back to LCPLL failed\n"	,	L_165
offset_aligned	,	V_276
pipe_config	,	V_38
drm_framebuffer_unreference	,	F_227
"FDI mPHY reset assert timeout\n"	,	L_142
intel_crtc_get_vblank_counter	,	F_783
sscdivintphase	,	V_977
intel_wait_for_pipe_off	,	F_57
INTEL_INFO	,	F_58
old_fb	,	V_1143
cur_state	,	V_105
atomic_read	,	F_340
u8	,	T_10
"dpll_hw_state: "	,	L_220
intel_connector_register	,	F_1075
uint32_t	,	T_2
panel_pipe	,	V_116
drm_rect_height	,	F_241
intel_crtc_disable_planes	,	F_418
"DPLL0 not locked\n"	,	L_102
check_plane	,	V_1365
"Current CD clock rate: %d kHz, VCO: %d kHz, ref: %d kHz\n"	,	L_94
SBI_SSCDIVINTPHASE6	,	V_500
load_detect_temp	,	V_1488
INTEL_OUTPUT_ANALOG	,	V_616
i9xx_dpll_compute_m	,	F_29
i9xx_update_primary_plane	,	F_244
i915_mmio_reg_offset	,	F_118
"dis"	,	L_76
cursor_height	,	V_1480
max_n	,	V_74
HAS_PCH_LPT_LP	,	F_667
has_lvds	,	V_943
bus	,	V_762
tu	,	V_799
TRANSCODER_DSI_C	,	V_1084
DPIO_POST_DIV_SHIFT	,	V_838
TRANSCODER_DSI_A	,	V_1083
mode_set_atomic	,	V_419
intel_setup_outputs	,	F_992
"fdi link bw constraint, reducing pipe bpp to %i\n"	,	L_121
ctrl1	,	V_1247
intel_frontbuffer_flip_prepare	,	F_838
"PCode CDCLK freq change notify failed (err %d, freq %d)\n"	,	L_99
hsync_start	,	V_894
PLANE_CTL_ROTATE_90	,	V_401
transcoder	,	V_94
skl_check_main_surface	,	F_239
MI_LOAD_REGISTER_IMM	,	F_802
i915_gem_request_await_object	,	F_834
plane_to_crtc_mapping	,	V_1381
"  HSYNC: %08x\n"	,	L_349
lpt_program_fdi_mphy	,	F_665
"failed to read control word\n"	,	L_327
drm_display_mode	,	V_521
DPLL_SDVO_HIGH_SPEED	,	V_865
CLKCFG	,	V_24
intel_limits_i9xx_sdvo	,	V_923
"port clock: %d\n"	,	L_208
turn_off	,	V_1212
MI_WAIT_FOR_EVENT	,	V_1157
verify_single_dpll_state	,	F_894
"disabling pfit, current: 0x%08x\n"	,	L_106
VLV_PLL_DW9_BCAST	,	V_829
"CbCr source size %dx%d too big (limit %dx%d)\n"	,	L_53
pixel_multiplier	,	V_590
other_crtc_state	,	V_726
SKL_DFSM	,	V_629
x1	,	V_293
i9xx_select_p2_div	,	F_37
pitch_tiles	,	V_270
x2	,	V_294
intel_crtc_restore_mode	,	F_946
pnv_dpll_compute_fp	,	F_596
"Unknown platform. Assuming 133 MHz CDCLK\n"	,	L_303
disable_lp_wm	,	V_572
DRM_ROTATE_180	,	V_372
intel_ddi_enable_transcoder_func	,	F_450
changed	,	V_675
DRM_MODE_DPMS_ON	,	V_1496
intel_flip_work	,	V_1
BUG_ON	,	F_662
MAX_SCHEDULE_TIMEOUT	,	V_1187
skl_check_plane_surface	,	F_243
pending	,	V_441
"buffer is too small\n"	,	L_280
SKL_DFSM_CDCLK_LIMIT_540	,	V_634
M2_N2	,	V_819
D_COMP_HSW	,	V_1029
VLV_PPS_BASE	,	V_1403
i915_vma_unpin_fence	,	F_198
intel_crtc_atomic_check	,	F_848
"Removing stuck page flip\n"	,	L_72
ironlake_compute_dpll	,	F_675
"LP PCH doesn't have FDI\n"	,	L_145
intel_modeset_cleanup	,	F_1080
"disabling pipe %c\n"	,	L_46
wm	,	V_403
y2	,	V_295
wq	,	V_482
BXT_CDCLK_CD2X_PIPE_NONE	,	V_656
DERRMR_PIPEC_PRI_FLIP_DONE	,	V_1175
normal	,	V_268
acquire_ctx	,	V_434
"mode\n"	,	L_185
intel_compute_max_dotclk	,	F_473
connector_mask	,	V_718
DSPSURFLIVE	,	F_780
"DPLL %d failed to lock\n"	,	L_37
SBI_SSCAUXDIV_FINALDIV2SEL_MASK	,	V_506
drm_mode_fb_cmd2	,	V_322
"[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_176
port_clock	,	V_39
DSPFREQSTAT_SHIFT_CHV	,	V_698
DISPPLANE_SEL_PIPE_B	,	V_365
pcsdw12	,	V_1246
DRM_FORMAT_XRGB8888	,	V_304
drm_modeset_acquire_fini	,	F_314
"failed to attach phys object\n"	,	L_275
__pageflip_finished_cs	,	F_779
CURSOR_MODE_256_ARGB_AX	,	V_1101
INTELPllInvalid	,	F_35
intel_encoder	,	V_512
intel_set_pch_fifo_underrun_reporting	,	F_431
conn	,	V_578
TRANS_DDI_EDP_INPUT_A_ON	,	V_1080
DPLL_ID_PCH_PLL_A	,	V_1012
connector_state	,	V_1115
TU_SIZE	,	F_603
DPLL_ID_PCH_PLL_B	,	V_520
hwmode	,	V_1264
conf	,	V_1516
VTOTAL	,	F_368
modeset_calc_cdclk	,	V_1307
FDI_LINK_TRAIN_NORMAL_CPT	,	V_451
get_config	,	V_1293
max_pixclk	,	V_663
possible_crtc	,	V_1112
PIPE_CONF_CHECK_FLAGS	,	F_882
"requested mode:\n"	,	L_206
shared_dplls	,	V_1300
drm_atomic_helper_disable_all	,	F_303
DIV_ROUND_CLOSEST	,	F_8
i915_gem_object_create	,	F_746
intel_pch_rawclk	,	F_10
SKL_MAX_SRC_H	,	V_540
UTIL_PIN_CTL	,	V_1025
intel_framebuffer_size_for_mode	,	F_743
i915_gem_object_pin_to_display_plane	,	F_190
assert_panel_unlocked	,	F_74
i915_ggtt_view_normal	,	V_253
chv_prepare_pll	,	F_528
lvds_use_ssc	,	V_806
intel_pch_transcoder_set_m_n	,	F_601
assert_fdi_tx	,	F_67
cmn_dw13	,	V_934
DPLL	,	F_63
assert_fdi_rx_enabled	,	F_150
PCH_PPS_BASE	,	V_1402
SKL_MAX_SRC_W	,	V_539
ckey	,	V_546
bios_lvds_use_ssc	,	V_1478
"FDI train 2 done.\n"	,	L_63
intel_compare_m_n	,	F_872
PS_FILTER_MEDIUM	,	V_548
port_to_aux_power_domain	,	F_460
sdvo_tv_clock	,	V_874
DISPPLANE_PIPE_CSC_ENABLE	,	V_376
PF_WIN_SZ	,	F_397
exact	,	V_1269
lane_lat_optim_mask	,	V_1272
TRANS_DP_PORT_SEL_B	,	V_167
force	,	V_593
intel_plane_atomic_calc_changes	,	F_844
CLKCFG_FSB_1067	,	V_30
TRANS_DP_PORT_SEL_C	,	V_169
TRANS_DP_PORT_SEL_D	,	V_171
bridge_dev	,	V_1501
trace_i915_flip_request	,	F_839
kfree	,	F_232
ilk_max_pixel_rate	,	F_520
I915_STATE_WARN_ON	,	F_99
drm_gem_handle_create	,	F_1010
intel_compute_tile_offset	,	F_207
"D_COMP RCOMP still in progress\n"	,	L_163
MI_DISPLAY_FLIP_PLANE	,	F_795
FDI_RX_FDI_DELAY_90	,	V_468
out	,	V_939
gen	,	V_103
LVDS_CLKB_POWER_UP	,	V_1134
drm_crtc_helper_add	,	F_980
"Disabling CPU source output\n"	,	L_140
intel_alloc_initial_plane_obj	,	F_220
DPLLB_MODE_DAC_SERIAL	,	V_863
LCPLL_CLK_FREQ_450	,	V_743
source_encoder	,	V_1221
drm_plane_index	,	F_235
"probing HDMI on SDVOB\n"	,	L_287
PLANE_CTL_FORMAT_XRGB_8888	,	V_314
PLANE_CTL_YUV422_YUYV	,	V_388
"p1 out of range\n"	,	L_7
"Couldn't disable DPLL0\n"	,	L_103
rot_info	,	V_243
cpt_set_fdi_bc_bifurcation	,	F_375
reset_count	,	V_440
auxdiv	,	V_493
to_intel_framebuffer	,	F_180
PCH_TRANS_VSYNC	,	F_371
assert_fdi_rx	,	F_70
drm_modeset_legacy_acquire_ctx	,	F_840
CURSOR_PIPE_CSC_ENABLE	,	V_1102
assert_pipe_disabled	,	F_128
SFUSE_STRAP_DDIC_DETECTED	,	V_1408
EINVAL	,	V_288
DISPPLANE_PIXFORMAT_MASK	,	V_933
PIPECONF_INTERLACE_W_SYNC_SHIFT	,	V_910
depth	,	V_1108
intel_lvds_init	,	F_993
SBI_SSCDIVINTPHASE_DIVSEL_SHIFT	,	V_504
CHV_BLEND	,	F_525
assert_fdi_tx_pll_enabled	,	F_72
DRM_MODE_FLAG_NVSYNC	,	V_1259
hsw_write_dcomp	,	F_694
IS_GM45	,	F_587
intel_display_power_get_if_enabled	,	F_84
DP_PIPE_MASK	,	V_154
ironlake_pfit_disable	,	F_323
"hrawclk"	,	L_2
queue	,	V_1322
sanitize	,	V_661
with_fdi	,	V_969
ironlake_pch_enable	,	F_380
PIPE_LINK_M_G4X	,	F_616
"pll active mismatch (didn't expect pipe %c in active mask)\n"	,	L_263
data	,	V_1048
FDI_LINK_TRAIN_PATTERN_1_IVB	,	V_474
MCURSOR_GAMMA_ENABLE	,	V_1098
skl_modeset_commit_cdclk	,	F_710
CCK_FUSE_REG	,	V_10
PLANE_CTL_ROTATE_180	,	V_400
CRTC_STEREO_DOUBLE	,	V_1262
IS_BDW_ULT	,	F_479
pch_fifo_underrun_disabled	,	V_1491
__pageflip_finished_mmio	,	F_782
hw_check	,	V_1334
i9xx_set_pll_dividers	,	F_530
DPIO_CHV_FEEDFWD_GAIN_SHIFT	,	V_852
"timeout waiting for DE PLL unlock\n"	,	L_96
ironlake_disable_pch_transcoder	,	F_153
lvds	,	V_1131
LVDS_PIPE_MASK	,	V_161
drm_mode_config_cleanup	,	F_1087
IS_BDW_ULX	,	F_478
PF_PIPE_SEL_MASK_IVB	,	V_1008
preferred_depth	,	V_1474
lvds_pipe_enabled	,	F_112
intel_finish_page_flip_cs	,	F_286
LCPLL_CD_SOURCE_FCLK_DONE	,	V_1034
distrust_bios_wm	,	V_1340
tile_size	,	V_269
PIPECONF_ENABLE	,	V_136
"Backlight polarity reversed on %s\n"	,	L_309
CCK_FUSE_HPLL_FREQ_MASK	,	V_11
max_vblank_count	,	V_227
bxt_de_pll_vco	,	F_482
drm_encoder_index	,	F_1064
intel_reduce_m_n_ratio	,	F_592
intel_display_error_state	,	V_1503
I915_MAX_PIPES	,	V_1320
drm_crtc_find	,	F_985
DREF_SSC_SOURCE_ENABLE	,	V_959
msecs_to_jiffies	,	F_922
SKL_PS_PWR_GATE	,	F_280
SPRITE_ENABLE	,	V_146
intel_post_plane_update	,	F_410
PIPE_CONF_QUIRK	,	F_884
fdi_lanes	,	V_459
GCI_CONTROL	,	V_708
"using SSC reference clock of %d kHz\n"	,	L_133
quirk_ssc_force_disable	,	F_1027
D_COMP_COMP_FORCE	,	V_1040
FDI_RX_PLL_ENABLE	,	V_113
spin_lock	,	F_821
drm_atomic_helper_commit_hw_done	,	F_937
PFI_CREDIT_63	,	V_707
"Failed to create a copy of old state to restore: %i\n"	,	L_181
min_cdclk	,	V_676
i965_primary_formats	,	V_1367
skl_dpll0_disable	,	F_499
vlv_calc_dpll_params	,	F_31
PCH_DPLL_SEL	,	V_519
LCPLL_CLK_FREQ_54O_BDW	,	V_744
"FDI train 2 fail on vswing %d\n"	,	L_71
pixel_clock	,	V_795
intel_cpu_transcoder_get_m_n	,	F_679
"[setup_hw_state]"	,	L_324
TRANS_CHICKEN2_TIMING_OVERRIDE	,	V_209
rotation_property	,	V_1372
dpll_reg	,	V_199
DREF_SSC_SOURCE_DISABLE	,	V_963
SDVO_DETECTED	,	V_1414
intel_enable_shared_dpll	,	F_386
rgb_order	,	V_311
display_clock_mode	,	V_949
"fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_202
