Info: Generated by version: 20.2 build 50
Info: Starting: Create simulation model
Info: qsys-generate /home/mfj/Quartus/spi/mem_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/mfj/Quartus/spi/mem_0 --family=Agilex --part=AGFB014R24A3E3VR0
: mem_0.ram_1port_0: Targeting device family: Agilex.
: mem_0.ram_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: mem_0: "Transforming system: mem_0"
Info: mem_0: "Naming system components in system: mem_0"
Info: mem_0: "Processing generation queue"
Info: mem_0: "Generating: mem_0"
Info: mem_0: "Generating: mem_0_ram_1port_2010_jwk6vpy"
Info: mem_0: Done "mem_0" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/mfj/Quartus/spi/mem_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/mfj/Quartus/spi/mem_0.ip --output-directory=/home/mfj/Quartus/spi/mem_0/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /home/mfj/Quartus/spi/mem_0/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/mfj/Quartus/spi/mem_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/mfj/Quartus/spi/mem_0.ip --block-symbol-file --output-directory=/home/mfj/Quartus/spi/mem_0 --family=Agilex --part=AGFB014R24A3E3VR0
: mem_0.ram_1port_0: Targeting device family: Agilex.
: mem_0.ram_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/mfj/Quartus/spi/mem_0.ip --synthesis=VERILOG --output-directory=/home/mfj/Quartus/spi/mem_0 --family=Agilex --part=AGFB014R24A3E3VR0
: mem_0.ram_1port_0: Targeting device family: Agilex.
: mem_0.ram_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: mem_0: "Transforming system: mem_0"
Info: mem_0: "Naming system components in system: mem_0"
Info: mem_0: "Processing generation queue"
Info: mem_0: "Generating: mem_0"
Info: mem_0: "Generating: mem_0_ram_1port_2010_jwk6vpy"
Info: mem_0: Done "mem_0" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in mem_0. No files generated.
Info: Finished: Generate IP Core Documentation
