.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000111000
001000000000000100
000000000000010000
000000000000000000
000001110000000000
000000000000110010
000000000000010000
000010000000000100
000000110000000001
000001010000000010
000000001000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000011010000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000011000110010
000000001000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000001010001000100
000000001000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000001100000
000000000000010000
000001110000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000001100100
000000000000000001
000000000000000010
000011010000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000010000000000000
000000110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000001011000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000001010000000001
000000000000000010
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000011110000001000000000
000000010000000000000011110101010000000000
111000000000000111000011101000011010000000
100000000000000111100000000001010000000000
110000000000000111100000000000001000000000
010000000010000000100000000111010000000000
000000000000001111100111001000011000000000
000000000000001111100100001001000000000000
000000000000000000000000011000001000000000
000000000000000000000011100101010000000000
000000000000000000000010001000011000000000
000000000000000000000100001011000000000000
000000000000000001000000000000001000000000
000000000000000000000000001001010000000000
010000000000000000000000001000011010000000
010000000000000000000000000101010000000000

.logic_tile 7 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000001000010000000000001000000001000000000
000000000000000001000000000000001111000000000000000000
000000000001010000000000000111000000000000001000000000
000000000000100001000000000000001100000000000000000000
000000000000000001000000000111100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000001000011100101000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000111000011100000000001000000001000000000
000000000000000000000010000000001010000000000000000000

.logic_tile 8 1
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010000000100000000111100000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000001000000000000000000100000000
000001000000000000000000001111000000000010000000000000
000000001100000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 9 1
000000000000100000000010100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
001000000000001000000000010000000000000000000000000000
100000000000001011000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000001001111000000000000
000000000001010000000000000000001111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000001100001101001010100000000
010010100000000101000010001001101110100110010001000000

.logic_tile 10 1
000000000000000000000000000000011000000100000100000000
000000000000000000000011100000010000000000000000000000
111000000000000111000111100000000001001111000100000000
100000000000000000000000000000001000001111000000000000
010000000000000111100011000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000010000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000010000000000000000000001101000000101001010000000000
000000000000000111000000000101000000000000000100000000
000000000000000000100000000000000000000001000000000000

.logic_tile 11 1
000000000000001000000010100000000000000000000000000000
000000000000000101000110110000000000000000000000000000
001000000000000101000110100000000000000000000000000000
100000000000000111100000000000000000000000000000000000
000000000000000101100000000101111001011100100100000000
000000000000000000000000000000101100011100100010000000
000000000000000000000010111101100001100000010100000000
000000000000001101000110100111101100111001110000000010
000000000000000000000000000000011001111001000100000000
000000000000000000000000001001011100110110000010000000
000000000000000111100000000001000001101001010100000000
000000000000001101000000001001001110100110010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001101000001010000100100000001
010000000001001101000000000111001010110110110000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000011111000000000000000
000000011110000000000111111011000000000000
111000000000000000000000001000000000000000
100000000000000000000000001011000000000000
010001000000000000000000001000000000000000
010000000000000000000000001111000000010000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000000000000111000000001000000000000000
000000000000000000000011100011000000000000
000000000000000011100011100000000000000000
000000000000000111100011100011000000000000
000000000000000000000011110000000000000010
000000000000000000000011001111001101000000
110000000000000001000111000000000001000000
110000000000000000000100001001001100000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000001000000000111001101011100000000
000010100000011111000111110001010000000000
111000000000000000000111110001111110100000
100000000000000111000111011001110000000000
010000000000001111100111100001111100000010
110000000000100111100000000001110000000000
000000000000000101100011101101111110000001
000000000000000000100100000111110000000000
000000000010000111000011100111111100000000
000001000000010000000100001001110000010000
000000000000000000000111010011111110000010
000000000000000111000111110111010000000000
000000000001011000000000001011011100000000
000001001000110111000000001011010000100000
010000000000000000000111000101011110000000
110000000000001111000111101011010000100000

.logic_tile 7 2
000000000000001000000000000011001000011100000010000000
000000000000000111000000000001001011000100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000110000000000111100000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000000000001000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000000000000111100001000001000000001000000000
000000000010000000000000000000101101000000000000000000
000000000000000000000010100111000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000011100011000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011010000001001000000000000000000
000000000000000011100111000001000001000000001000000000
000000000000100000100100000000101111000000000000000000
000000000000001011100111000111100000000000001000000000
000000000000001011100000000000001001000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000000111000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001001101110110110010100000000
000000000100100000000000001011001111111001010000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000001110000000011100111100000010110100000000000
000000000000110001000000000000100000010110100011100000
000001001110000000000000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000000000000000000000011110000100000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001001000000000000000000
000000000000000000000011100000011100000100000100000000
000000000000000000000011110000010000000000000000000000
000010000000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000111000000000000010000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100111
000000000000000000000000000000000000000000000011100111

.logic_tile 16 2
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000011100000000000000000
110000000000000000000000000000000000000100
000000000000000001000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000001
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011100001100110000000000
000000000000000000000000001111010000110011000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111100000001110010000000
000000000000000000000000001001101010000000010000000000
000000000000000111100110010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000011100001100110000000000
000000000000000000000000000000011111110011000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000010000000010110000000000000000000000000000
000000000000000111000000000000001110000011110000000000
000000000000001101000000000000000000000011110000000000
000001000000000101000010100101001101010000000000000000
000000000000000000100111111101111010010110000000000001
000000000000001111000000000001011010010000000000000000
000000000000001011000010011101101111100001010000000001
000000000000000101000010100101100000010110100000000000
000000000000000000100100000000000000010110100000000000
000000000000100000000000001011111000001101000000000000
000000000001011101000000000001001011001000000000000001
000000000000000111000000000101100000010110100000000000
000000000000000000000010110000100000010110100000000000
000000000000000000000000000101011010010000000000000000
000000000000000000000000001101001100100001010001000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000111110011100000000000001000000000
000000000000000000000111100000000000000000000000001000
000000000000000000000111100101100000000000001000000000
000000000000000111000110110000101001000000000000000000
000000000000000000000111100001100000000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000000000000110000001100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000010000000000011000000000000001100000000000000000000
000000000000001101000011100101000001000000001000000000
000000000000001011100000000000101110000000000000000000
000000000100000000000000001011101001111011110000000000
000000000000000000000000000111101001010111110000000010
000000000000001011100000000001000000010110100000000000
000000000000000011100000000000100000010110100000000000

.ramb_tile 6 3
000000000000000000000011100000011110000000
000010010000000000000100000011010000000000
111000000000000000000000011000011100000000
100000000000000000000011100101010000000000
110010000000000111100000000000011110000000
010000000000000000100000000111010000000000
000000000000001000000000000000011100000000
000000000000001011000011101001010000000000
000000000000001000000000000000011110000000
000000000000000011000011110101010000000000
000000000000000000000010001000011100000000
000000000000000000000011111011010000000000
000011100010100001000000001000011110000000
000001000000000000100000001001010000000000
110000000000000111000000001000011100000000
110000000000000000100010001101010000000000

.logic_tile 7 3
000000000100000111000010100001000000000000001000000000
000000000000000000100100000000000000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000000100011110000001101000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001101000010010000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100001100001000000001000000000
000000001010000000000000000000101011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001000000000010100001100000000000001000000000
000000000000100000000010100000101001000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000100000000000000000001000111100001000000000
000000000001010000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000

.logic_tile 9 3
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001111000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000010101001000111100001000000000
000000000000000000000011110000100000111100000000000000
000001001110000000000000000111100000000000001000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000001000111100001000000000
000001000000000000000000000000001000111100000000000000
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000101001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000001111100111010000000001000000001000000000
000000000000001111000011110000001111000000000000000000

.logic_tile 10 3
000000001100000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011110000011110100000000
100000000000000000000000000000010000000011110000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000010100000000000000000000000000000
100000000000000111000110110000000000000000000000000000
000000100001000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000001000000000001000011101101000110110000000
000010000000001001000000001101001001010100110000000000
000000000000000000000000001111100000001001000110000000
000000000000000000000000001001001010011111100000000000
010000000000001000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000111100000000011111101010101000000000000
000000000000000000100000001011011111111110000000000000
000000000000001000000000000011011010100110110000000000
000000000000000111000010011101101110100000110001000000
000000000000001000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000111100000000001101101101000000000000000
000000000000000000000000000001111101100100000001000000
000000000110000000000000001101011100001001000010000000
000000000000000000000011100001011101000101000000000000
000000000000000111000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000001010001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000010111000000001000000000000000
000000010001100000000011101001000000000000
111000000000000011100011101000000000000000
100000000000000111100011101001000000000000
110000000000000000000011101000000000100000
110000000000000000000011111101000000000000
000000000000000000000111000000000000000000
000000000000100000000100001101000000000000
000010100000000000000111001000000000000000
000001000000000000000000000001000000000000
000000000000000000000000000000000000000000
000000000000000000000000000001000000000000
000000000000000000000111100000000000100000
000000000000000000000100001101001001000000
110001000000000111100000000000000001000000
110000000000000000100000001011001000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000100000000000000101100001000000001000000000
000000000000001001000000000000101011000000000000000000
000000000000001001000000000011001001001100111000000000
000000000000001001100000000000101111110011000000000000
000000000000001001100011100111101000001100111000000000
000000000000000111100011110000001011110011000000000000
000000000000000000000111010011001000001100111000000000
000000000000000000000110010000001010110011000000000000
000000010010100000000000000111001000001100111000000000
000000011010001111000010010000101010110011000000000000
000000010000000000000011100001001001001100111000000000
000000010000000000000000000000001101110011000000000000
000000010000000000000010000001101001001100111000000000
000000010000000000000111110000001000110011000000000000
000000010000000000000000010111001000001100111000000000
000000010000001111000011000000101011110011000000000001

.logic_tile 2 4
000000000000000001000010000001000001000000001000000000
000000000100010000100011100000101001000000000000000000
000000000000000011100000000011001001001100111000000000
000000000000000000000010100000101101110011000000000000
000000000001010101000000000111001000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000111100011101001001100111000000000
000000000000000101000000000000101000110011000000000000
000000010011000000000011110001001000001100111000000000
000000010000110000000011010000001010110011000000000000
000000010000000000000111000111001001001100111000000000
000000010000000000000010010000101111110011000000000000
000000010000000000000111000101101001001100111000000000
000000010000000000000110010000001110110011000000000000
000000010000000011100000000101101000001100111000000010
000000010000000000000011100000101101110011000000000000

.logic_tile 3 4
000000000000000000000000000111100000000000001000000000
000010000000000001000010000000101111000000000000001000
000001000000100001000010000001100001000000001000000000
000010100001000101100100000000001000000000000000000000
000001000000000000000000010101000001000000001000000000
000000000000000000000011110000101101000000000000000000
000000001110000000000111100101100001000000001000000000
000000000000001001000000000000101010000000000000000000
000000010000000001100000000011000000000000001000000000
000000010000000000100000000000001000000000000000000000
000000010000001000000111000011100001000000001000000000
000000010000000101000110010000001101000000000000000000
000000010000000000000110100111100000000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000001000000011110111100001000000001000000000
000000010000001001000110010000101001000000000000000000

.logic_tile 4 4
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010000011110100000000
000000000000000000000010000000010000000011111000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000010000001000000000010000000000001111000000000100
000000010000010111000011010000001100001111000000000000
000000010000001000000000000000011110000011110000000000
000000010000001111000000000000000000000011110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000001000000000000000000000000000000000000
010000010000000000100000000000000000000000000000000000

.logic_tile 5 4
000000000000000111000000000000000001000000001000000000
000000000000001101000000000000001010000000000000001000
000000000000000000000010110000000001000000001000000000
000000000000000000000011110000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001101100000000001100001000000001000000000
000000000000001011000011110000101011000000000000000000
000001010000000011100000000011000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000000000000000000101000000000000000000000
000000110000000000000000000000001000111100001000000000
000001010000000000000000000000000000111100000000000000
000001010000000000000000011000000001100000010000000000
000010110000000000000011000101001111010000100010000000

.ramt_tile 6 4
000001000101010111000011111011011100000000
000000000010100000000011000111110000000000
111000000000000000000000000011011110100000
100000000000000111000011110101010000000000
110001000000000000000000000011111100000000
110000000000000111000000001001010000100000
000100000000010000000000000011011110000000
000100000000100000000011100111110000000001
000001010000001011100111010101111100000010
000000010000000011000011000111110000000000
000000010000001111000110110001111110000000
000000010000001111000011100011010000010000
000000010100001011100011101001011100000000
000000010000100111100100001011010000100000
110100010000010111100110100001111110000000
010100010000100000000000001001110000100000

.logic_tile 7 4
000000000000000111100000000001000000000000001000000000
000000000000100000000000000000001100000000000000010000
000010100000000000000010100011100000000000001000000000
000001000000001101000100000000000000000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000010100001
000000000000000000000000000000000001001111000000100000
000000000000000000000010110000001001001111000000000010
000000010000000000000000000000011010000011110000000000
000000010000000101000000000000010000000011110000100010
000000110000000000000000000001100000010110100000000000
000001010000000101000000000000000000010110100000100010
000000010001000000000111001001111010101000000000000000
000000010000000000000100000001110000000000000000000000
000001010000000000000000001000001110010111110000000000
000010011010000001000000000111010000101011110000000000

.logic_tile 8 4
000000000000000101000010100001000000000000001000000000
000000000000001101100100000000100000000000000000001000
000000000000000000000011100101100001000000001000000000
000000000000101101000100000000101010000000000000000000
000000100000000000000110100001100000000000001000000000
000001000000000000000000000000101011000000000000000000
000000000000001000000011110001000001000000001000000000
000000000000000101000110100000001001000000000000000000
000000010000000000000010110000000001000000001000000000
000000010000000000000111010000001000000000000000000000
000000010000000000000000001011001000000011100000000000
000000010000000000000000001101101000000011110000000001
000000010000000000000000000000001110000011110000000000
000000010000000000000010110000010000000011110000100000
000000010000000000000000000000000000010110100000000000
000000011001010000000000001011000000101001010000100000

.logic_tile 9 4
000000000000000000000000010000001000111100001000000000
000000000000000000000011110000001001111100000000010000
000000000000000000000000000111100000000000001000000000
000000001000000111000011100000000000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001001110011000000000001
000000000000000101100000000011101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000010000000111000000000111101000001100110000000000
000000010000000000000000000000100000110011000000000000
000000010001001111000111101001111010000000100011000111
000000010000000111000100001101001100000010000000000001
000000010000000000000000001101111101000100000001000111
000000010000000000000000000101001000000001000000100011
000000010000000111100000011001111010000000100001000010
000000010000000000000011101011001011000010000001100011

.logic_tile 10 4
000000000100000000000000000011011010110001010001100011
000000000000000000000010111101011001110000000011100001
000010000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001000010000000011010000000000000000000000000000
000000010000000111100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001110000000000000000000000000000000000000000000000
000001010010100000000010000000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000001010000000000000000001000000000000000000100000000
000010010000000000000000000101000000000010000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001011000100000000000000000000000000000000000000000
000010110000010000000000000000000000000000000000000000
000011010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000001110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000010010001010000000000000000000000000000
000001000001110000000011110000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000100000000000000000000000000010000
000000000000000000000000000000000000000000
000100000000100000000000000000000000000000
000010110000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000001000000000000000000000000000
000000010000000111000000000000000000000000
000010110000010000000000000000000000000000
000001011100100000000000000000000000010000
110000010000000000000000000000000000000000
010000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000001000000000000000111101000001100111000000000
000000000000100000000010010000000000110011000000010000
000000000000000101000000010111101000001100111000000000
000000000000000000000010010000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000010010000000000110011000000000000
000000000000000001100000000000001000001100111000000000
000000000000000001100010100000001101110011000000000000
000010010000000111000111100011101000001100111000000000
000010010000000000000100000000100000110011000000000000
000000010000000101100111100001001001010000100000000000
000000010000000000000100000011101100010100000000000001
000000010010000111000000000001101011000001110000000000
000000010000000000000000000111011010000000010000000000
000000010000001111100000000001101111010000000000000000
000000010000000011100000001101101011100001010000000000

.logic_tile 2 5
000000000010000111000111110011101000001100111000000000
000000000000010000100011100000000000110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000001111000000000000001000110011000000000000
000000000100000101100000010000001001001100111000000000
000000000100010000000010100000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000010000000011100000010000001000001100111000000000
000000010100000111100011000000001001110011000000000000
000001010000100011100000000000001000111100001000000000
000000110001000000000000000000000000111100000000000000
000000010100000001100000010011001110010000000000000000
000000010000010111000010000111001010010010100000100000
000000011100000000000000000011001100010000000000000000
000000010000000000000000001111101011010010100001000000

.logic_tile 3 5
000000000000000000000011100011000000000000001000000000
000000000000000000000100000000100000000000000000010000
000000000000010000000111100111100000000000001000000000
000000000000100111000000000000100000000000000000000000
000001000000100000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000001000000001000000000
000000000000000000000011010000001100000000000000000000
000000110100001001000010110111100000000000001000000000
000001010000000111000011100000100000000000000000000000
000000010000000011100000000011000000000000001000000000
000000010000000000100011110000000000000000000000000000
000000010000000000000000001001101001000011100000000110
000000010000000000000000001101101000000011110000100000
000000010000000000000010000011011101010001000000000000
000000010000100000000110101001111011000100010000000000

.logic_tile 4 5
100000000000000000000110000101000000000000001000000000
000000000000000000000010100000100000000000000000001000
111000000000001001100000000111001000001100111100000000
000000000000000011000000000000010000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000010000000000010100000001101110011000010000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000010000000000000000010111101000001100111100000000
000000010000000000000010000000000000110011000000000000
000000010000000000000000010000001001001100111100000000
000000010000000000000010000000001000110011000000000000
000000110000000001100000000000001001001100111100000000
000001010000000000000000000000001101110011000000000000
010000010000001000000000000101101000001100110100000000
010000010000000001000000000000100000110011000000000000

.logic_tile 5 5
100000000100100101100000000000000001001111000000100000
000010000011010000000011110000001100001111000000000000
111000000000001001100110101111000000100000010000000001
000000000000000101000000000101101110000000000000000000
010000000000001111100110100001001110000010000000000000
010000100110000111100010111101011010000000000000000000
000001000000000101100000010000000000001111000010000000
000010100000001001000010100000001011001111000000000110
000000010000000000000000010001101010101011110000000000
000000010000000000000010001011010000000011110000100000
000000010000101111000000001101111001000010000000000000
000000010001011011100000001001001011000000000000000000
000000010000010000000011010000011110000011110100000000
000000011010010001000010010000010000000011111000000001
110000010000000111100011110111011111110111110000000000
110000010000000000000110000101111100111111110000000000

.ramb_tile 6 5
000001100000001111000000011000001010000000
000000010000101111100011111101000000000000
111000000000000111000000000000011110000000
100010000000000000000000001101010000000000
010000000010110000000111110000001010000000
010000001010100001000111100111000000000000
000000000000000001000011100000011110000000
000000000000000000000100000001010000000000
000000110000000000000000000000001010000000
000001010000000000000000000001000000000000
000000010000000000000000001000011110000000
000000011100000000000000000001010000000000
000010010000010001000000000000001010000000
000010110000000000000000001101000000000000
010000010000000000000111101000011110000000
110000010000000000000011101111010000000000

.logic_tile 7 5
000000100000000000000000000000000000000000001000000000
000010000000000000000000000000001101000000000000001000
001000000000110000000000000000000001000000001000000000
100000001110110111000000000000001100000000000000000000
110000000000000000000110000111001000001100111100000000
110000000000000000000000000000100000110011000000000100
000000000001011000000000000101001000001100111100000000
000000000000100001000000000000100000110011000000000100
000000010000100000000000010101101000001100111100000000
000000010001010000000011010000000000110011000000000001
000000010000000001000110000111101000001100111100000100
000000010000000000100000000000000000110011000000000000
000001010000000000000011110111101000001100111100000100
000000110000000000000110000000100000110011000000000000
010000010000000001100000010000001001001100111100000100
010000011100000000000010000000001101110011000000000000

.logic_tile 8 5
000000000000000000000110110111000000010110100000100000
000000000000000000000010100000000000010110100000000000
000000000000000101100000000000001001001000000000000000
000000000000000000000000001001011000000100000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001001111000000100000
000000000000001011000000000000001000001111000000000000
000000010000000000000111010000000000001111000000000000
000000010000000000000111010000001110001111000000100000
000000010000000000000000001000001110011111110010000000
000000010000000000000000000101011111101111110000000000
000000110001010101000111000000000000000000000000000000
000001010110001101100010000000000000000000000000000000
000000010000000000000000000000001100001100110000000000
000000010000000000000000001011010000110011000010000000

.logic_tile 9 5
000010000000000101000111101001001000100000010000000000
000001000000000000100000000111011110100000000000100000
000000000000001000000000000111101010000000100010100010
000000000000000001000000000101011110000010000011000101
000000000000000000000111101101101000100000010000000000
000000000000000101000010110111111110100000000000000000
000000000000100000000111001101101110000001000000000000
000000000000010000000110111111111111001001000000000000
000000010000000000000000001101001000100000010000000000
000000011110000000000000000111111110100000000000000000
000000011101111101100000000111000001101001010001000000
000010010001111111000000001111101111110110110011100101
000000110000011111100110111011111111010000100000000001
000001010000111111000010000001011100000000010000000000
000000010000000001100000011000011001000011100000000110
000000010000000000100011011111001100000011010000000000

.logic_tile 10 5
000001000000000000000011100101100000000000001000000000
000000100000000000000000000000001101000000000000000000
000000001100000011100000000111001000001100111000000000
000000000000000000100000000000101001110011000000000000
000010100000000000000000000111101001001100111000000000
000000001100010000000000000000001101110011000000000000
000000000001000000000000000000001001001100111000000000
000000000000101101000000000000001111110011000000000000
000011110000100101000010110011001000001100111000000100
000001010001010000100110010000000000110011000000000000
000000010000000000000000010000001000001100111000000000
000000010000000000000011010000001111110011000000000000
000000010000000000000110000001101000111100001000000000
000000010000000000000110110000000000111100000000000000
000000010010001000000000000000000000000000001000000000
000000010000001001000010110000001101000000000000000000

.logic_tile 11 5
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010111110000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000110000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000001111011111111110000000000
000000000000000000000000000101001110101111110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001000000111100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000001101011111000000000000000000
000000001000001011000000000001001010100000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000111100011100000011100000000
000000010000000000100100000111010000000000
111000001100000000000000001000011110000000
100000000000000000000000001101010000000000
110011000000000000000000001000011100000000
110011000000000000000000001011010000000000
000000000000000111100000000000011110000000
000000000000000000100011111001010000000000
000000010000001000000000000000011100000000
000000110000000111000000000011010000000000
000000010000001000000111100000011110000000
000000010000000111000110000111010000000000
000000010000000111000010001000011100000000
000000010000000111100000000101010000000000
110000010000000000000111100000011110000000
010000010010000000000100000001010000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100011000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000111100000000111001010010100000000000000
000000000000000101000011100000110000010100000000000000
111000000000000101000000001011001001011101100000000000
100000000000000000100010100011111011100010010000000000
010000000000001000000011111011011101111001010111000011
110000000000001001000011101101011101110101010010000111
000000000000010001100010111011001000000010100010100000
000000000000000000000011011101110000101001010000000010
000000000000000111000110111101011110000000010000000000
000000000000000000000011010011001000000001110000000000
000000000000001101100111110001111110111001010111000001
000000000000000011000010100001101101111010100000000010
000000000000000000000110000011100000001001000000000000
000000000000000000000010010000001111001001000000000010
000000000000000111100000000000011011001100000000000000
000000000000000001100000000000001000001100000000000000

.logic_tile 2 6
000001000000100001100110100001000000010110100000000000
000000000000000000000000000000100000010110100000000000
111000000000100101000111010101000000001100110000000000
100000000101000101100110010000001010110011000000000000
110000000000001101100010100011011001000001010000000000
010000000110000111000011111101111110000010010000000001
000000000000000000000111001101111001100001010000000000
000000000000001101000100000101111100100000000000000000
000000000000000101000110011001001101100000000000000000
000000000000010000000111111001001011110000010000000000
000000000000101101000000000011101110111001010111000001
000000000001010001000010100111001011110110010010100011
000000000000100001000000001001111001100000000000000000
000000000000000111000000001001011101111000000000000000
000000000000001011100000001111111001010100000000000100
000000000000001001000000001001001110100000010000000000

.logic_tile 3 6
000000000000001000000010111111001001100000000000000000
000000000000000011000111001001111011110000010000000000
111000000000000111000111101001001101111001010110000001
100000000100100111000010100011111001110110010011100110
110010000000101000000000001101001101110000010000000000
110000000000010001000010111001101011100000000000000000
000000000000000000000011110000011110000011110000000000
000000000000001101000011000000010000000011110000000010
000000000000000101000010110001100000010110100000000000
000000001010000000100110000000000000010110100000000000
000000000100000111000011101111011001111001010110100011
000000000000000000000000001101001111110101010010100110
000000100000000001000111101011011011101001000000000000
000001000000000000100110111101101001010000000000000000
000000000000000000000111010001011001101000110100000011
000000000000000000000010000101001101111100110010100101

.logic_tile 4 6
100001000000100101100000000000011000000011110000100000
000010000000000000000000000000000000000011110000000000
111000000000000101100110100000000000001111000000100000
000000000000000000000000000000001100001111000000000000
000000000001110000000110000001100000010110100000100000
000000000000110000000100000000100000010110100000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000100000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000000101000000000000000100000000
000001000000000000000000000000100000000001000000000000
000000000000000001000000001000000000010110100000000101
000000000110000000000000000111000000101001010000000000
000000000000000111000000000000000000001111000000000000
000000000000000000000000000000001000001111000000100000

.logic_tile 5 6
000001000110000001100110000111011110101000000000100000
000000000100011111000000000101000000000000000000000000
111000000000000101100010101011001101000000000000000000
100000000000000000000110110101101001000000010000000000
000001000010110001100000000111011000010100000100000000
000000000000000000000000000001100000101001010000000000
000000000000000101000000001011001101000000000000000000
000000001000001101100000001001011010100000000000000000
000010100110001000000000010000000000000000000000000000
000000000000010011000011000000000000000000000000000000
000000000000000000000000000001111011000000000000000000
000000000000000000000000000001101110000000100000100000
000000001011011000000000011111101001000000000010000100
000000000000011011000010001001011010001000000000000011
000001000000001000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000

.ramt_tile 6 6
000000100101110000000111001001011100000000
000001001110010000000010001101110000000000
111000000000001000000111110001111110100000
100000000000001111000111011101110000000000
010000100001001111100111110101011100000010
010001000000001111100011110011010000000000
000000100000001111100111101101011110000000
000000000000000111100000001001010000000001
000000000011001000000000000111111100000001
000000000001011111000000001101110000000000
000000000001000000000110001011111110001000
000000001000000111000100000101010000000000
000010100000000000000000001111111100000000
000001000001010000000011110111010000010000
010000000001011111000110000101111110000000
010100001000101011100111101111010000010000

.logic_tile 7 6
000000000000000000000110010000001000001100111100000000
000000000000000000000011010000001100110011000010010000
001000000000011101000111100111001000001100110100000000
100000001100100111100000000000000000110011000010000000
010000000000100001100010100101000000101001010000000000
010000000010011101100010100101000000000000000011000010
000000100000000101000010101000011011100000000000000000
000100001110100101000010101101011101010000000000000000
000000001110101000000000000001011000000000000000000000
000000000000010001000000000111101100100000000000100000
000010100000001011100110001001101111001000000000000000
000001000100000111000000001001011100000000000000000100
000000101001000001100010000000011000000011110000000000
000000001110100000000100000000000000000011110000100000
110010000000000000000000001101011010000000000000000000
010001000000000000000000000101101011001000000000000000

.logic_tile 8 6
000000000000000000000000010000000000000000000000000000
000000100111000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000111011110101000000000000000
000000000000010101000000000000100000101000000010000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100000000011111111000000010000000000
000000000000000000100010111001111111000000000000000000
000000000001000101000110100101011101000000000000000000
000000000000100000100010110101011100010000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100001001000000010100111101100111101010010000000
000000001000000001000010000011110000010100000000000000

.logic_tile 9 6
000000001010010101000000000011100000000000001000000000
000000000000101101100010110000101001000000000000000000
000000000001010000000010110001001001001100111000000000
000000000110000000000110010000001111110011000000000000
000000000000000000000110000111101000001100111000000000
000010100000000000000000000000001111110011000000000000
000000000000010000000000000011001000001100111000000000
000000000000100000000010110000101000110011000000000000
000000001010000001000000000101101000001100111000000000
000000001010000000100010110000101110110011000000000000
000000100000001011100010100011101001001100110000000000
000001000000001011100100000000001100110011000000000100
000010100000000101000010100011100000001100110000000000
000001000001010000100100001001100000110011000000000000
000001000000000000000000000001101011100111100000000110
000010001000001101000010110011111001101011100000100100

.logic_tile 10 6
000000001001100000000000000101101000001100111010000000
000000000000110000000000000000000000110011000000010000
000001000000000101100000011000001000001100110000000001
000010100000000101000010000001000000110011000001000000
000000000000001101000110000011001111100100010000100001
000000000000000111000000001101111111010100100001100101
000011000000101011100000000101111100001100110000000000
000000001110000101100000000000000000110011000000000000
000010001010000111000111000000001101110011000000000000
000001001101000000000100000000011111110011000000000000
000000000001001111000110001111011000000000100000000000
000000000000100001100100001011111100000010100000000000
000000000000001000000110011111001011010100000000000000
000000000000001001000111001111001000000100000000000000
000000000000000000000010100101011111101000010010000100
000000000000000000000100001111011100101000100001100011

.logic_tile 11 6
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000001000000111101001101110000000
000010100000001111000000001001000000000000
111000000000001111100000010101101100000010
100000000000001111000011011011100000000000
110000000000000000000011110111101110001000
110010100000001111000111111101000000000000
000000000000000011000111100111001100000000
000000000010100000000100000101000000010000
000000000000001000000111100111001110000100
000000000000001001000000000001100000000000
000000000000000000000111110011101100001000
000000001000000000000011011001100000000000
000000000000001001000110001101001110000000
000000000001001001100111100101100000000100
010000100000000111000000001111101100001000
010000000000101111100000001011000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000001101000010100111111011100000000000000000
000000000000000111100110000101111011000000000000000001
111000000000000101000010100011100000000000000000000000
100000000000000101000100000001000000101001010000000000
010000100000000101000011101011101111111101010101100011
010011000000011101000110101111111000110100010010000011
000000000000000111000110000000000000100000010000000000
000000000000000000100010111101001010010000100000000000
000000100000100000000011100101001010010101010000000000
000001001010000000000100000000100000010101010000000000
000000000000001000000010000001011010000001110010000000
000000000000001111000100000000001001000001110000100010
000000000000000000000000010011011001011011100000000000
000000000000000000000011011101111010011000100000000000
000000000000000000000010111001011010010111010000000000
000000000000000000000010000001001001101000100000000000

.logic_tile 2 7
000000000001011101100110100111100000000000001000000000
000000000000000011000000000000101110000000000000000000
000000000000001101000000000001001000001100111000000000
000000000000000101100000000000001100110011000000000000
000010000000000000000000000101101000001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000000000110110111101001001100111000000000
000000000000000000000010100000101000110011000000000000
000000100000101111000000000111101001001100111000000000
000001000001001001000000000000001011110011000000000000
000000000000000000000110000001101001001100111000000000
000000000000001111000110110000001101110011000000000000
000000100000000001100000000001001001001100111000000100
000001000000000000100000000000101101110011000000000000
000001000000000000000011110011101000001100111000000000
000010100100001001000011010000001000110011000000000000

.logic_tile 3 7
000000000000110000000000000111100000000000001000000000
000000000000100000000011110000101111000000000000001000
000000000000000101000010100011001001001100111000000000
000000000000000000000100000000001100110011000000000000
000000000000000101000010000111101000001100111000000000
000000000000000000000100000000001010110011000000000000
000001100000000111100010100101101001001100111000000000
000001000000000101100010110000101011110011000000000000
000000000001011000000000000001101000001100111000000000
000000000000101001000000000000001011110011000000000000
000000000000000001100000000111101001001100111000000000
000000000000000000100000000000101010110011000000000000
000000100000000000000111000111001001001100111000000000
000001001010000001000000000000001010110011000000000000
000000000001010000000111010001001001001100111000000100
000000001010001001000111010000101001110011000000000000

.logic_tile 4 7
000000000000000101000000000000000001000000001000000000
000000000000000101000000000000001011000000000000001000
000000000001010011100000000011100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000010100000001000000000000000000000
000000000010000101000010100000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001101000000000000000000
000010000000000000000000000111000000000000001000000000
000001000000000000000011000000100000000000000000000000
000000000000000000000110000111100000000000001000000000
000000000000000000000100000000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000001000000001000000000
000000000100000000000000000000001011000000000000001000
001000000000000001100000000001100000000000001000000000
100000000000000000000010110000100000000000000000000000
000000000000000000000000010101001000001100111100000000
000000001100000000000010000000100000110011000000000010
000000000000000000000010100111001000001100111100000001
000000001000000000000100000000100000110011000000000010
000001000110000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000010100010
000000000000001000000110010000001001001100111100000000
000000000000000001000010000000001000110011000010100010
000000000000000000000110000000001001001100111100000001
000000000000000000000000000000001101110011000000100010
110000000000000111100000000000001001001100111100000000
110000000000000000000000000000001101110011000000000100

.ramb_tile 6 7
000000000000001111100000001000011100000000
000000010000000111000000001101000000000000
111001000000001111100000010000011010000000
100000000000001111000011100101000000000000
110010101010000000000000000000011100000000
010000000100000111000000000001000000000000
000000000000000001000111100000011010000000
000000000000000000100011100001000000000000
000001000001000000000000001000011100000000
000010100000100000000011111001000000000000
000000000000000001000000001000011010000000
000000000000000000000000000001000000000000
000000000000000000000000001000011100000000
000000000000000000000000000001000000000000
010000000000010000000000001000011010000000
110000000000100000000000001101000000000000

.logic_tile 7 7
000000000000000101000010101001001011000001000000000000
000000000000000000000100000011001001000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000111000011100000000000000000000000000000
010000000000100000000111100101101000001100110000000000
110000000000010101000100000000010000110011000000000001
000010100000000000000000000000000000000000000000000000
000100000000001101000010100000000000000000000000000000
000000000000000000000000001001111110000010000000000000
000000000000000000000000000001011110000000000000000000
000000000000011000000000000000000001000000100100000000
000000000000000001000000000000001011000000000000100010
000000000000100001000000000001111110001100110100000000
000000000001000000000000000000010000110011000000000010
110000000000000001000000010000000000000000000000000000
110000000000000000100010000000000000000000000000000000

.logic_tile 8 7
000000000000000000000010100000000000000000100100000000
000000000000000000000100000000001101000000000000000000
111000000000100101000010101111101111111000100000000000
100000000001010000100100000001101001101110000000000000
110010100000000000000000000001101001000001010000000000
110000000000000000000010110111011111000001100000000000
000000100000000000000000000111111111001000000000000000
000001000000001101000000001101101010001110000000000000
000001000001010000000010101001101000100011100000000000
000010100000000000000110011111011110111010000000000000
000001000000000011100000000000000001000000100100000000
000010000000000000000000000000001100000000000000100000
000000000000000011100111101101101011111010110000000000
000000000000000000000100000111011111001010000000000000
000010100000000101000110100111111110101000100000000000
000001000000000000100000001011011011000000010000000000

.logic_tile 9 7
000000000000100000000111100011100000000000000000000000
000000000001000000000100001111100000101001010000000000
000000100000100000000000010000011101110011000000000000
000010000000000101000011000000011110110011000000000000
000000000000001000000110010000011100101010100000000000
000000001110001001000010011111010000010101010000000000
000000000000000001000110000001111001101000010000000000
000010000000000000000010011001011111000000000000000100
000000000000010000000000001101011101000011000000000000
000000000000100000000000001111101010000000000000000000
000000100000000001100110000101011011001001000000000000
000001000000000000000110110101111011001101000000000000
000000000111010000000010101111100000000000000000000000
000000000000000000000100001011000000010110100000000000
000001000000000000000011111000011000000010100010000101
000000000110001101000011001111010000000001010010100000

.logic_tile 10 7
000000000000100000000000001101011010111110100100000000
000010100001011111000000000111000000010110100000000010
111000000000000101000011101001001010100000000000000000
100000000000000000000100000001011101000100000000000000
110000001110001000000110000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000001010111000011101011011101010001110000000000
000000000000000001100000001001011101101001110000000000
000001000010101000000011000000000000000000000000000000
000000100000000011000000000000000000000000000000000000
000000000000000011000110010000000000000000000000000000
000000000110010000000111000000000000000000000000000000
000000000000100000000011001000011101101111000100000000
000000000001000000000111111111001011011111000000000010
010001100001000011000010000111101110100011110100000000
110001000100110000000000000000011111100011110000000010

.logic_tile 11 7
000000001010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000011110100000000000000000
000000000000100000000000000001011111010000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000001001001110010111110000000000
000001000000000000000000001111010000111111110000000000
000000001000000000000011100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.ramb_tile 19 7
000000000110001111000111100000011100000000
000000010001010111100111110011000000000000
111000000100000000000000010000011100000000
100000000000000000000011111111000000000000
010010100000000000000000010000011100000000
010001000000000000000011110001000000000000
000000000000010000000111100000001100000000
000000000000000000000100000001010000000000
000000000000001000000000011000011100000000
000000000001000111000011011001000000000000
000000000000000001000000000000011100000000
000000000000000001000000001001000000000000
000000000000000000000000001000011100000000
000000000000000000000010001101000000000000
110000000000000000000000000000001100000000
010000000000000000000000001101010000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000101000111101111101011010110100010000000
000000000000000000100010000011001011100001010000100010
111000000000000101000110000111111110000001110000100000
100000000000000000100010110000101000000001110010000000
010000000000000000000111101000011010111101010110100000
010000000000001101000000001011010000111110100010000010
000000000000000101000010001101011011001000000000000000
000000000000000000100110000111101111000000000000000000
000000000000000000000111111001111100010100000000000000
000000000000000000000111010111110000101001010010100010
000000000000001000000011111101011000101000000000000000
000000000000001011000010100001110000000000000000100000
000000000000000000000000001001001101010011010000000000
000000000000010000000000000111011111101010100000000000
000000000000001011100111010011011000100000000000000000
000000000000000011100111000000111001100000000000000000

.logic_tile 2 8
000000000000010000000000010101001000001100111000000000
000000000000000000000010100000101101110011000000010000
000000000000000000000111100001101000001100111000000000
000000000000001101000100000000001101110011000000000000
000001000000000111000010110111001000001100111000000000
000000100000000000000111110000001010110011000000000000
000000000000001101000010100101001001001100111000000000
000000000000000101100010000000101001110011000000000000
000000000000101001000011111000001000001100110000000000
000000000001000101000110010101001001110011000000000000
000001000000001000000000001000000001010000100000000000
000000100000000001000000000101001011100000010000000000
000001000000000000000000001111001101100001010000000000
000010100000000111000010010011101110100000000000000000
000000000000000101100000000011011010110000010000000000
000000000000000000000000000011011111100000000000000000

.logic_tile 3 8
000000100000000000000000000001101001001100111000000000
000011000000010000000000000000101010110011000000010000
000000000000000000000111000011101001001100111000000000
000000000000000000000100000000001001110011000000000000
000001001110000000000000000111001001001100111000000000
000000100000010000000000000000101011110011000000000000
000000000001000111100111000111001001001100111000000000
000000000000100000100100000000101001110011000000000000
000001000100000000000000000001101001001100111000000000
000000000100000000000011110000101110110011000000000000
000000000000000000000000001000001001001100110000000000
000000000000001101000000000111001001110011000000000000
000000000000001000000010100111000000010110100000000000
000000000000000111000110110000000000010110100000000000
000000000000000101000000000011000000010110100000000000
000000000000001111100000000000100000010110100000000000

.logic_tile 4 8
000000000000000000000010100001000001000000001000000000
000000000000000000000110110000101110000000000000010000
000000000001000000000111100111100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000010000000111010101100001000000001000000000
000000000000100000000011110000001110000000000000000000
000001000000000011100010110000000001000000001000000000
000000100000000111100110000000001101000000000000000000
000000001100000111100000000101101001011100000000000000
000000000000000000100000001001101011111100000000000000
000000100000000000000110000000011010000011110000000000
000001000000000000000000000000000000000011110001100000
000001000100000000000011100000001010000010000000000000
000010100000000000000100001101011111000001000000000000
000000000000000011000000000000000000010110100000000000
000001000000000000000000000011000000101001010000000010

.logic_tile 5 8
000000000000000000000010100101001000001100111100100000
000000000000000000000000000000000000110011000000010010
001000000000000000000000010101001000001100110100100000
100000000000000000000010000000000000110011000000000010
000000001000001001100000001001001011100000000000100000
000000000000000001000010101001111111000000000000000000
000000000000000101000010100101100000010110100000100000
000000000000000101000010100000100000010110100000000000
000000000000000000000000000101100001100000010000000000
000000000000010000000000000000101010100000010000100000
000000000000000000000000001101011010000001000000000000
000000000000000000000000000101011010000000000000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000001001001111110011000000100010
110000000010000001000110000000011110000011110100000000
110000000000000000000000000000010000000011110000000100

.ramt_tile 6 8
000000000000100000000011111111001100000000
000000000001000000000011100111010000000000
111000000000000000000000000111001110000001
100000000000000111000000001001010000000000
110000000000000111100000000011101100000001
010000000000000000000000000101010000000000
000000000000001111100000000101101110000001
000000000000001011100011100011010000000000
000010100000101111100010100101101100000001
000000000001001011000010010011110000000000
000000000000000011100111011001101110000000
000000000000000001100011101011010000010000
000000000100001011100010111101101100000000
000000100000000011100011101011010000000001
110000000000000111100000000001001110000001
010001000000000000000000001111110000000000

.logic_tile 7 8
000000000000001011100111000001100001000000001000000000
000000100000001001100010110000001010000000000000000000
000000000000000101000000000001001001001100111000000000
000000000000001101000010110000001011110011000010000000
000000000000010011100111000011101000001100111000000000
000000100000100000000100000000101010110011000010000000
000000000000000001100111000001101000001100111010000000
000000000000000001100010100000101001110011000010000000
000000000110000000000000000101101000001100111000000000
000000000000000000000000000000001001110011000000000010
000000000001010101000010100101101001001100111000000000
000000000000000000000000000000101111110011000010000000
000001000000000000000000000001001001001100111000000000
000010000000000000000000000000001000110011000000000000
000000100000000000000000000101001001001100111000000000
000001000100000000000010100000101100110011000010000000

.logic_tile 8 8
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000010101100110010000000001000000001000000000
000000001100000000000110100000001010000000000000000000
000000000000000000000000000001101000001100111000000000
000010000000000000000000000000000000110011000000000000
000000000000001000000110011001101000000010101000000000
000000000000000101000111111001100000111110100000000000
000000001000000101000011101011001000000010101000000000
000010100000001101100100001101100000111110100000000000
000010100000000000000000000011001000001100111000000000
000000000010000000000000000000000000110011000000000000
000000000000000000000000001011001000111101011000000000
000000000000000000000000001101000000000001010000000010
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001011111100000000000000

.logic_tile 9 8
000000000000000001100010011111101010100010000000000000
000010100000001111100010100101011111000100010000000000
000000000001010001100010111001011100001010110000000000
000000000000000000000010001001111111101100100000000010
000000000000001000000111110001011000001000000000000001
000000000000000001000111111011001110100000000000000001
000010000000000111000010101011011101110011000000000000
000000000110000101000110001101001111100001000000000000
000000000000000000000110000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000001000000011100101111111100000000000000000
000000000000001111000111111011111010000000000000000000
000000000000000111100011111011101000001000000000000000
000000000000010001000111100111111000000010000000000000
000010100000011111100110000001101010100001000000000000
000000000110001101100010000101111110000000000000000000

.logic_tile 10 8
000001000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
111010000000000000000111000000000000000000000000000000
100000000000100000000100000000000000000000000000000000
110000000000000000000000000111001100110111110100000000
000000000000000000000000001111011101010111111000000010
000000000000000111000000011011001111101111110100000000
000000000000000001000011110101101100001111110000000010
000000000000000000000011100011111111110111110100000000
000000000000000000000111001011101101010111110000000010
000000000001001011100111001011011101111111100100000000
000000001010100011000010001101101001101111010000000010
000000000000010111000010000000000000000000000000000000
000000000100101001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000001001000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 16 8
000000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000001111100000000
000000000001010000000011111101100000000000
111000000000100111000111110101111110001000
100001000000000000000111011011000000000000
110000000000000111100011100111111100000000
010000101100000000100100000101100000000100
000000000001000011100000000111011110000000
000000000000000000100000000011000000000100
000000000000000011100010011001111100100000
000000000000000000100110011011000000000000
000000000000001001100111111001111110100000
000000000000000111100011110111100000000000
000000000000000001000010000111011100100000
000000001100000001000000001001000000000000
110000000000001001100000001111011110000000
010000000000010011100010001011100000000001

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000101000010100001011001100000000000000000
000000000000000000100110110000011100100000000000000000
000000000000000000000010100101101001000000000000000000
000000000000001001000110111001011001100000000000000000
000000000000000101000000001101001001001110000010000001
000000001000000000100010111101111001001111000000100000
000000000000000101000110011011101011100000000000100000
000000000000001101100010001001001011000000000000100011
000000000000000000000000000101100001001001000000000000
000000000000000000000000000000001000001001000000000000
000000000000001000000000001000011000001000000000000000
000000000000000001000000000101001000000100000000000000
000000000001000000000000000001001010000010100000000000
000000001000000000000000000000110000000010100000000000
000000000000000000000000001011100000001001000000000000
000000000000000000000000001001001000000000000000000000

.logic_tile 2 9
000001000001110101000111000011101111001000000000000000
000000100000000000100111111011011101001101000000000000
111000000000001111100000010101111001000111000000000000
100000000000001011000010100000111011000111000000000010
010000000000000101000111110011011000101100010110100001
110000000000100001100011110111101010111100110010000011
000000000000000111100110100111111010101100010100100001
000000000000000111100010110101001000111100110010100010
000000000000001001100010010101011111101000010110000001
000000000000000101000010010101101000111101110010100001
000000000000000101100000010001001100101000010110000000
000000000000000001100011000001101001111101110010100001
000000000000000101100000011111111011110000010000000000
000000000000010000000011010011101101100000000000000000
000000000000001101100110100111100000111001110000000000
000000000000000101000010000000101100111001110000100000

.logic_tile 3 9
000001000000000101100110001011111010101000000000000000
000010100000000000000010110001101111100000010000000000
111000000000001000000000000111111000101000010000000000
100000000000001011000000001101101100000000010000000000
010000000000000101000010101001011101101100000000000000
010000000000000000000010100001111101001000000000000000
000000000000000111000110000101111010001100110000000000
000000000000000101100011110000011000110011000000000000
000001000001010001100111010111011111100000010000000000
000000000000000000100010000101001111010000010000000000
000000000000000000000111010101011001100000010000000000
000000000000000000000010001111101101100000100000000000
000000000000001101000110010001000001011001100000000000
000000000110001001100110010000001011011001100000000000
000000000000001000000111000111001101111001110110000111
000000000000001101000000001011011011111000100010100011

.logic_tile 4 9
000010000000000000000011111000011000101000000000000000
000001100001000000000011010111000000010100000000000000
000000000000000111100110101001011100001000000000000000
000000000000000101000000000111111001000000000000000000
000010101110001111000000000001111000100000000000000000
000001000100000001000000000101101110000000000000000000
000000000000000101000110000000000001001111000000100000
000000000000000000100000000000001110001111000000000100
000000000001010000000000001101011000000001010000000001
000000000000101111000000000101010000000000000010000000
000000000000000000000000000011111010100000000000000000
000000000000000101000011110000011110100000000000000000
000000000000000001100000011000001011000000010000000001
000000000000001101000011100101001000000000100010000010
000000000000000001100111000111101100010000000000000000
000000000000001111000100000000101111010000000000000000

.logic_tile 5 9
000000000010100000000111100000000000000000001000000000
000000000000000101000100000000001011000000000000001000
000001000000000101000000000000000001000000001000000000
000000100000000101000000000000001011000000000000000000
000000000100000101000010100001000001000000001000000000
000000000000010000000010100000101100000000000000000000
000000001100000101100111111001101000000011100000000000
000000000000001101000110000001001011000011110010000000
000000000000000000000000000000000000001111000000000000
000000001010001111000000000000001010001111000000100000
000000001010101101000000001000011010101000000000000000
000000000001010001100000000101010000010100000001000000
000000000101000000000000000000000000010110100000000000
000000100000110000000000000001000000101001010000100000
000000001100000000000000011101101101100000000000000000
000000000000000000000011101111001100000000000010000010

.ramb_tile 6 9
000000000000000111000000001000001010000000
000010110110000000100000001101010000000000
111000000000000111000000001000011010000000
100001000010000000100011100111000000000000
110010001010000000000111100000001010000000
110001000000000000000010001101010000000000
000000000000100001000111000000011010000000
000000000001000000000000000001000000000000
000010100000000000000111000000001010000000
000001100000000000000110001011010000000000
000000000000000000000000000000011010000000
000000001000000000000000001011000000000000
000010001000010000000010101000001010000000
000000000000000000000000001001010000000000
010000000000000000000000001000011010000000
110000001010000001000000000001000000000000

.logic_tile 7 9
000000000000000000000000000000001000001100111000000000
000000000000001101000010000000001011110011000000010010
111000000000001101000000000101101000001100110000000000
100001001000000011100000000000100000110011000000000000
010000000000000000000011100011000000000000000100000000
010000000000000000000000000000100000000001000000000000
000000100001110000000111001000000000010110100000000000
000001000000100000000100000001000000101001010000000000
000001000000000000000111100000000000000000100100000000
000000001011010000000011110000001101000000000000000000
000000000001000000000010101001011001000110100000000000
000000000000100000000000000111001101001111110010000000
000000000000000000000000010000001110000100000100000000
000000000000000000000011100000010000000000000000000000
000000000000010000000010101001011111010111100000000000
000000000100101101000110001111011101000111010000000100

.logic_tile 8 9
000000000000000000000111101111101000000000000000000000
000000000000000000000100000101100000010100000000010010
111000000000000000000000001000000001100000010000100000
100000000000000000000000001111001011010000100000000000
110010001011010000000000001111001001010111100000000000
110001000000000000000010110011011101000111010000000001
000010100000000101000010101000000000100000010000000000
000001000000000111000110111111001011010000100000000010
000010100110001000000000001111011011010111100000000100
000000001011011111000000001101101110001011100000000000
000000000000001001000000000000000001000000100100000000
000000100010001011000010100000001100000000000000000000
000000000000000000000111010000000000000000000100000000
000000000000001101000110100011000000000010000000000000
000000001100001001000000000000000001000000100100000000
000000000000000111000010000000001110000000000000000000

.logic_tile 9 9
000000000001000101000111000000000000000000000000000000
000000000000101101100100000000000000000000000000000000
111000000001000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000000000000011100001000000000000000110100000
000000000000000000000000000000000000000001000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000010000000001000000000001101111110000110100000000000
000001000000000011000000001001101011001111110000000000
000000000000000111100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000100000000000000000000001001001100011101000000000000
000000000000001101000000000011001001101101010000000000

.logic_tile 10 9
000010000001000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000100001000111000101101110101000000000000000
000000000000000000000000000000100000101000000010000000
000010000000000000000000001000000000100000010000000001
000001000000000000000000001101001111010000100000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000100000000000000000011011110000000000000000
000000001010000000000010110000001111110000000000000000

.logic_tile 11 9
000001000001011000000000000011001111000110100010000000
000000100110001011000000000001011011001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001100000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001001100000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000001000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000010100000000111100000001000011100000000
000001010000000000100000000011000000000000
111000000000000000000000000000001100000000
100000001010010000000000000101010000000000
010010101010000111100111100000011100000000
110001000000000111000100000101000000000000
000000000000100000000000001000001100000000
000000001000001111000000000101010000000000
000000000001000001000000000000011100000000
000000001100100001000010000011000000000000
000000100000000111100000000000001100000000
000000000000101111000000000011010000000000
000000000000000000000000001000011100000000
000010100000000000000000001111000000000000
110000000000100111100011000000001100000000
110000000000000000000000000001010000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000011100000000111101111001100111000000000
000000000000000000000000000000011000110011000000000000
000000000000000001100000000001101001001100111000100000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000111001001001100111000100000
000000000000000000000000000000001000110011000000000010
000000000000000101000110100001101000111100001000000000
000000000000000000000010100000000000111100000000000000
000000000000000101000000000101001000100000000000000000
000000000000000101000000000000001111100000000000100000
000001000000100101000110101011011100101000010000000000
000000100001000000000010100011001101000000000000100000
000000000000000101000000000111011111010111100000000000
000000000000000101000000001111001110010110100000000100

.logic_tile 2 10
000000000000000000000010100001000000010110100000000000
000000000000000101000010000000100000010110100000100001
111000000000000001000000000000000001010000100000100001
100000000000000000100000001011001100100000010000000000
010000000000000101000000001000000000100110010000100000
010000000000000000100010111111001111011001100010000000
000000000000000101000000000000000000010110100000000000
000000000000001101100010101101000000101001010000000000
000001000000000000000010100001101110101000000000000000
000010100000000000000000000000010000101000000000000010
000000000000000101100000001000000000011001100000000000
000000000000000000000000000001001111100110010000100000
000000000000000001100110010101101011000000000000000000
000000000000001001000110010101011010000010000000000000
000000000000000000000010000001001111111001010100000111
000000000000000000000000000111001011111010100010100110

.logic_tile 3 10
000000000000000111100010101011100001100000010000000000
000000000000000000100111111001101111000000000000000000
111000000000000001100010101111000001011111100000000000
100000000000000000000111101111101001111111110001000010
110000000000000101000010110001011000010100010000100000
010000000000000000100111000000101010010100010001000000
000000000000000101000110111111101110000000010000100000
000000000000000000100010001101001000010000000000000000
000000000010100001000111110011000000010110100000000000
000000000001000000100011100000100000010110100000000010
000000000000000001100010011011101011001100110100000000
000000000000000000100010101001111000001000110000000000
000001001100000111100010010011101100000000100000000000
000010100000000000000010110000001001000000100000000000
010000000000000011100110000101100000100000010000000000
110000000000000000000010111111101011000000000000000000

.logic_tile 4 10
000000000000100000000000000001100000000000001000000000
000000000001010000000011110000100000000000000000001000
111000000000011000000110010000011010001100111100000000
100000000000000111000010000000011100110011000000000000
010000000000000000000011100000001000001100111100000000
010000000010000000000000000000001101110011000000000000
000000000000000000000110000111001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000010011101110000000000000000000
000000000000000000000010001101110000101000000000100000
000000100000000000000010101001101010000000000000000000
000001000000000000000100001011111111000000100000000000
000000000000000000000110000001101100000000100000000000
000000000000000000000010001111101101000000000010000000
010000000000000000000000000101100000010110100100000000
010000000000000000000000000000100000010110100000000000

.logic_tile 5 10
000001000000000111000000000001000001000110000010000110
000000100000000000000000000000001100000110000000000010
000000000000001000000000000000001100000011000000000001
000000000000000001000000000000001111000011000010000001
000010000010110000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001001100000010110100000000000
000000000100000000000000001011000000111111110000000000
000000000000001001100000000111000001100000010000000000
000010000000010111000000000011101101000000000000000000
000000000001000000000010010000000000100000010010000100
000000000000001001000110000011001110010000100000100000
000010100010011000000000011001000000101001010000000001
000001000000000001000011100011000000000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000010000010001000000110111001101000000000
000000000000001011000011011001010000000000
111000000001011111000111011011101010000001
100000000000101111100011100011110000000000
110000000000001111100110101101001000000000
010000000000011111100000000101010000100000
000000000000000001000000001101001010000000
000000000110000001000000000101010000000000
000010100000000000000000000111101000000000
000000100000000000000011100001110000000000
000000000000000011100000011011101010000001
000000000100000111100011011001010000000000
000001100000000011100000000111001000000000
000011100000010111000000001001010000100000
010000000001011000000000001111001010000000
010000000000001111000011100111010000000000

.logic_tile 7 10
000000000000000101000111100000000001000000100100000000
000000000000000000100100000000001000000000000010000001
111000100000001000000000001101011010010111100000000001
100000000000000001000000001011111010001011100000000000
110000000000001000000110100101111110101000000000000001
000000000000000001000011100000000000101000000000000000
000000000000010000000111000000011001110000000000000000
000000001010101101000000000000001110110000000000000000
000000000001011101000000000011011100101000000000000000
000010100001101111000000000000000000101000000000000000
000000100000001101100110100011101100100000000000000000
000001000000001011000000000000001110100000000000100000
000000001000101000000000000001011110101000000000000000
000000000001000101000000000000000000101000000000000010
000010100000000000000000000000000000001001000001000010
000001000000000001000000001001001011000110000011000000

.logic_tile 8 10
000000000000000000000010100111011000010000000010000000
000000000000000000000100000000101011010000000010000000
111000000000000111100000000000011100101000000000000000
100000001010000000100010110101000000010100000001000000
110000000110011000000111100000011111110000000000000000
000000000000100101000100000000001001110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111100000000000000110000000
000000000000000000000010000000100000000001000010000101
000000100000001000000110101000001110000000100000000000
000001001110000111000000001011011001000000010000000000
000000000000000000000010001000001001000000010000000000
000000000000000000000011101111011001000000100000000000
000010000000001000000010110011000000000000000100000001
000001000000000101000010000000100000000001000010000001

.logic_tile 9 10
000010100000000000000111000000001000000110100000000000
000001000001000000000100000101011100001001010000000000
111000000000010011100010101111001110000001010000000000
100000000000001101000100000011010000000000000000000000
110000000000000011100111001101111011100000000000000000
000000000010000000000000000101101110000000000000000010
000000000001000101000000001001101110000001010000000000
000000000000000101100010111001010000000000000000000000
000001000001000000000110010000011111001000000000000000
000010000001001001000011101111011111000100000000000000
000000000000000101000111000011101101000100000000000001
000000000000000000100110010000111101000100000000000000
000000001000000101000010100000001100000100000100000101
000000000000000000100100000000010000000000000010100000
000000000000010011100110011101000000010110100000000000
000010100000000000100010110001101001000110000000100010

.logic_tile 10 10
000001000000100000000000001001111001000001000000000000
000010000000010000000000000111011011001001000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000010100000001111000000110010100001
000000000000000000000000000000011100000000110010000001
000000000110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100001100111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000010000000111100000000000000000000000000000
000000000001110000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000001101011010101000000000000000
000000000000011111000000000011000000000000000000000000
000010000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000011000110100000000000000000000000000000000000000000
000011001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000001000000010000000000000101011011011111110000000000
000010101100100000000000000000001100011111110000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000001011100000010001111010000000
000000000000001111100010100111010000000000
111000000000001111100000010001011000000001
100000000000001111100010101011010000000000
010000000000000000000111111111011010000000
010000000000000000000111111101110000000100
000000000000011111100111010011111000100000
000000000100000011000010100001010000000000
000000000000000000000010001111011010100000
000000000000000000000000000101010000000000
000000000001000001000000001111111000001000
000000000100101001000000000101010000000000
000000000000000111100111110101011010000000
000000000000000111000011101101110000010000
010010000100010011100000001111011000000000
010000000000000000100000000011110000000001

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000001111100000000110000000100000
000000000000000000000000000111001110000000000000000000
000000000000000000000000001011001110000000000000100000
000000000000000000000000000111100000010100000000000000
000000000000000000000000000111111100111111110000100000
000001000000000000000000000111001101101101110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011111011110110000000000000000
000000000000000000000010100111101110010000100000100000
000000000000000101100000001011001111101000000000000000
000000000000000000000000000011101110000100000000100000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000010000111111000000000010000000000
000000000000000000000110010000101101000000010000000001
111010000000010111000000000000000000000000000100000000
100001000000100000100000001001000000000010000000000000
010000000000000000000000000101000000010110100100100000
010000000000001001000010010000000000010110100000000000
000000000000000001100000000000000000000000000100100000
000000001100000000100000001111000000000010000000000010
000000000000001000000110110000000000000000100100000000
000000000000001011000010100000001100000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010000001101001100000000000000
000000000000000000000011000000011010001100000010000000
000000000000000000000000011101101100001001000000000000
000000000000000000000010000001011101011001000010000110

.logic_tile 3 11
000000000000001000000000001101100000101001010000000000
000000000000000001000000001101100000000000000000000000
111000000000000000000000010001100000000000000000000000
100000000000000000000011110101101011001001000000000000
110000000000000000000000010000001011000011000000000000
110000000000001111000011100000011001000011000000000000
000010000001010101000110011001011010101101110100000000
000001000000100000000010011111001101011110100000000000
000000001110000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011000000000001
000000000000000000000000000000001101000011000000000000
000000000000000000000010000000001101110000000010000010
000000000000000000000100000000011010110000000000100000
000010000000000000000000000000011000010000000000000000
000001000000000000000010101101011010100000000000000000

.logic_tile 4 11
000001000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000000000000000000000000000000001000000000
100000000000000000000000000000001111000000000000000000
110000000000000000000110010101001000001100111110000000
010000000000000000000010000000100000110011000010000001
000000000000001001100000010101001000001100111110000000
000000001100000001000010000000100000110011000000100001
000001001100000000000000000101101000001100111110000101
000000000000000000000010000000000000110011000011000000
000000000000000101000000000101101000001100111110000001
000000000000000000100000000000000000110011000010000000
000000000000000000000000000101101000001100111110000111
000000000000000000000010110000100000110011000000000000
000000000000000000000110000111101000001100111110000000
000000001100000000000000000000100000110011000010000010

.logic_tile 5 11
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000110001000000000000000000100000000
100000000000000001000000001111000000000010000001000000
010000000000100000000111000000000000000000000000000000
110000000001000000000100000000000000000000000000000000
000000000000000000000000001111011000100000000010100000
000000000000100000000000001001001000000000000000000000
000000000000000000000000000111000000000000000110000000
000000001110000000000000000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001000001100000000000000000000000000000000000
000010101110100000000010100000000000000000000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000010100000100000000001000001000000

.ramb_tile 6 11
100000100000000000000000001000000000000000
000011110001000000000000001001000000000000
111000000001010000000111000000000000000000
100001000000000000000111110101000000000000
110000000001010111000000000000000000000000
110000000010001111000000001011000000000000
000000000001010000000000000000000000000000
000000001000100000000000000111000000000000
000000000000000000000000011000000000000000
000000100110001111000011101011000000000000
000000000001010111000000011000000000000000
000000000000100000100011110111000000000000
000100000000001000000010000011100000000000
000000000000000111000000000011001010000000
110000000000000001000000001000000001000000
110000001100001111000011111111001001000000

.logic_tile 7 11
000000000000001000000000001101011000000110100010000000
000000000000000011000000001101001000001111110000000000
111000000000000001100010001011100000100000010000000000
100000000000000000000100000011101101000000000000000000
110000001110001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000001000001100110000111100001100000010010000110
000001000000100000100100000000001001100000010000000011
000001000000000000000110101000000001100000010000000000
000000101100000000000000001011001010010000100000000000
000000100000000101100000010000000001000000100110000110
000001001010000000000010100000001110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001001100100001100000000000000000000000000000000000

.logic_tile 8 11
000001000000101011100000001000011110101000000000000000
000000000000111001100000000001000000010100000000000000
000000000000001000000110001001000000010110100000000000
000000000000001001000100001111000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101000000011111101010010111100000000000
000000000001010000000011111101111000100111010000100010
000000001000000001100000001000000000100000010000000000
000000000000000000000000000101001110010000100000000000
000010000000000000000010001000000001100000010000000000
000000000000000000000000001001001101010000100000000000
000000000000010101100000000000011110110000000000000000
000000000000100000000000000000011000110000000000000100
000000000000001000000010000000011000101000000000000000
000000000000000101000010000011000000010100000000000000

.logic_tile 9 11
000000001100000000000110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000010100000000000001001000000000000
000000000000100001000011110101001111000110000000000000
000000001110000101100000001000000001100000010000000000
000000000001000101000000000001001110010000100000000000
000000000000001111100000010101011110001000000000000000
000000000000001011100010110000011001001000000000000000
000000000000000000000110100101001110010100000000000000
000010000000000000000000000000010000010100000000000000
000000000000000101100000001111011000010111100000000000
000000000010000000100000001101011101001011100000000000
000000000000000001000000010101111111010111100000000000
000000000000000000000010110001011010001011100000000000
000100000000000001100110011000000001001001000000000000
000000000100000000100011001001001100000110000000000000

.logic_tile 10 11
000000000000001101100110100001001100101000000000000000
000000000000000111000000000000110000101000000010000000
111000000000000000000000000000000001100000010000000000
100000000110000111000000000001001110010000100000000000
110000000000000000000110000011101111100000000000000000
000000000100000101000000001011011100000000000000000010
000000000001010000000000000000000000000000100110000001
000000000000000001000000000000001001000000000010000101
000000000001010001000010000111101010100000000000000000
000000000000000111100010011111101000000000000000000010
000000000000001011100010000011011111010111100000000000
000000000100000101000000000011001010001011100000000000
000000000000000000000111010011101111000110100000000000
000000000001001111000111101101101000001111110000000000
000000000100011001000000010000000000000000000000000000
000000000010001001100011000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001101101110000000000000000000
000000000000000000000000001001101110000110100000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000101101101000110100000000000
000000000000000001000000000001001000001111110001000000
000000000000101000000000000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 18 11
000001000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000001000001111011111110000000000
000000000000000000000000001001011011101111110000000000
000001000000000000000011100101111000101000000000000000
000010100000000000000000001111110000000000000000100000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000001100000000
000000010000000000000000000011000000000000
111000000000001111100000000000001110000000
100000000000001111000000001111000000000000
010000000000000111100111101000001100000000
110000000000000000100100001011000000000000
000100000000000011100000010000001110000000
000000000000000000100011100111000000000000
000000000000000011100000000000001100000000
000000000000001111000000000101000000000000
000000000001000000000000011000001110000000
000000000000100000000011000001000000000000
000000000000001011100000001000001100000000
000000000000001011000010000001000000000000
010001000000000000000000001000001110000000
110000001000000000000000001101000000000000

.logic_tile 20 11
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001010000000000000001000
000000000000000101000010100000000001000000001000000000
000000000000001101100110110000001100000000000000000000
000000000000000101000010100000000000000000001000000000
000000000000000000100100000000001011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000000000000000001000000001000000000
000000001100000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000000000000000000101100000010110100010000000
100000000000000000000000000000000000010110100000000001
110000000010000000000000001000000000001100110100000001
110000000000000000000000000101001101110011000000000101
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000110000000000000000000001100000000000000000101
000000000000000000000011000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000010101001000001100111110000000
000000000000001101000011110000000000110011000001110100
111000000001010000000000000111001000001100110100000000
100000001010000000000000000000000000110011000011100100
010000000010101000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000001001100000001100000000000001100101000000000000000
000000000000000000000000000001000000010100000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000001110000001010000000001
000000000000000000000000000111000000000010100001000010
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000010111010000000000001000000000000000
000000001010100000000000000101000000000000
001000010000000000000000000000000000000000
000000000000000000000000001111000000000000
110000000000100111000000001011100000000000
110000001111000000000010010011100000000000
000000000001010111100000000000000000000000
000000000000000000000000000011000000000000
000000000010100111100010001000000000000000
000000000000000000000100001011000000000000
000000100000000111000010011000000000000000
000001001110001111100111110011000000000000
000000000100100111100111000101000000000000
000000000101000000100010000111101010000000
110000000000000001000000001000000000000000
110000000000000000000011111111001101000000

.logic_tile 7 12
000000000110000101000110000000001010110000000000000000
000000000000000000000100000000001111110000000000000100
111000000000010001100000010000000000000000100100000001
100000000000100111100010010000001000000000000010000110
110001000000001001100111000000011010101000000000000000
000010100000001001100100001111000000010100000000000100
000000000000001000000000000000000000000000000100000010
000000000000101001000000000101000000000010000011000001
000000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000101011000010111100000000001
000000000000000000000000000111101100001011100000000000
000000000000001000000011100001101001000000010000000000
000010100000000101000100000000011001000000010000000000
000000000000000000000000001101000000100000010000000000
000000000000000000000000000001001001000000000000000000

.logic_tile 8 12
000000000110000001100010110101100000000000000110000010
000000000000000000100011110000000000000001000000000100
111010000000001000000110000111101010100000000000000000
100000000110001001000100000111001010000000000010000000
110000000000100101000010100001000001000000000000000000
000000000001010001100000001101001010100000010000000000
000000000001000101000010110101111000000000000000000000
000000000000100101000011101001000000101000000000000000
000000000000000000000000001000011000100000000000000000
000000000000000000000000000001011011010000000000000000
000000100001000000000000001111001001000110100000000000
000001000000000000000000001101011111001111110000000000
000001001000000001000000001000000000000000000100000000
000000100110000001000000001101000000000010000000000001
000000100000000001100000011101000000000000000000000000
000001001010000000000010001001101000010000100000000000

.logic_tile 9 12
000000001110000000000111000011111110100000000000000000
000000000000001101000010110001101001000000000000000000
000000000000000000000010111111000000100000010000000000
000000000000000101000010101001001101000000000000000000
000000000001001101000000001000001101100000000000000000
000000000000110111000000000111011000010000000000000000
000001000000001000000011100111100000101001010000000000
000000000100001111000000001001100000000000000000000001
000010000000000000000110001101111100000010000000000000
000000000000000000000111100011001101000000000000000000
000000000001011111000110010111101010100000000000000000
000000000000100101100010010000001101100000000000000000
000001000000000001100000000001101101100000000000000000
000010100000000000100000000000111101100000000000000000
000010000000001001100110001101111000000010000000000000
000000000000000001100111111111111010000000000000000000

.logic_tile 10 12
000000001010001000000110011000001110101000000000000000
000000001110001111000011001101010000010100000000000001
111010000000000101000000001001000000000000000000000100
100000000000000000100000000001001010010000100000000000
110000000000101001000000010000000000000000000000000000
000000000011000101000011110000000000000000000000000000
000110000000001000000011101101001000010111100000000000
000000000000000111000000000101011110001011100000000000
000000001010000000000000000000001110000100000110000000
000000000001000000000011110000010000000000000000000100
000000000000000111000110000111001100100000000000000000
000000000100000000100100001101111001000000000000100000
000011101000001001100011110000000000000000000000000000
000010100000000101100110010000000000000000000000000000
000000000000000000000000001000001111100000000000000000
000000000000000000000000001011001100010000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000100100000000
000000001000100000000000000000001110000000000011000001
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000011000000100000010000000000
000000000000000000000000000000001110100000010000000001
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000011100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001100000001100000000011111010101000000000000000
000000100000000000100000000000000000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000101101110101000000000000000
000000000000000000000000000000100000101000000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 15 12
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001001110111100000000000000000000000000000000000
000001000000010000100000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011101011001001010010000000
000000000000000000000010100000111000001001010000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000010000000000000000000000000000
000010101000000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000111000111110000000000000000000000000000
000000100000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000001000010001101101001010111100000000000
000000000000100000000000000011111101001011100001000000
000000001000000000000000000101111001010111100000000000
000000000000000000000000000101111010001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000111100000010001011100000000
000000100000001111100011110001000000000000
111000001100101000000000010001111110000000
100001000001001011000011011011100000000100
010000000000000111000111101111111100100000
010000000000000111000100001101100000000000
000000001110010011100111100011111110000000
000000000000000000100000000011000000000100
000000000000000011100010000101011100000000
000000000000000000100100001111000000100000
000000000011000001100111101101111110100000
000000000000100001100100000111000000000000
000000000000000000000010000111011100100000
000000000000000001000000000101000000000000
010000000000101001100000001101011110000000
010000000000010011100010001011100000100000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000101000111000010100000001000111100001000000000
000000000000000000100100000000000000111100000010010000
000000000000000001100010101111101101011010100000000000
000000000000001101100100000001111110100110100000000000
000000000000101000000000000001000000010110100000000000
000000000001010111000010111111101101011001100000000000
000000000000000101000000000011001110000010100000000000
000000000000000000100010111101100000101011110000000000
000000000001000000000000000001101010000010100000000000
000000000000010000000010101011100000010111110000000000
000000000000000111000011100101101101010111000000000000
000000000000000000000000000000011101010111000000000000
000000000000000111000011100001011010000110110000000000
000000000000000000000000000000011101000110110000000000
000000000000000000000010101001101100010110100000000000
000000000000000101000000000011010000010101010000000000

.logic_tile 3 13
000000000100000101000010100001000000000000001000000000
000001000000100000000100000000001101000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000001000111000011100011000000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000101000000000111000001000000001000000000
000000000000000000100010110000101110000000000000000000
000000000000001111000000010011100001000000001000000000
000001000000100011000011000000001010000000000000000000
000000000000001111000011110011100001000000001000000000
000000000000000011000011000000001101000000000000000000
000100000000000000000011100101100000000000001000000000
000100000000000000000000000000101010000000000000000000
000000000000001000000000010101000001000000001000000000
000000000000001011000011010000101111000000000000000000

.logic_tile 4 13
000000001110000000000111000111001000010100000000000000
000000000000000000000000000000010000010100000010000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000001100000000000000010000000000000000000110100100
000000000000000000000011111011000000000010000001100001
111000000000000000000000000000000001000000100100100011
100000000000000000000000000000001111000000000001000011
010000000000000000000000000000000000000000100110100011
010000000000000000000000000000001110000000000000000011
000000000000000000000000000011100000000000000110100011
000000000000000000000000000000100000000001000001100101
000000000000000000000000001000000000000000000110000101
000000000000000000000010100011000000000010000000100010
000000000000000000000000000000000001000000100111000101
000000000000001001000010100000001110000000000000100010
000001000000100001000011110111000000000000000101000000
000010100001010000100010100000100000000001000001100011
000000000000000000000000010111000000000000000111000000
000000001010001001000010100000100000000001000010100001

.ramb_tile 6 13
100000000000000000000000000000000000000000
000000010000101001000000001101000000000000
111010000001011000000000001000000000000000
100001000000001111000000001101000000000000
110000000000000000000010001111000000000000
110000001010001001000100000001100000000000
000000100000011001000000011000000000000000
000001001010100111000011110101000000000000
000000000000101001000000000000000000000000
000000000001000111100000000001000000000000
000010100000000001000000000000000000000000
000000001100000000000000000011000000000000
000000000000000111000011100101000000000000
000000000000001001100010100011001110000000
010000000000010000000000001000000000000000
110000000010100000000000000011001110000000

.logic_tile 7 13
000000000000000000000110001101100000101001010010000000
000000100000000000000100001001000000000000000000000000
111000000001000000000110010001100001100000010010000000
100000001110100000000111100000101001100000010000000000
110001000000100000000000010101100000000000000100000000
000000101110010000000010010000100000000001000010000110
000000100001011000000000000001100001100000010010000000
000001001100101001000010100000101011100000010000000000
000000000000000000000000000000001000000100000110000001
000000001110000000000000000000010000000000000010000001
000000000001010000000000000001100000100000010000000100
000000000000100000000000000000101001100000010000000000
000000101000000000000000000000011010000100000110000001
000001000000000000000000000000000000000000000000100100
000000000000000000000000000000011000110000000000000100
000000000100000000000000000000011011110000000000000000

.logic_tile 8 13
000001000000000000000000000101100000101001010000000000
000010100000000001000000001111100000000000000000000000
111000000001010011100111000001001100000001000000000000
100000000000100111100000000011001010001001000000000000
110000000000001000000111000000011100000100000110000010
000000000001000001000010100000010000000000000010000001
000000000000000000000010100101100000000000000100000011
000000000000000000000011100000100000000001000000000100
000001000000000001100110000000001010000100000100000001
000010000000000111100100000000010000000000000001000100
000000000001000000000110000000000001001001000011000100
000000000000100000000100000111001001000110000010100010
000010100000000000000110001001101100010111100000000000
000001100001000001000100000001011011000111010000000000
000010100000000000000000001000000001100000010010000000
000001000000000000000010001011001111010000100000000000

.logic_tile 9 13
000010100000000011100000001111111000000010000000000000
000000000000000000100010100001011100000000000000000000
111000000000001000000111001011111111000001000000000000
100000000000000101000000001011011111000001010000000000
110000001001010101000110100001011011000010000000000000
000000000000000000000000001101001101000000000000000000
000000000001001101000111000000001000000100000100000010
000000000000000011000100000000010000000000000010000101
000010100000001001100011010011101100010111100000000000
000001000000000111000011001111011101000111010000000000
000000000000001001000110100000001010000100000100000001
000000000000000001000110000000000000000000000010000000
000000000000000000000011101011011011001001010000000000
000000000000000000000100000111001011000000000000000000
000000000000000111000010010000011010000100000100000000
000000000010001111000010010000000000000000000010000000

.logic_tile 10 13
000000000000001001100000000001011000000010000000000000
000000000000000001000000000101001100000000000000000000
111000000000000101100110100000000001000000100100000001
100010000000000000000000000000001111000000000010100001
110000000001000111100110110000001010110000000000000000
000000000000100000100011010000011101110000000000000001
000000000000000101100000000000000000100000010000000000
000010000000000000000000001101001100010000100010000000
000010000000001001100000011111001111000110100000000010
000000000000000101100010011111011010001111110000000000
000000000000000001100000000001001011000000000000000000
000000000100000000100000000111011001000001000000000000
000001001101100000000000000011101010101000000001000000
000010000000111111000010000000010000101000000000000000
000000000001000000000010010000000001100000010000000000
000000000000100000000010011101001111010000100010000000

.logic_tile 11 13
000000000110001000000000000011100000000000000110000000
000000000000000001000000000000100000000001000011000001
111000000001100001100111001111111110010111100000000000
100000000000000000100100001111101111000111010000000000
110001000000010111000000011101101100010111100000000000
000010000000100000000011100011111010000111010000000000
000000000001000000000111100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010100000100001100111010001101100010100000000000000
000001000000010000000010000001001111000100000000000000
000000000110001000000110000000000000000000000000000000
000000000000001001000110100000000000000000000000000000
000010000000000000000011111000011100101000000000000001
000001000000000000000011101101010000010100000000000000
000000100000100001000010001011101100010100000000000000
000000000000000000000010001001111011000100000000000000

.logic_tile 12 13
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000001100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 15 13
000001000001010000000000000000000000000000000000000000
000000101100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000

.logic_tile 16 13
000000001000000000000000000011011111010111100000000000
000000000000000000000011100101011000000111010010000000
000010100000000000000110011001111100010111100000000000
000000100000001001000011010111001111000111010000000000
000000001010000111100011100000000000000000000000000000
000010100001000001100110110000000000000000000000000000
000000000000000000000111101101001110000100000000000000
000000000100000111000000000101101011001100000000000100
000010001010100111000111100000000000000000000000000000
000001000001010000100100000000000000000000000000000000
000000100001001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001001100111001100000001001101110100000000010000000
000010000000110011000010000111101001000000000000000000
000000000001001111000000000101111000010111100000000000
000100000000000111100011100101111101001011100000000000

.logic_tile 17 13
000000001101010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000001110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011100101000000100000010000000000
000000000000000000000011110111101011000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111001010011111110000000000
000000000000100000000000000000011011011111110000000000

.ramb_tile 19 13
000010100000000000000010000000011100000000
000001010000000000000000000111000000000000
111010100001100111010000011000001100000000
100000000001010000000011000001010000000000
010010100001011000000111101000011100000000
110001000000101011000100001001000000000000
000000000011001000000000000000001100000000
000000000010000111000000000101010000000000
000000000000000000000000000000011100000000
000000000000000001000010000011000000000000
000010000100000111100000000000001100000000
000000001010000000100000001001010000000000
000000000000000111000000001000011100000000
000000000000000000100000001111000000000000
110000100001000111100110101000001100000000
110101000000000000100100000101010000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
100000000000000000000000010000000000000000001000000000
000000000000001101000011100000001000000000000000001000
001000000000001000000000000101100000000000001000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000111001000001100111100000000
010000000000000000000000000000100000110011000000000100
000000000000001001100000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000010000000000000000000101101000001100110100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000001011010001100110100000000
000000010000000000000000000000000000110011000000000000
000000010010000000000110010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000001111000010100111100000000000001000000000
000000000000001111000110110000001100000000000000001000
000000000000000011100010100011101001001100111000000000
000000000000000000100110110000001001110011000000000000
000000000000000000000000010101001000001100111000000000
000000000000001101000011110000001000110011000000000000
000000000000000101000111000001101000001100111000000000
000000000000000000100110000000101011110011000000000000
000000010000001000000000000001101001001100111000000000
000000010000000111000000000000001010110011000000000000
000000010000000000000000000101101000001100111000000000
000000011110000001000010000000101001110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000001001110011000000000000
000000010000001000000000000011101001110011000000000000
000000010000000101000000000000101011001100110000000000

.logic_tile 3 14
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000001000000100101000000000111101000000010100000000000
000000000000000000100000001011100000000011110000000000
000000000000001001000000000000000001001111000000000000
000000000000001011000000000000001010001111000000000100
000010010000000001000010000000000000010110100000000000
000000010000000000000010100101000000101001010000000000
000000010000000011100111010000011010000011110000000000
000000010000000001100110100000000000000011110000000100
000000010000000000000000000011000000010110100000000000
000000010000000000000000000000000000010110100010000000
000000010000000000000110100011101010001100110000000000
000000010000000000000010100000001101110011000000000000

.logic_tile 4 14
000000000000000000000000010011100000000000001000000000
000000000000000000010011010000000000000000000000001000
111000000000011000000000000111011010001100111100000000
100000000000000001000000000000000000110011000000000000
110000000000001000000110000111001000001100111100000000
110000000000001011000000000000100000110011000000000000
000000000000000001100000000101001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000010100000000000000000111011100000000000000000000
000010010000010000000000000111101011000001000000000010
000000010000000001100000001000000000010110100100000000
000000010000010000000000000011000000101001010000000000
000000010010000001100011110000000000001111000000000000
000010010000010000000010000000001001001111000000000000
010100010000000000000000000000000000001111000000000000
010000010000000000000000000000001010001111000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000001010000000001000000011000000000000000
000000100000000001100011101111000000000000
001010110001000000000000000000000000000000
000000001010100000000000001111000000000000
010000101110100000000000000011000000000000
010000000001010000000011100011100000000000
000010100000000111100000001000000000000000
000000000110000000000000001111000000000000
000001010000101111100110100000000000000000
000000110001000111000000000001000000000000
000010110001010000000000010000000000000000
000000010100000000000011100001000000000000
000000010010001000000111111111000000000000
000000010000000101000011101011001111000000
010000010000010000000011100000000000000000
110000010110100000000111111101001100000000

.logic_tile 7 14
100000000000000011100000000000000001000000100100000000
000000000000000001100000000000001111000000000000000000
001010000000000111000111000000000000000000000100100000
000001000100001111000000000011000000000010000000000000
110001000010000001000110000001100000000000000100000000
010000000000000000000111100000000000000001000000000000
000000000000010000000000000000000000000000100100000000
000000000000000000000010000000001111000000000000000000
000000010000000111000000000101011000010111100000000000
000000010000000001100010100011111110000111010000000000
000010010000010000000010001001001011010111100000000000
000000011010000000000000000111011011001011100000000000
000000011101010011100000001001011100010111100000000000
000000010000100000100010010001011010001011100010000000
000100010000001000000010000000000000000000000000000000
000000010000000011000000000000000000000000000000000000

.logic_tile 8 14
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011111000111010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001101111001100000000000000000
000000010000000000000000001101001000000000000000000100
000001010000010000000000010000000000000000000000000000
000010110000000000000010010000000000000000000000000000
000000010000000000000000001101011000000110100000000000
000000010000000000000000001001111111001111110000000000

.logic_tile 9 14
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000111000011100111011010010111100000000000
000010000000000000000110101101001110001011100000000000
000000000000000101100000010000000000000000000000000000
000000000001010111100011110000000000000000000000000000
000000000000010101000010010011011011010111100000000000
000000000000000000000111101111111000001011100000000000
000000010100000001000000000000000000000000000000000000
000000010000000000100010010000000000000000000000000000
000000010000000000000000000111101111100000000000000000
000000010000000000000000000001011001000000000000000010
000000010000000011100110011101001100100000000000000000
000000010000000111000011101001001010000000000000000010
000100010000000111000000001000011010101000000000000000
000000010100000000000000001101000000010100000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000010000000001111000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000001010000111100011101001111001100000000000000100
000000000001000000000000000111011000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000111100000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000010010000000000000000001101001010100000000000000000
000000010000000000000000000101011100000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010001000001100000000000000000000000000000000000
000000010000110000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000111000100000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000011010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010111000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000001010000000000000000001000001100101000000000000000
000000110000100000000000000001000000010100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000000001001000000010100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000111100000001000000001100000010000000000
000000000000000000000000000001001011010000100000000000
000000000110000000000011111101011101000110000001000000
000000100000000000000110001001001011000001000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000110000000000000000000000000001100000010000000000
000000010000000000000000001001001000010000100000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 17 14
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001011000100000000000000000000000000000000000000000
000010110000010000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000011000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110001010000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000011100111000001111100000000
000000000000000000100100001111010000000000
111001000000101111100000010101111110000000
100000100111011111000011111011010000000001
110000000000000000000111111111111100100000
010000000000000000000111111101010000000000
000000001011000111100111000001111110100000
000000000110100000100010010001110000000000
000000010000000111000010010011011100000000
000000010000000000000010011101010000100000
000000010000100000000110000011111110000000
000001010001010000000111101001110000010000
000000010000000111000111101101011100100000
000000010000000000100000000001110000000000
110010011100010011100110001111011110000000
110000010000001001000100001101010000000100

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
100000000000101000000010100000001100000100000100000000
000000001001010001000011110000000000000000000000000000
001000000000000101000000000001000000010110100000000000
000000000000001111100000000000000000010110100000000000
010000000000000111000000000001011011000010000000000000
010000000000000000100010100001101010000000000000100000
000000000000000101000000001000000000010110100000000000
000000000000000101000000000101000000101001010000000000
000000010000000001100000000000011000111100110000000100
000000010000000000000000000000001010111100110000100000
000000010000000000000000000000000000010110100000000000
000000010000000000000000001001000000101001010000000000
000000010000000000000000000101000000010110100000000000
000000010000000000000000000000100000010110100000000000
010000010000000000000000000000011010000011110000000000
010000010000000000000000000000000000000011110000000000

.logic_tile 2 15
000000000000000101000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010000000001001111000000000000
000000000000000000100010010000001101001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000010000000000000110100001001010010111000000000000
000000010000000000000000000000011010010111000000100000
000000010000000101000000000011100000010110100000000000
000000010000000101000010100000000000010110100000000000
000000010000000000000010100000000000001111000000000000
000000010000000000000010100000001111001111000000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000001011000000101001010000000000

.logic_tile 3 15
100000000000000000000111000000000000001111000000100000
000000000000000000000000000000001010001111000000000000
001000000000000011100000001000000000000000000110100001
000000000000000000000000000101000000000010000000000000
110000000000000011100000000000000000001111000000100000
110000000000000000100000000000001101001111000000000000
000000000000000000000000000111000000001100110100100001
000000000000000101000000001011000000110011000000100100
000000010000000000000110000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100001100010100000011000000011110000000000
000000010001010000000000000000000000000011110000100000
000000010000000000000000000000000000001111000000000000
000000010000000000000000000000001001001111000000100000

.logic_tile 4 15
000001000000000000000000000101101010100010000000000000
000000100000001101000011101101101010000100010000000000
000000000000000000000000001011111011100010000000000000
000000000000000000000000001111001110001000100000000000
000000000000001101100110110011101010100000000000000000
000000000000000011000011010001011100000000100000000000
000000000000001001000000010000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000001010000001001100010100000000000000000000000000000
000000110000000001000110110000000000000000000000000000
000000010000000101000010001011001000110011000000000000
000000010000001101100000000101111101000000000000000000
000000010000000000000000001011011101100001000000000000
000000010000000000000000000111011111000000000000000000
000000010000001001100010100000000000000000000000000000
000000010000001101000110110000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
100000000000001111100000000000000000000000
000000010000001011000011101101000000000000
111010000000000000000000001000000000000000
100001000100000000000000000101000000000000
110000000000001000000010000111000000000000
010000000000000011000000000001100000000100
000000000001001000000000000000000000000000
000000001100100011000000000101000000000000
000000010010000001000000011000000000000000
000000011100001111000011001011000000000000
000000110001000000000000010000000000000000
000001011110100000000011110011000000000000
000000010000000000000000000001000000000000
000000010000000001000010100011001001000100
110010010000010001000000001000000000000000
110000010100000000000011111111001110000000

.logic_tile 7 15
100001000000000000000111110001000000000000000100100000
000010100000000000000111010000100000000001000000000000
001000000000000011100111000101000000000000000100100000
000000000100000000000100000000000000000001000000000000
110000001100000001000000000000001110000100000110000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000011001001111000110100000000000
000000000100000001000011010001101011001111110000000000
000000010000010000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000001111000010000000001010000000000000000010
000000010000000001000000000000000001000000100100000000
000000010000001111100000000000001100000000000000000000
000000010000000000000111001111111101010111100000000000
000000010000000001000100000111111001000111010010000000

.logic_tile 8 15
000000000000000000000110110000000000000000000000000000
000010000000000000000011000000000000000000000000000000
000010000000000101000010111001111110100000000000000001
000000000000000000100011000001111101000000000000000000
000001000000000001000011101000000000000110000000000000
000000000100001111000100000101001011001001000001000000
000000000000010111100110000101101010000000000000000000
000000000000000000000111101001101111000110100000000000
000000010000000000000110000000000000000000000000000000
000010010000100001000011100000000000000000000000000000
000000010000000000000011100011001111100000000010000000
000000010000000000000100000101111001000000000000000000
000000010000000000000011100000000000000000000000000000
000000010100000000000110000000000000000000000000000000
000010110000000000000110001001001101010111100000000000
000000010000000000000000001101101101001011100000000000

.logic_tile 9 15
000000100000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000101000111000000000000000000000000000000000000
000010000110100000000000000000000000000000000000000000
000000000000000000000010001111011010100000000000100000
000000000000000000000000001011111001000000000000000000
000000000010010000000111101101011010010111100000000000
000000000000000000000010000001111100001011100000000000
000000110001110001000000000000000000000000000000000000
000000010001110000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000110100000000000011110000000000000000000000000000
000001110000000000000000010000000000000000000000000000
000010110000000000000010100000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000000001111001001010100000000000000
000010000000000000000000001001011000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000101000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000001111100101000000000000000
000000000000010000000000001111010000000000000010100000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000010000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010011100000010000000000000000000000000000
000000000010000000100011010000000000000000000000000000
000000010000000000000000001011101111000110100000000000
000000010000000000000000000101101110001111110001000000
000001010000000000000010000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000001101111001010111100000000000
000000010000000001000000000101101110001011100010000000
000000010000000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 16 15
000010100000100000000011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000001010110000000000000000
000000010000000000000000000000011001110000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010110000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000001010000011110000000000
000000010000000000000000000000000000000011110000000000

.ramb_tile 19 15
000000000000000000000000011000001010000000
000000010000000000000011111011000000000000
111000000000000111100000010000011010000000
100000000000000000000011111111000000000000
010000000000000000000111100000001010000000
010000000000000111000100000111000000000000
000001000000000111000000011000011010000000
000000000000000000000011100011000000000000
000000010000000000000000000000001010000000
000000010000000000000000001101000000000000
000010110000010011100000001000011010000000
000000010000000000000010000001000000000000
000000010000000011100000001000001010000000
000000010000000000100010001001000000000000
010000010000000000000000001000011010000000
110000010000000000000000001101000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000101000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000100000000000101000010100101100001000000001000000000
000100000000000000000010100000101100000000000000000000
000100000000001000000010100000000001000000001000000000
000000000000001011000010100000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001001011100000000000000
000000000000001111000000001101001010101100000010000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000001000000110010001100000000000001000000000
000000000000001001000110010000101010000000000000001000
000000000000000000000111000011101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000001100000000111001000001100111000100000
000000000000000000100010000000101000110011000000000000
000000000000000000000110010111001001001100111000100000
000000000000000000000110010000101011110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000101100110011000000100000
000000000000001101100110100001001001001100111000000000
000000000000000101000010000000101100110011000000100000
000000000000000000000110110111101001001100111000000000
000000000000000000000010100000101111110011000000100000
000000000000000000000111011101101000001100110000000000
000000000000000000000010101011100000110011000000100000

.logic_tile 3 16
100000000000000000000010100000000000000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000000001100000010000000000000000001000000000
000000000000000000000010000000001001000000000000000000
110000000000000101000110010101001000001100111100100000
110000000000000000000010000000100000110011000010000010
000000001010000000000000000101001000001100111100100000
000000000000000000000000000000100000110011000010000000
000000001100000000000000000000001001001100111110000001
000000000000000000000000000000001100110011000000100010
000000000001011000000000000000001001001100111100000001
000000000000000001000000000000001000110011000010100010
000000000000000000000110100000001001001100111100000001
000000000000000000000000000000001001110011000010100000
000100000000000000000110000111101000001100111110000001
000000000000000000000000000000100000110011000010000100

.logic_tile 4 16
000000000000000000000000000101011010100010000000000000
000000000000000000000000000011001110000100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000011100001100000010000000000
000000001010001011000000000000101110100000010000000000
000001000000000000000000000000000000000000000000000000
000000100000001101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001100000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000110001111000000000000000000000000000000000000

.logic_tile 5 16
000010100000000000000000010000000000000000000000000000
000001100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000000000000000000000000000010000100000000001
000000000000000000000000001011001001100000010001000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ramt_tile 6 16
000000010000100111100000001000000000000000
000000000001000000000000001001000000000000
001010010000011111100000000000000000000000
000001000000001011000011110001000000000000
010010101110000000000111001101100000000000
110001000000000000000000001111100000001000
000100100000010000000000011000000000000000
000001000110000000000010010001000000000000
000001000000100111100000010000000000000000
000010000001000000100011101111000000000000
000010100000000001000000000000000000000000
000000000000000001000000000011000000000000
000000000000001000000111100111000001000000
000010100000000101000100001011001000100000
110100000001000000000111101000000001000000
010000000100100000000111111111001100000000

.logic_tile 7 16
100010100000000001000000010000011110000100000100000000
000001000000000000000010010000010000000000000000000000
001000100001000000000000011101001100000110100000000000
000000000000100000000011000101111100001111110000000000
010010100000000011100111110000000000000000000100000000
010000000100000000000011001111000000000010000000000000
000000000000010000000000000001101011000110100000000000
000000000000100001000000001101101101001111110000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000001110011100011100000000000000000000000000000
000000000000110000100000000000000000000000000000000000
000010000000100000000010000000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000000000000000000000110101101011110010000000000000000
000000001010000000000011110011011000110000000010000000

.logic_tile 8 16
000000000000000111000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111010000000000000000000000000000
000000001010000000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000000000101111000100000000000000000
000001000000000000000000000001111001000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001011011000010111100000000000
000000000000100000000000001101101100000111010000000000

.logic_tile 9 16
000101001011010000000000000000000000000000000000000000
000100100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000010100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100110001001011010100000000000000000
000000000000000000100000001111101011000000000000000000
000010000001001000000010000101101011010111100000000000
000000000000101011000000000111101000000111010000000000
000000000111000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001000010001001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000001111100000101001010000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 16 16
000000100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 18 16
000000000110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000

.ramt_tile 19 16
000000000001011111000000000101011100000000
000000001010000011000011100001110000000000
111010000000001000000000001101111110000000
100000000110000111000000000101110000100000
110000000000000111100000011111111100000000
110000000000000001100011110101010000010000
000100100000100111100111000101011110100000
000001000001000011100100000011010000000000
000000000000000011100111001001011100100000
000000000000001111100100001011010000000000
000000000001100000000110000011011110000000
000000000011110001000110001011010000000100
000000000000000000000111100111011100000000
000000000000000001000000001001010000001000
110000001010000000000110000001111110000000
010000000000000001000100000101010000100000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
100000000000000000000000000111001000001100111100100001
000000000000000000000000000000000000110011000010110000
001000000000000000000000000101001000001100110110100001
000000000000000000000000000000000000110011000000000000
010000000000000001100110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000001101000000111111110000000000

.ramb_tile 6 17
000000000000001000000000001000001010000000
000000011110000011000000001001010000000000
111010100001010000000000011000011010000000
100000001010000000000011000011000000000000
010000000000000000000111000000001010000000
110000000000000000000110000001010000000000
000010100000000001000011100000011010000000
000000001100001111000011101111000000000000
000000000000000000000000000000001010000000
000000000000000000000010001011010000000000
000010000001000001000000001000011010000000
000000001100100000000000001101000000000000
000000000000000000000000001000001010000000
000000000000000000000010001101010000000000
010000000001010000000000001000011010000000
110000000100000000000000000101000000000000

.logic_tile 7 17
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001011000000000000011000001100000010000000000
000000000000100011000000000000101101100000010000000000
000010000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010000111111011000110100010000000
000000000000000000000100001111101111001111110000000000
000100000000000000000010110000000000000000000000000000
000000000100000000000111010000000000000000000000000000

.logic_tile 8 17
000000000000001011100000000000000000000000000000000000
000000001010001011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001001001100010111100000000000
000000000100000000000000000101011000000111010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111110111001100100000000000000000
000000001000010000100011001011101110000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101111011011000110100000000000
000000000000000000000000001001001100001111110000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000011011001010010111100000000000
000000001000000000000011110011011110001011100000000000
000000000000000111000000011011001100100000000000100000
000000000000000000000011010001101010000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000010000000000011100011101000100000000000100000
000000000000001001000000000111111101000000000000000000
000000000000001001000011111011011011000110100000000000
000000000000001101000111011101001001001111110000100000
000000000100000000000000010000000000000000000000000000
000000000100000001000011000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000001101001111110000000000
000000000011010000000000000000001110001111110000000010
000000000000000001000000000111100000100000010000000000
000000000001010000000000000000001100100000010000100000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000001000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001000000000111000000000001011011000110100000000000
000010100000000000000000000111111111001111110001000000
000000000000001111000011101011101100000110100010000000
000000000001010111000000000101001010001111110000000000
000000001110000111100111001111111010010111100000000000
000000000110000000000100000001011100000111010000100000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000100000000111000000000101011010010111100000000000
000001000000000000000010010101111100001011100001000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000001000011100000000
000000010000000111000000000011000000000000
111010000001010011100000011000001100000000
100000000110000000000011000101010000000000
010000000000000000000011111000011100000000
110000000000000000000011111001000000000000
000000000000001000000000001000001100000000
000000000010001011000000000001010000000000
000000000001000000000010000000011100000000
000000000000100001000110000011000000000000
000010000000000111100000000000001100000000
000000001000100001000000001011010000000000
000000000000000000000000000000011100000000
000000000000000000000000000001000000000000
110000000000000111100000000000001100000000
110000001010000000000000001101010000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000001000000001000000011111101011100000000
000010100000000011000011001101010000000000
111010100000011111100111001001111110000000
100001001100001011000011100001110000000001
010000000000001011100110001101111100000000
110000000000001011000100000111010000100000
000010000000000111100111101101011110000010
000000000100000111100110001101010000000000
000000000000000000000111010001011100000001
000000000000000000000011010001110000000000
000010100001010000000110001001111110000000
000000000000000000000100001001010000010000
000000000100001000000000000011011100000000
000000000000000111000000001001110000000001
010100100000010011100110000011011110000000
110001000000100000000100000111110000000000

.logic_tile 7 18
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100011010111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000011100000000000011011110000000010000000
000000000000000000000000000000001000110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000000001000011000010111110000000100
000000000000000000000000000101000000101011110010000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000100000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000001000000000000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
000000000000000000000000000001001010101000000000000000
000000000000000000000000000000010000101000000000000100
000000000000000000000111000000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000011111111000000010000000000
000000000000000000010000000000011110000000010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000001001110100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000

.ramt_tile 19 18
000010100000000011100111000001101100000000
000000000000000000100100000011110000000000
111010100000001000000111100101101110000000
100000000000001111000011001101110000001000
010001000000000111100011101111101100100000
110010000000000000100110001001010000000000
000000000001011111100111100101001110100000
000100000000000111000110010001010000000000
000000000000001000000111111011101100000000
000000000000000111000111100101010000000100
000000000000100111000000000111001110000000
000000001011000000000000001001010000010000
000000000000000111000111101101101100000000
000000000100000000000100001111010000001000
010010100000010000000011101011001110100000
010000000000001001000000001101110000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000000000001001111000000001000001110000000
000000010000100011100000001001000000000000
111000100001001011100111011000011110000000
100001000000100011100011110001000000000000
110000000000000000000000011000001110000000
110000000000000000000011011111000000000000
000000000000010000000000001000011110000000
000000001010000000000000001001000000000000
000000000000000000000000000000001110000000
000000000000000000000000000001000000000000
000010100001010000000000000000011110000000
000001001100100000000000000001000000000000
000000000000000000000111101000001110000000
000000000000000001000100000001000000000000
110000100000000001000111000000011110000000
110001001100000000000000001101000000000000

.logic_tile 7 19
000000000000000000000000001011111100010111100000000000
000000000000000000000000001101011110000111010000000010
000010100000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001000010100111001101000110100000000001
000010000000000000000100000111011100001111110000000000
000000000000000011000010001011111110010111100000000000
000000000000000111000000000001011111000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 8 19
000000000000010111010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
000000000000000000000000001001011011100000000000000000
000001000100000000000000001011011011000000000000000010
000000000001010000000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000111111001010111100000000000
000001000100000000000000001111101000001011100000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010010000000000000000000000000000000

.logic_tile 9 19
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100100010000000000000000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000001000000000011111100000000001
000000000000000000000000001111001100101111010000000000
000000000000000000000000000011011110101000000000000001
000000000000000000000000000000010000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000011101101111000010111100000100000
000000000000000111000000000011111111000111010000000000
000000000000001000000111010000000000000000000000000000
000000000000000111000111110000000000000000000000000000
000000000000000000000000001001011100010111100000000000
000000000000000111000000000011111011001011100000100000
000000000000001011100011100111101101000110100010000000
000000000000000011100000000101101001001111110000000000
000000000110000000000011101101111001010111100010000000
000000000000000000000000000011011110000111010000000000
000000001100000111000010000011111011010111100000000000
000000000000000000000000001001011100001011100000000100

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000001000011000000000
000000010000000000000000001011000000000000
111101001111011111000000000000011000000000
100010100000001011000000001111000000000000
010000000000001000000010000000011000000000
110000000000001111000000001011000000000000
000001000000000111100111100000011000000000
000010100000000000000000000011000000000000
000000000000000011100010011000011000000000
000000000000000000000011000101000000000000
000000000000010000000000000000011000000000
000000000000000000000010001011000000000000
000000000000000000000000001000011000000000
000000000000000000000010001101000000000000
010000000000100000000000000000011000000000
010000000001000000000000000101000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000111100111011101111110000000
000000000000000000100011000001000000000000
111010100000011000000000011111101110000010
100000001010001011000011001101100000000000
110000000100000000000000001011111110000000
110000000000000001000010010101000000000000
000000000001001011100111100001001110000000
000000000000100011000011101101100000000001
000000000000001000000111000001011110000000
000000000000001011000000000011000000000001
000000100001000011100000000101101110000000
000001000110100001100010001011100000010000
000001000000000011100111001001011110000000
000010100000000000000100001011100000000000
110000000000010000000111000001101110000000
010000000100100001000100000101100000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111100000010101100001100000010010000000
000000000000000000100011100000001011100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000011011001111110000000100
000000000000000000000000000000011010001111110000000100
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 8 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001101001100000110100000000000
000000000000001111000000000111101101001111110000000000

.logic_tile 9 20
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000001000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000001111100000000101111000000000
000000000000000011100011100001010000000000
111010000000000000000111110001011010000000
100000000000000000000111101101110000001000
010000000001000000000111111111111000000010
110000000000100000000111111001010000000000
000000000000001011100111101011111010100000
000000000110000111100110000011110000000000
000010100000000000000111000111011000000000
000000000000000000000111111111110000000001
000000100000010011100000000011011010000000
000001000100000001000010001011110000000100
000000000000000000000010011001011000100000
000000000000000000000011100101010000000000
110000000001000000000010001111111010000000
010000000000100001000000001101110000010000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000010000011010000000
000000010000000000000011001001010000000000
111010000001000011100000011000011000000000
100001000000100000100010110011010000000000
110000000000000000000011101000011010000000
110000000000000000000000001101010000000000
000000100000001001000111010000011000000000
000001000000000011000010111111010000000000
000000000000000000000000000000011010000000
000000000000000000000010001011010000000000
000010000000010001000000001000011000000000
000000000000000000000000000001010000000000
000100000000000000000010000000011010000000
000000000000000000000010001101010000000000
010010100001010000000000001000011000000000
110000000100000000000000000101010000000000

.logic_tile 7 21
000000000010000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000001000000001101101001010111100000000000
000000000110000111000000000101011111001011100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101111101000110100010000000
000000000100000011000000000001001010001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000

.logic_tile 8 21
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011110000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000001001011111010111100000100000
000000000000000000000000001001101010000111010000000000
000000000000000001000000001001101101010111100000100000
000000000000000000000000000111011001000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000001000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000000000001101010100000000000000000
000001000000000000000000000000111101100000000001000000
000000001110000000000000000011000001011111100000000000
000000000000000000000000001101101001111111110000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000011100000001000011110000000
000000010000000000000000001011000000000000
111000000000000011000111110000001010000000
100001000100000000100111001101000000000000
110000000001000011000000001000011110000000
110000000000100000000011101001000000000000
000000000000000000000010000000001010000000
000000001010000000000000000001000000000000
000000000000000000000000001000011110000000
000000000000000000000000001101000000000000
000010100000011000000000001000001010000000
000000001000000111000011110001000000000000
000000000000000000000011101000011110000000
000000000000000000000100001111000000000000
110000100000001000000011001000001010000000
010001000100000111000000001001000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000100001000000111011011111110000000
000000000000001011000011000001100000000000
111000100000011011100111101101111100000000
100001000000000111100000001001100000000001
110000000000000111000000000001111110000000
110000000000000000000010000011000000000001
000000100000000111100111000111111100000000
000001000110000111000100001101000000000100
000000000000001000000000000101111110000000
000000000000001011000000000001000000010000
000000100000011000000111000101011100000000
000001001010001111000000001001000000010000
000000000000001011100111000111111110001000
000000000100000111000100001001100000000000
010000100001010011100000010111011100000000
110001000000000001000011000111000000000001

.logic_tile 7 22
000000000000000000000000001111001100010111100010000000
000000000000010000010011110101001001000111010000000000
000000000000000111000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000001001101111010111100000000000
000000000000000000000000000111001010001011100000000010
000000000000001011100011100000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000001000011000011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000001000000001101101110000110100000000000
000000000100000000000000000011111110001111110000000010
000000000001010000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000011100111001111111011000110100000000000
000010001110000000100000000011101010001111110000000010

.logic_tile 8 22
000010000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000001000000010000001111101000110100000000000
000000000000001011000100001001011001001111110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 22
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000000000000010000000000001111101101000110100000100000
000000000000000000000000000101111110001111110000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001111111010010111100000000000
000000000000000001000100000111101100001011100000000010

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000111000001111110000000
000000000000000000000100000011110000000000
111010000000001011100111100101111100000000
100000000000000111000100000111010000000100
110000000000000000000111101111111110000000
010000000100000000000100001111010000000100
000000100000010101100111111101111100000000
000000000000001001100011100001110000000100
000000000000011000000111100011011110100000
000000000000000111000111101101110000000000
000000000000000000000000010111111100000000
000000000110000000000010011001010000000001
000000000000000111000011100101111110100000
000000000110001011100000001111110000000000
010010000000000011100010011111011100100000
010000001000001001100010010101010000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
000000000000000000000000001000011100000000
000000010000000000000000000001000000000000
111010100000011000000000010000011100000000
100000001110001111000011001011000000000000
110000000000101000000000010000011100000000
110000000001001011000011010011000000000000
000000000000010000000111000000011100000000
000000000100000000000000000101000000000000
000100000000001000000011001000011100000000
000000000000000011000000001001000000000000
000010100001010001000000000000011100000000
000001000000000001000000001101000000000000
000000000000000000000010001000011100000000
000000000000000000000011001101000000000000
110010000000000000000000000000011100000000
010000000100000000000000001111000000000000

.logic_tile 7 23
000000000000000011100000001001001010101000000000000000
000000000000000000000000000111000000000000000010000000
000000000000000000000000000111100000011111100000000001
000000000000000000000000000001001010111111110000000000
000000000000001000000000000000000000000000000000000000
000000000100001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011100110111110000000000
000000000000000000000000001101011010111111110000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101110001000000000000000
000000000000000000000010001101101010000000000001000000
000001000000000011100000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000001000011010000000
000000010000000000000000001011010000000000
111000000000001011000000001000011010000000
100100000010001111110000001111000000000000
010000000000000000000010000000011010000000
110000000000000000000000000111010000000000
000000000000000111000000000000011010000000
000000001110000000000011100011000000000000
000000100000000011100010001000011010000000
000001000000000000000000000001010000000000
000000000000000000000000000000011010000000
000000001000000000000010001011000000000000
000000000000000011100011000000011010000000
000000000000000000100000001111010000000000
010000000001000000000000001000011010000000
110000000000100000000010000001000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000001111100000011101011110000000
000000000000001011100011010001010000000000
111000000000010000000111001111101010000010
100000000100000111000100001001100000000000
110000000000001001100000000011111110000000
110000000000000011100000000001010000010000
000000000000000011100111110101101010000010
000000001010000000000111000011000000000000
000000000000001111000111000001011110000000
000000000000001011100100000011010000000001
000000000000010111000000000101101010000000
000000000000000001000010001011100000000001
000000000000000000000010001101111110000000
000000000000000000000100001011110000000001
110000100000000000000111001001001010000000
010001001010001111000111110111100000100000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000011100001000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000001000000000000101001100000000
000000000000000011000000000001000000000000
111010100000001111000000001111001110000000
100001000000000011000011110111100000001000
110000000000001000000000001111001100100000
010000000000001111000000000111000000000000
000000000001010000000011111001101110100000
000000000100100001000011100011100000000000
000000000000001001100000001001101100100000
000010100000000111100011101111000000000000
000000000000010011100111001011001110000000
000000000100000001000000001011000000000100
000000000000000001100111001101101100100000
000000000000000001100000001101100000000000
010000100001010001000010001011101110100000
010001001000000011000000000101000000000000

.logic_tile 20 24
000000100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000001000000000001000001100000000
000000010000000011000000001001010000000000
111010000000000000000000011000011010000000
100000000000000111000011001011010000000000
010001000000000000000111000000001100000000
110000100000000000000100000001010000000000
000000000000000111100010010000011010000000
000000000000000000100011011111010000000000
000000000000000000000010001000001100000000
000000000000000000000000000101010000000000
000010000000000000000110101000011010000000
000000000000000001000100001101010000000000
000000000000000000000000001000001100000000
000000000000000000000010000001010000000000
110000000001000000000000011000011010000000
010000000100100000000010111111010000000000

.logic_tile 7 25
000000000000000000000000001101101111000000000000000000
000000000000000000000000000011011001100000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000000001111101111111100000000000
000000000100000011000000001111101010111111110000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000100000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000001110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000011111100000000000
000000000000000000000000000111001001111111110000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000011100000100000010000000000
000000000000000001000000000111001001000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000001000011100010001000011010000000
000000010000100000010000001011010000000000
111000000000000000000000001000011100000000
100000000000100000000000000101000000000000
010000000000000011100111100000011010000000
110000000000000000100100000101010000000000
000000000001010000000010000000011100000000
000000000100000111000010000001000000000000
000000000000000000000000001000011010000000
000000000000000000000000001101010000000000
000010100000001000000000000000011100000000
000000001000100111000010011001000000000000
000000000000000000000000001000011010000000
000000000000000000000000001111010000000000
110001000000001000000110101000011100000000
010010100100000011000100000111000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000001111100110011111001000000000
000000001010000011100111001001110000000000
111000100000011111000111010101101010000000
100001000000000011000011100001110000000001
110000000000000111000110000001101000000000
110000000000000000000100000011010000000001
000000100000000101100111010001001010000010
000001000100000111100111000011010000000000
000000010000001011000000001101101000000010
000000010000001011000000000001010000000000
000000010000001000000000001101001010000000
000000010110000011000000001101010000000100
000000010000001000000010010001101000000010
000000010000000111000111011001110000000000
010000010000000000000000000011101010000010
110000010000000000000000000111010000000000

.logic_tile 7 26
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010100000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000111110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000010101101100000000
000000000000000000000011010111010000000000
111000100000001011100111000001001110000000
100000001010001111000000000111110000001000
110000000000000000000011101111101100000000
010010100000000000000100000011110000001000
000000100000001111100000001011001110000000
000001001000001011000000000001010000000001
000000010000001000000110000111001100000000
000000010000000011000111101101110000000100
000000010001000001000010001111101110000000
000000010100100001000000001001010000000001
000000010000000011100110011011101100100000
000000010000000011100111111111010000000000
010000110000000111000011101001101110000000
110000011100000000000010011011010000000100

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000001000011100000000
000000010000000000000000000101010000000000
111000100000001000000000000000011110000000
100001001010000111000000001011010000000000
110000000000100011100000010000011100000000
110000000001000000000011010011010000000000
000000100001000111100000011000011110000000
000001000110100000000011001101010000000000
000000010000001000000110101000011100000000
000000010000000011000100000001010000000000
000000010000000000000011100000011110000000
000000010000000000000100001101010000000000
000000010000000000000010010000011100000000
000000010000000000000010110101010000000000
110000010000000001000011100000011110000000
110000010000000000000100001111010000000000

.logic_tile 7 27
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111000011111010110111110000000001
000000000000000000000100000101111110111111110000000000
000000000000001000000000000000000000000000000000000000
000000000110001111000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010000000000000000000001011101000000000000000000
000000010000000000000000000111011001100000000000000010

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101010010111110000000000
000000000000000111000000001011100000111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010101011110101000000010000000
000000011010000000000011101011010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.ramb_tile 19 27
000000000000000001000000001000011000000000
000000010000000000000011101011000000000000
111000000001000111000000000000001010000000
100000000000100000000000000101000000000000
010000000000000111000000001000011000000000
010000000000000111000000000111000000000000
000000000000001111000000001000011010000000
000000000000000011000000000111000000000000
000000010000000000000000001000011000000000
000000010000000000000000001111000000000000
000000010000000000000000000000001010000000
000000010000000000000010000001000000000000
000000010000000000000110100000011000000000
000000010000000000000100001111000000000000
010000010000001011100011101000011010000000
110000010000000011000100000101000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000001011100011011101001100000000
000000000000001011110011001101110000000000
111000100000001000000111100011001010000001
100001000000000011000100001001000000000000
110000000000000001100000010011001100000000
010000000000000000100011010001010000010000
000110000000000111100011111001001010000000
000001001010000000000010110011100000010000
000000000000000111000111101001101100000000
000000000000000111000011110011110000100000
000010100000011101100111001101101010000000
000000001110000011100010001011000000000001
000000000000000000000000001001001100000000
000000000000000000000000001011010000000001
110000000000000001000000001001101010000000
110000000000000000000000001101000000000010

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011001110010111110000000100
000000000000000000000010110101110000111111110010000000
000000000000000000000000000101000000100000010000000000
000000000000000000000000001111001101000000000010000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 9 28
000100000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000001000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000000000000000000000000001001111010111111110000000000
000000000000000000000011100101101101101111110000000001
000001000000100000000000001011011011000000000000000000
000000100001010000000000001001101010100000000001000000
000000000000000011100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000011000000010101001110000000
000000000000000000000011010101010000000000
111000000000001111100000011111001100100000
100000001010000011000011100101010000000000
110000000110001011100011101111101110000000
110000000000001111100000001001110000010000
000100000000000000000111000001001100000000
000000000000000011000100000111110000000100
000000000000001000000000010111101110000000
000000000000000011000010010011010000000001
000000000000000000000111001101101100000000
000000000000100000000000001011110000000001
000000000000001011100010010001101110000000
000000000000001011000110011101010000001000
010000000000001000000010000111101100000000
010000001110001111000010000001110000000100

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000001011100000001000001110000000
000000010000000011000000001001000000000000
111000000000000000000000011000001110000000
100000000000000000000011001011010000000000
010000000000000111100111000000001110000000
110000000000000000100100000001000000000000
000000000000000011100000000000001110000000
000000000000000000100000001111010000000000
000000000000000011100000000000001110000000
000000000000000000000000000101000000000000
000000000000000000000011000000001110000000
000000000000000001000100000011010000000000
000000000000000000000010001000001110000000
000000000000000001000010000101000000000000
110000000000000000000000000000001110000000
010000000000000000000000000001010000000000

.logic_tile 7 29
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000001000001100000000
000000010000000000000000000011000000000000
111000000001000000000000001000001010000000
100000000000000111000000001101000000000000
010000000000000111000010011000001100000000
110000000000000000000011110101000000000000
000000000001001011100011111000001010000000
000000000000100011000011010101000000000000
000000000000000001000111101000001100000000
000000000000000000000100001101000000000000
000000000000000000000000000000001010000000
000000000000000001000000001011000000000000
000000000000000000000000001000001100000000
000000000000000000000000001111000000000000
010000000000000000000011000000011000000000
010000000000000000000100001101000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000101001010000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000111000000010111111110000000
000000000000000111000011000101100000000000
111000000000001011100111010001011110000000
100000000000000011100011010101010000000001
110000000000000111100111000001011110000010
110000000000000001100000000011000000000000
000000000000000001000000000101011110000100
000000000000001001000000000011110000000000
000000000000001101100000001001111110000000
000000000000001011100000000001000000000001
000000000000001000000000001001111110000000
000000000000000011000000001001110000000100
000000000000001000000111000111011110000000
000000000000000011000000001001000000000001
010000000000000000000111011011111110000000
110000000000000001000011000101010000100000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000010110100100000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000001000000111011011101000000000
000000000000000011000111111111110000000000
111000000000001001000111001101001010000000
100000000000000011100011000001010000000001
110000000000001011100111001111101000000000
010000000000001011000100001001110000000001
000000000000000011000000000111001010000000
000000000000000000000000000101010000000001
000000000000000000000000010111101000100000
000000000000000111000011010001010000000000
000000000000000001000111001011001010000000
000000000000000000000100001001010000001000
000000000000001011100000001011101000000000
000000000000001011000000000101010000001000
010000000000001000000010000001001010100000
010000000000000111000110010111110000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000010000000000010
000101010000000000
000001010000000000
000000000000000001
000000000000001110
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 31
100000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 31
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
001000000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
100100000000000000
000000000000000000
000000000000000001
000000011000000100
000000001000000100
001100000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000001100
000000000000000100
001101110000000100
000000001000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000001100
000000000000001000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 1
111108c600cc00ce00ce006e0026000200000004000004441555155d15511155
1111117f15fb022200aa022a04620066111111dd0cc00cc000cc044004620066
1111177d1731119d119f002e062004441111199511df15fb04ca04c800ee008c
111915dd15d915dd119919911551004411111331113311371335111704aa044e
0111011d011101130113011301110115111119d719d519d519d511dd11551157
00010cc104c9004d00af08c5044104410019009d02fd00ff22ff00ff027504dd
00000cc00cc00cc80cee04cc044404400000044c044004000000000000000000
0000000c00cc04c804c8044a00660224000004c804c804cc04cc044804400440
088810fe008c01cd00cc18d4004401051111113313b91bb11bf717fb17711177
0101111f10fe117f010311bb1076111710100563147209c518d605eb14720147
100018c610ee10ee10ee10ce104410660000022e00a20222002200aa00621177
111115d91ddd1ddd0cc20ce20462046200000002002e00ee00ce00cc00440046
1119119d119b11bb00ae00ee0066004600000cc200ee002e008e08e604620442
0000008c00000000111111111111119d111115dd15d11511000c00cc04400444
0000000400260004119d1137111511151111151b1559115d111511191119111b
55551111111111111113113311331113000000000000000215731157119d1991

.ram_data 19 25
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080020002000200020

.ram_data 6 9
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020

.ram_data 6 21
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800200020
0020002000200020002000200020002000200020002000200008000800080008
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200008000800080008
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020000800080008

.ram_data 6 5
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800200020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800200020002000200020

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 13
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 6 3
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800200020002000200020002000200020002000200020

.ram_data 6 27
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0000002000200020002000200020002000200020002000200020002000200020
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 7
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800200020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800200020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800200020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008

.ram_data 19 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 29
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080020002000200020002000200020002000200020
0020002000200020002000200020002000200008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 19 19
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000080008
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020

.ram_data 6 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008

.ram_data 19 17
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 19 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 21
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800200020002000200020002000200020
0020002000200020002000200020002000200020000800080008000800080008

.ram_data 19 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 27
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008000800200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0008002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008

.ram_data 19 3
1111a8c400ccecc42044aac46640640000004440004440445155d1559955dd51
1111dfb117f922ee02ecaae6066046201111d5dd0cc00cc0ccc00cc00ee04eec
1111ddf717f9bfd975d98ce2046244441111ffd537fb15d9aee004622660e644
999955119dd111dd11dd99f7177146201111fffd1df33df3fff93fd10ee0ee44
1111dff1ff11fd11fd11fd917711df71111139dd3bd51bf5dff51bf53bd539dd
11111ddd3fd1bfd17ff33fd13fd11ddd999155d913fd33553333331113315111
011101dd81ddc9ddefff45dd055501551331ffd5bf519d519d519d519d51ddd5
0001cc8304eb02ed22cda8c504414401001122dd22dd00dd40ddccdd04550055
80007232eec063cd22ccbad42264674188886ee48ee22ee26ce284ea04626664
0101fff91076d99167c99dd5107677711010afef1cf20fe1fed085c914726765
0000eee400ee00cc00cc22ee006622660000e440cc00ee22cc22cea0ee04f555
00002ac4aecceecce0cc00cc006622661111ff31ddf311ff22ee00ee02642244
99997771fd91559977f911ff11773375000022ec0ce2cc227fb115fb11773375
1331f751bf519d511dd9bf51bf51d5510000eecc2ec0cc00d119bb9d33555555
00004cc8ea22c800c000ea22c8004cc80000a000a20082205133d731b751b155
55553311111133112000000000222220111113313311311100442440e688caa0

.ram_data 6 23
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020

.ram_data 19 29
0008000800080008000800080008000800080008000800080008000800080008
0020002000080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008000800200020
0008000800080008000800080008000800080008000800080008000800080008
0008000800080008000800080008000800080008000800080008000800080008
0020002000200020002000200020002000200020002000200020002000200008
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008000800080008000800080008002000200020
0008000800080008000800080008000800080008000800080008000800080008

.ram_data 6 19
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0008000800080008000800080008002000200020002000200020002000200020
0020002000200020002000200020002000200020002000080008000800080008
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020
0020002000200020002000200020002000200020002000200020002000200020

.extra_bit 0 691 335
.sym 5 CLK_CPU$SB_IO_IN_$glb_clk
.sym 6 CLK_PIX_$glb_clk
.sym 7 $PACKER_GND_NET_$glb_clk
.sym 8 fast_counter_$glb_clk
.sym 10 DE_$glb_ce
.sym 11 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 12 CLK_FAST
.sym 288 address_reg[13]
.sym 452 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 455 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 458 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 565 address_reg[0]
.sym 569 increment[2]
.sym 679 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 680 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 681 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 682 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 683 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 684 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 685 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 746 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 756 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[0]
.sym 767 increment_neg
.sym 793 $PACKER_VCC_NET
.sym 796 increment[1]
.sym 905 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 906 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 907 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[10]
.sym 908 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[11]
.sym 909 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[12]
.sym 910 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 911 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[0]
.sym 912 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[0]
.sym 973 address_reg[3]
.sym 975 address_reg[4]
.sym 977 address_reg[2]
.sym 1018 increment_SB_LUT4_O_3_I1[2]
.sym 1021 address_reg[8]
.sym 1022 increment_SB_LUT4_O_6_I1[1]
.sym 1023 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 1027 increment[5]
.sym 1130 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[2]
.sym 1131 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[1]
.sym 1132 address_reg[6]
.sym 1133 increment[1]
.sym 1134 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[0]
.sym 1135 address_reg[5]
.sym 1136 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 1137 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[5]
.sym 1193 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[0]
.sym 1202 address_reg[11]
.sym 1204 address_reg[9]
.sym 1206 address_reg[12]
.sym 1229 increment[7]
.sym 1231 address_reg[13]
.sym 1235 increment[3]
.sym 1237 increment_SB_LUT4_O_6_I1[0]
.sym 1336 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 1337 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[7]
.sym 1338 address_reg[8]
.sym 1339 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[6]
.sym 1340 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[6]
.sym 1341 increment[5]
.sym 1342 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[3]
.sym 1343 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[5]
.sym 1347 address_reg[5]
.sym 1349 address_reg[6]
.sym 1351 address_reg[4]
.sym 1387 increment[1]
.sym 1391 address_reg[5]
.sym 1394 address_reg_SB_DFFE_Q_5_E
.sym 1396 address_reg[1]
.sym 1403 address_reg_SB_DFFE_Q_E[2]
.sym 1410 address_reg_SB_DFFE_Q_E[2]
.sym 1428 address_reg_SB_DFFE_Q_5_E
.sym 1431 address_reg[6]
.sym 1432 address_reg[6]
.sym 1436 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 1437 command_data[1]
.sym 1439 increment[2]
.sym 1442 address_reg[0]
.sym 1443 command_data[3]
.sym 1444 address_reg_SB_DFFE_Q_5_E
.sym 1544 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 1545 increment[7]
.sym 1546 address_reg[13]
.sym 1547 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 1548 increment[3]
.sym 1549 increment_SB_LUT4_O_6_I1[0]
.sym 1550 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[7]
.sym 1551 increment_SB_LUT4_O_5_I1[0]
.sym 1557 address_reg[8]
.sym 1598 address_reg[3]
.sym 1599 increment[5]
.sym 1619 address_reg[7]
.sym 1626 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 1644 $PACKER_VCC_NET
.sym 1645 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 1647 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 1648 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 1650 increment[2]
.sym 1651 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 1753 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[1]
.sym 1754 increment_SB_LUT4_O_3_I1[1]
.sym 1755 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 1756 increment[2]
.sym 1757 increment_SB_LUT4_O_7_I0[1]
.sym 1758 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[1]
.sym 1759 increment_SB_LUT4_O_7_I1[0]
.sym 1760 increment_SB_LUT4_O_7_I1[1]
.sym 1824 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 1825 address_reg[7]
.sym 1844 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 1848 address_reg[13]
.sym 1849 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[3]
.sym 1850 increment_SB_LUT4_O_3_I1[2]
.sym 1851 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 1852 increment_SB_LUT4_O_3_I1[0]
.sym 1854 increment_SB_LUT4_O_6_I1[1]
.sym 1858 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 1860 increment_SB_LUT4_O_5_I1[1]
.sym 1966 increment_SB_LUT4_O_7_I0[2]
.sym 1967 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 1968 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 1969 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[4]
.sym 1970 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 1971 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[3]
.sym 1972 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 2028 address_reg[9]
.sym 2040 address_reg[12]
.sym 2075 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 2083 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 2190 increment_SB_LUT4_O_3_I1[2]
.sym 2191 increment_SB_LUT4_O_3_I1[0]
.sym 2192 increment_SB_LUT4_O_6_I1[1]
.sym 2194 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 2195 increment_SB_LUT4_O_5_I1[1]
.sym 2239 address_reg_SB_DFFE_Q_5_E
.sym 2700 EN_SB_LUT4_I2_O[1]
.sym 2709 did_write_SB_DFFNESR_Q_E
.sym 2815 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 2816 did_write[3]
.sym 2817 did_write[4]
.sym 2818 did_write[1]
.sym 2917 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 3025 did_write[0]
.sym 3026 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 3027 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 3028 did_write_SB_DFFNESR_Q_4_D[4]
.sym 3029 did_write_SB_DFFNESR_Q_E
.sym 3030 did_write_SB_DFFNESR_Q_4_D[3]
.sym 3031 did_write_SB_DFFNESR_Q_4_D[2]
.sym 3032 did_write_SB_DFFNESR_Q_4_D[1]
.sym 3134 command_buf_r_ptr[0]
.sym 3136 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 3255 EN_SB_LUT4_I2_O[0]
.sym 3350 did_write_SB_DFFNESR_Q_E
.sym 3513 $PACKER_VCC_NET
.sym 6879 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 6884 increment[3]
.sym 6889 address_reg[13]
.sym 7009 increment[4]
.sym 7010 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 7011 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 7012 increment[6]
.sym 7013 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 7014 increment[0]
.sym 7015 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[0]
.sym 7027 $PACKER_VCC_NET
.sym 7037 address_reg[10]
.sym 7038 increment[2]
.sym 7051 address_reg[13]
.sym 7058 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 7070 increment_neg
.sym 7071 increment[0]
.sym 7072 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 7075 address_reg[0]
.sym 7088 address_reg[0]
.sym 7091 increment[0]
.sym 7106 address_reg[13]
.sym 7107 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 7108 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 7109 increment_neg
.sym 7126 address_reg[0]
.sym 7127 increment[0]
.sym 7156 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7157 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 7158 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7159 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 7160 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 7161 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 7162 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 7179 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[0]
.sym 7183 address_reg[6]
.sym 7184 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 7185 increment[1]
.sym 7189 address_reg[5]
.sym 7190 address_reg[1]
.sym 7196 address_reg[5]
.sym 7200 increment[6]
.sym 7201 address_reg[6]
.sym 7204 increment[3]
.sym 7205 increment[4]
.sym 7206 increment[7]
.sym 7207 increment[2]
.sym 7210 increment[0]
.sym 7211 address_reg[0]
.sym 7212 address_reg[3]
.sym 7214 address_reg[1]
.sym 7219 increment[5]
.sym 7222 address_reg[4]
.sym 7223 address_reg[7]
.sym 7224 address_reg[2]
.sym 7226 increment[1]
.sym 7228 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 7230 increment[0]
.sym 7231 address_reg[0]
.sym 7234 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 7236 address_reg[1]
.sym 7237 increment[1]
.sym 7238 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 7240 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 7242 address_reg[2]
.sym 7243 increment[2]
.sym 7244 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 7246 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 7248 address_reg[3]
.sym 7249 increment[3]
.sym 7250 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 7252 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 7254 address_reg[4]
.sym 7255 increment[4]
.sym 7256 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 7258 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 7260 address_reg[5]
.sym 7261 increment[5]
.sym 7262 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 7264 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 7266 address_reg[6]
.sym 7267 increment[6]
.sym 7268 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 7270 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 7272 address_reg[7]
.sym 7273 increment[7]
.sym 7274 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 7302 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 7303 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 7304 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 7305 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11]
.sym 7306 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12]
.sym 7307 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[13]
.sym 7308 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[0]
.sym 7309 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[0]
.sym 7313 address_reg[6]
.sym 7318 increment[7]
.sym 7323 increment[7]
.sym 7324 increment[3]
.sym 7325 char_write
.sym 7327 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 7328 address_reg[7]
.sym 7329 increment_neg
.sym 7330 address_reg[8]
.sym 7333 address_reg[7]
.sym 7334 increment_neg
.sym 7335 address_reg[6]
.sym 7336 increment[5]
.sym 7337 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 7338 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 7345 increment_neg
.sym 7348 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 7349 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 7353 increment_neg
.sym 7355 address_reg[10]
.sym 7356 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 7357 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 7360 address_reg[13]
.sym 7362 address_reg[11]
.sym 7364 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[13]
.sym 7366 address_reg[12]
.sym 7368 address_reg[13]
.sym 7371 address_reg[8]
.sym 7372 address_reg[9]
.sym 7375 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 7377 address_reg[8]
.sym 7379 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 7381 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 7383 address_reg[9]
.sym 7385 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 7387 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 7389 address_reg[10]
.sym 7391 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 7393 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 7396 address_reg[11]
.sym 7397 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 7399 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 7401 address_reg[12]
.sym 7403 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 7406 address_reg[13]
.sym 7407 increment_neg
.sym 7408 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[13]
.sym 7409 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 7412 address_reg[13]
.sym 7413 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 7414 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 7415 increment_neg
.sym 7418 increment_neg
.sym 7419 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 7420 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 7421 address_reg[13]
.sym 7449 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[1]
.sym 7450 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 7451 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[0]
.sym 7452 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[1]
.sym 7453 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[1]
.sym 7454 address_reg[1]
.sym 7455 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[1]
.sym 7456 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[0]
.sym 7460 address_reg[8]
.sym 7463 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 7466 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 7469 address_reg[6]
.sym 7471 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 7473 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 7475 address_reg[5]
.sym 7476 increment[2]
.sym 7477 address_reg[13]
.sym 7480 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 7481 increment[3]
.sym 7482 address_reg[8]
.sym 7490 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 7491 command_data[0]
.sym 7492 increment_SB_LUT4_O_6_I1[1]
.sym 7495 increment[5]
.sym 7496 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[0]
.sym 7498 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 7500 address_reg[2]
.sym 7501 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 7503 address_reg[5]
.sym 7504 increment_SB_LUT4_O_3_I1[2]
.sym 7505 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[0]
.sym 7507 command_data[1]
.sym 7508 increment_SB_LUT4_O_6_I1[0]
.sym 7509 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[1]
.sym 7510 address_reg[13]
.sym 7511 address_reg[1]
.sym 7512 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[1]
.sym 7513 address_reg_SB_DFFE_Q_E[2]
.sym 7516 increment[2]
.sym 7517 increment[1]
.sym 7518 increment_neg
.sym 7519 address_reg_SB_DFFE_Q_E[2]
.sym 7524 increment[2]
.sym 7526 address_reg[2]
.sym 7529 address_reg[1]
.sym 7530 increment_SB_LUT4_O_6_I1[0]
.sym 7531 increment_SB_LUT4_O_3_I1[2]
.sym 7532 increment_SB_LUT4_O_6_I1[1]
.sym 7535 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[0]
.sym 7536 command_data[1]
.sym 7537 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[1]
.sym 7538 address_reg_SB_DFFE_Q_E[2]
.sym 7541 increment_SB_LUT4_O_3_I1[2]
.sym 7542 increment_SB_LUT4_O_6_I1[0]
.sym 7544 increment_SB_LUT4_O_6_I1[1]
.sym 7547 address_reg[13]
.sym 7548 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 7549 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 7550 increment_neg
.sym 7553 command_data[0]
.sym 7554 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[0]
.sym 7555 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[1]
.sym 7556 address_reg_SB_DFFE_Q_E[2]
.sym 7560 address_reg[1]
.sym 7561 increment[1]
.sym 7567 increment[5]
.sym 7568 address_reg[5]
.sym 7569 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 7570 CLK_FAST
.sym 7597 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 7598 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7599 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 7600 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 7601 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 7602 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 7603 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 7605 address_reg[1]
.sym 7610 address_reg[2]
.sym 7612 address_reg[4]
.sym 7614 address_reg[6]
.sym 7619 command_data[0]
.sym 7621 address_reg[6]
.sym 7623 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 7624 command_data[1]
.sym 7625 address_reg[10]
.sym 7626 increment[2]
.sym 7627 address_reg[11]
.sym 7628 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 7629 address_reg[9]
.sym 7630 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[0]
.sym 7631 address_reg[12]
.sym 7637 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 7638 increment[7]
.sym 7639 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 7640 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 7641 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[0]
.sym 7642 address_reg[5]
.sym 7644 increment_SB_LUT4_O_5_I1[0]
.sym 7645 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 7646 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[1]
.sym 7647 address_reg[6]
.sym 7648 increment_SB_LUT4_O_5_I1[1]
.sym 7650 increment_SB_LUT4_O_3_I1[2]
.sym 7651 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[7]
.sym 7652 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[5]
.sym 7656 address_reg[3]
.sym 7657 address_reg[7]
.sym 7660 address_reg_SB_DFFE_Q_E[2]
.sym 7663 command_data[3]
.sym 7667 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[3]
.sym 7668 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[1]
.sym 7670 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[1]
.sym 7671 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[3]
.sym 7672 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[5]
.sym 7673 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[7]
.sym 7676 increment[7]
.sym 7677 address_reg[7]
.sym 7682 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[1]
.sym 7683 address_reg_SB_DFFE_Q_E[2]
.sym 7684 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[0]
.sym 7685 command_data[3]
.sym 7688 address_reg[6]
.sym 7690 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 7695 address_reg[6]
.sym 7697 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 7701 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 7702 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 7703 increment_SB_LUT4_O_3_I1[2]
.sym 7706 increment_SB_LUT4_O_5_I1[1]
.sym 7707 address_reg[3]
.sym 7708 increment_SB_LUT4_O_3_I1[2]
.sym 7709 increment_SB_LUT4_O_5_I1[0]
.sym 7712 address_reg[5]
.sym 7713 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 7714 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 7715 increment_SB_LUT4_O_3_I1[2]
.sym 7716 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 7717 CLK_FAST
.sym 7743 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 7744 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 7745 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 7746 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 7747 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 7748 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[3]
.sym 7749 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 7750 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[1]
.sym 7760 increment_SB_LUT4_O_5_I1[1]
.sym 7761 address_reg[8]
.sym 7762 increment_SB_LUT4_O_3_I1[2]
.sym 7765 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 7767 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[0]
.sym 7768 address_reg[8]
.sym 7769 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 7770 address_reg_SB_DFFE_Q_E[2]
.sym 7772 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[2]
.sym 7773 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 7775 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 7776 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 7777 address_reg[11]
.sym 7778 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[4]
.sym 7785 increment_SB_LUT4_O_3_I1[1]
.sym 7786 address_reg_SB_DFFE_Q_E[2]
.sym 7787 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 7789 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[1]
.sym 7790 increment_SB_LUT4_O_7_I1[0]
.sym 7791 increment_SB_LUT4_O_5_I1[0]
.sym 7792 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[1]
.sym 7795 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 7797 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[1]
.sym 7798 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 7799 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 7802 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 7803 address_reg[7]
.sym 7804 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[3]
.sym 7806 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 7807 increment_SB_LUT4_O_5_I1[1]
.sym 7812 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 7813 increment_SB_LUT4_O_3_I1[2]
.sym 7814 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 7815 increment_SB_LUT4_O_3_I1[0]
.sym 7817 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[3]
.sym 7818 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 7819 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 7820 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[1]
.sym 7824 increment_SB_LUT4_O_3_I1[0]
.sym 7825 increment_SB_LUT4_O_3_I1[1]
.sym 7826 increment_SB_LUT4_O_3_I1[2]
.sym 7829 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 7832 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 7835 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 7836 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 7837 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 7838 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[1]
.sym 7841 increment_SB_LUT4_O_3_I1[2]
.sym 7842 increment_SB_LUT4_O_5_I1[0]
.sym 7844 increment_SB_LUT4_O_5_I1[1]
.sym 7847 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[1]
.sym 7848 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 7850 increment_SB_LUT4_O_7_I1[0]
.sym 7853 increment_SB_LUT4_O_3_I1[2]
.sym 7854 increment_SB_LUT4_O_3_I1[1]
.sym 7855 increment_SB_LUT4_O_3_I1[0]
.sym 7856 address_reg[7]
.sym 7860 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 7861 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 7862 increment_SB_LUT4_O_7_I1[0]
.sym 7863 address_reg_SB_DFFE_Q_E[2]
.sym 7864 CLK_FAST
.sym 7890 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[0]
.sym 7891 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 7892 address_reg[10]
.sym 7893 address_reg[11]
.sym 7894 address_reg[9]
.sym 7895 address_reg[12]
.sym 7896 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[1]
.sym 7897 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 7904 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 7905 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 7906 increment[7]
.sym 7908 address_reg[13]
.sym 7911 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 7912 increment[3]
.sym 7916 address_reg[7]
.sym 7918 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 7919 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 7921 increment_neg
.sym 7925 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 7932 increment_SB_LUT4_O_7_I0[2]
.sym 7933 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 7934 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 7935 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 7937 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[3]
.sym 7938 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 7940 increment_SB_LUT4_O_7_I0[2]
.sym 7941 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 7943 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[4]
.sym 7944 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 7945 increment_SB_LUT4_O_7_I1[0]
.sym 7946 increment_SB_LUT4_O_7_I1[1]
.sym 7951 increment_SB_LUT4_O_7_I0[1]
.sym 7965 increment_SB_LUT4_O_7_I0[2]
.sym 7966 increment_SB_LUT4_O_7_I0[1]
.sym 7967 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 7970 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 7971 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 7972 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 7973 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 7976 increment_SB_LUT4_O_7_I1[1]
.sym 7977 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 7978 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[3]
.sym 7979 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 7982 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 7983 increment_SB_LUT4_O_7_I0[1]
.sym 7984 increment_SB_LUT4_O_7_I1[0]
.sym 7985 increment_SB_LUT4_O_7_I0[2]
.sym 7989 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[4]
.sym 7990 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 7994 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[4]
.sym 7996 increment_SB_LUT4_O_7_I0[2]
.sym 7997 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8001 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 8003 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 8006 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 8007 increment_SB_LUT4_O_7_I0[1]
.sym 8008 increment_SB_LUT4_O_7_I0[2]
.sym 8037 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 8038 address_reg_SB_DFFE_Q_E[2]
.sym 8039 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[2]
.sym 8040 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[1]
.sym 8041 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[4]
.sym 8042 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[4]
.sym 8043 increment_SB_LUT4_O_7_I1[2]
.sym 8044 address_reg[7]
.sym 8049 command_data[5]
.sym 8051 command_data[3]
.sym 8055 command_data[1]
.sym 8057 address_reg[0]
.sym 8058 command_data[4]
.sym 8059 command_data[6]
.sym 8060 address_reg[10]
.sym 8064 increment[2]
.sym 8068 address_reg[7]
.sym 8083 $PACKER_VCC_NET
.sym 8087 increment_SB_LUT4_O_7_I0[2]
.sym 8095 increment_reg[3]
.sym 8096 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8097 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[1]
.sym 8098 increment_reg[2]
.sym 8099 increment_reg[1]
.sym 8103 increment_reg[3]
.sym 8104 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8105 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[1]
.sym 8106 increment_reg[2]
.sym 8107 increment_reg[1]
.sym 8110 $nextpnr_ICESTORM_LC_23$O
.sym 8112 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[1]
.sym 8116 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[2]
.sym 8118 increment_reg[1]
.sym 8119 $PACKER_VCC_NET
.sym 8120 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[1]
.sym 8122 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[3]
.sym 8124 $PACKER_VCC_NET
.sym 8125 increment_reg[2]
.sym 8126 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[2]
.sym 8128 $nextpnr_ICESTORM_LC_24$I3
.sym 8130 increment_reg[3]
.sym 8131 $PACKER_VCC_NET
.sym 8132 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[3]
.sym 8134 $nextpnr_ICESTORM_LC_24$COUT
.sym 8136 $PACKER_VCC_NET
.sym 8138 $nextpnr_ICESTORM_LC_24$I3
.sym 8142 increment_SB_LUT4_O_7_I0[2]
.sym 8143 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8144 $nextpnr_ICESTORM_LC_24$COUT
.sym 8147 increment_reg[2]
.sym 8148 increment_reg[3]
.sym 8149 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8150 increment_reg[1]
.sym 8153 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8154 increment_reg[3]
.sym 8155 increment_reg[2]
.sym 8156 increment_reg[1]
.sym 8184 increment_neg_SB_DFFE_Q_E
.sym 8185 increment_reg[3]
.sym 8186 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8187 increment_neg
.sym 8188 increment_reg[2]
.sym 8189 increment_reg[1]
.sym 8190 save_data_SB_DFFESR_Q_R[2]
.sym 8191 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8198 save_state_SB_DFFE_Q_E
.sym 8199 increment[2]
.sym 8201 address_reg[7]
.sym 8207 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 8211 command_data[7]
.sym 8215 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8217 command_data[4]
.sym 8218 address_reg[7]
.sym 8243 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8246 increment_reg[1]
.sym 8250 increment_reg[3]
.sym 8251 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8253 increment_reg[2]
.sym 8254 increment_reg[1]
.sym 8258 increment_reg[1]
.sym 8259 increment_reg[2]
.sym 8260 increment_reg[3]
.sym 8264 increment_reg[2]
.sym 8265 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8267 increment_reg[3]
.sym 8270 increment_reg[3]
.sym 8271 increment_reg[2]
.sym 8272 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8273 increment_reg[1]
.sym 8282 increment_reg[1]
.sym 8283 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8284 increment_reg[3]
.sym 8285 increment_reg[2]
.sym 8288 increment_reg[1]
.sym 8289 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 8290 increment_reg[2]
.sym 8291 increment_reg[3]
.sym 8344 save_data_SB_DFFESR_Q_R[2]
.sym 8348 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8349 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 8350 command_buf_r_ptr[4]
.sym 8478 save_state_SB_DFFESR_Q_R[0]
.sym 8479 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[0]
.sym 8480 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[3]
.sym 8481 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[2]
.sym 8482 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[7]
.sym 8483 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[5]
.sym 8484 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[6]
.sym 8485 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[4]
.sym 8503 command_buf_r_ptr[4]
.sym 8505 command_buf_r_ptr[5]
.sym 8507 command_buf_r_ptr[6]
.sym 8511 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[1]
.sym 8626 cnt2[1]
.sym 8627 cnt2[2]
.sym 8628 cnt2[3]
.sym 8629 cnt2[4]
.sym 8630 cnt2[5]
.sym 8631 cnt2[6]
.sym 8632 cnt2[7]
.sym 8654 cnt1[2]
.sym 8655 cnt1_SB_LUT4_O_I2[0]
.sym 8656 cnt1[3]
.sym 8658 cnt1[4]
.sym 8660 cnt1[5]
.sym 8666 did_write[0]
.sym 8668 did_write_SB_DFFNESR_Q_E
.sym 8670 EN_SB_LUT4_I2_O[1]
.sym 8678 did_write[4]
.sym 8679 did_write[1]
.sym 8692 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 8693 did_write[3]
.sym 8698 $nextpnr_ICESTORM_LC_6$O
.sym 8701 did_write[0]
.sym 8704 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 8706 did_write[1]
.sym 8710 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 8712 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 8714 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 8716 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 8718 did_write[3]
.sym 8720 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 8724 did_write[4]
.sym 8726 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 8730 did_write[0]
.sym 8732 did_write[1]
.sym 8745 did_write_SB_DFFNESR_Q_E
.sym 8746 CLK_CPU$SB_IO_IN_$glb_clk
.sym 8747 EN_SB_LUT4_I2_O[1]
.sym 8772 cnt2_SB_LUT4_O_6_I2[2]
.sym 8774 cnt2_SB_LUT4_O_6_I2[6]
.sym 8775 cnt2_SB_LUT4_O_6_I2[5]
.sym 8776 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[1]
.sym 8777 cnt2_SB_LUT4_O_6_I2[4]
.sym 8778 cnt2_SB_LUT4_O_6_I2[3]
.sym 8779 cnt2_SB_LUT4_O_6_I2[1]
.sym 8786 did_write_SB_DFFNESR_Q_E
.sym 8791 command_buf_r_ptr[2]
.sym 8793 command_buf_r_ptr[3]
.sym 8796 cnt1[6]
.sym 8798 cnt1[7]
.sym 8813 did_write[0]
.sym 8815 did_write_SB_DFFNESR_Q_E
.sym 8816 did_write[3]
.sym 8817 EN_SB_LUT4_I2_O[1]
.sym 8818 EN_SB_LUT4_I2_O[0]
.sym 8822 EN_SB_LUT4_I2_O[1]
.sym 8823 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 8825 did_write[4]
.sym 8826 did_write[1]
.sym 8830 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 8849 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 8853 did_write[0]
.sym 8858 did_write[0]
.sym 8859 did_write[3]
.sym 8860 did_write[1]
.sym 8861 did_write[4]
.sym 8864 did_write[4]
.sym 8872 EN_SB_LUT4_I2_O[1]
.sym 8873 EN_SB_LUT4_I2_O[0]
.sym 8876 did_write[3]
.sym 8883 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 8891 did_write[1]
.sym 8892 did_write_SB_DFFNESR_Q_E
.sym 8893 CLK_CPU$SB_IO_IN_$glb_clk
.sym 8894 EN_SB_LUT4_I2_O[1]
.sym 8920 cnt1[1]
.sym 8921 cnt1[2]
.sym 8922 cnt1[3]
.sym 8923 cnt1[4]
.sym 8924 cnt1[5]
.sym 8925 cnt1[6]
.sym 8926 cnt1[7]
.sym 8932 EN_SB_LUT4_I2_O[1]
.sym 8935 did_write_SB_DFFNESR_Q_E
.sym 8937 EN_SB_LUT4_I2_O[1]
.sym 8949 cnt1_SB_LUT4_O_I2[6]
.sym 8965 did_write_SB_DFFNESR_Q_4_D[3]
.sym 8969 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 8970 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 8971 did_write_SB_DFFNESR_Q_4_D[4]
.sym 8972 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 8974 did_write_SB_DFFNESR_Q_4_D[2]
.sym 8975 did_write_SB_DFFNESR_Q_4_D[1]
.sym 8980 $PACKER_VCC_NET
.sym 8992 $nextpnr_ICESTORM_LC_32$O
.sym 8995 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 8998 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 9000 did_write_SB_DFFNESR_Q_4_D[1]
.sym 9004 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 9006 did_write_SB_DFFNESR_Q_4_D[2]
.sym 9007 $PACKER_VCC_NET
.sym 9010 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 9013 did_write_SB_DFFNESR_Q_4_D[3]
.sym 9016 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 9019 did_write_SB_DFFNESR_Q_4_D[4]
.sym 9023 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 9025 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 9026 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 9074 address_reg[6]
.sym 9077 address_reg[6]
.sym 9078 command_buf_w_ptr[4]
.sym 9080 EN_SB_LUT4_I2_O[0]
.sym 9086 command_buf_w_ptr[7]
.sym 9089 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 9224 address_reg[8]
.sym 10838 address_reg[6]
.sym 10985 address_reg[8]
.sym 11043 locked
.sym 11051 locked
.sym 11117 locked
.sym 11251 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 11520 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[1]
.sym 11534 address_reg[5]
.sym 11535 address_reg[6]
.sym 11547 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 11559 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 11561 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 11562 address_reg[13]
.sym 11566 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 11567 increment_neg
.sym 11568 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 11569 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 11570 address_reg[13]
.sym 11571 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 11574 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 11576 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 11577 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 11582 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 11583 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 11599 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 11602 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 11603 increment_neg
.sym 11604 address_reg[13]
.sym 11605 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 11608 increment_neg
.sym 11609 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 11610 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 11611 address_reg[13]
.sym 11615 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 11620 address_reg[13]
.sym 11621 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 11622 increment_neg
.sym 11623 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 11627 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 11632 increment_neg
.sym 11633 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 11634 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 11635 address_reg[13]
.sym 11655 increment_neg
.sym 11656 address_reg[7]
.sym 11663 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 11664 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 11665 address_reg[0]
.sym 11666 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 11669 address_reg_SB_DFFE_Q_5_E
.sym 11670 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 11671 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 11673 address_reg[1]
.sym 11674 address_reg[4]
.sym 11681 address_reg[4]
.sym 11682 increment[2]
.sym 11683 address_reg[0]
.sym 11685 increment[3]
.sym 11686 increment[0]
.sym 11689 increment[4]
.sym 11692 increment[6]
.sym 11695 increment[7]
.sym 11698 address_reg[1]
.sym 11699 address_reg[7]
.sym 11702 address_reg[3]
.sym 11703 increment[1]
.sym 11706 address_reg[2]
.sym 11707 address_reg[5]
.sym 11709 address_reg[6]
.sym 11710 increment[5]
.sym 11712 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11714 address_reg[0]
.sym 11715 increment[0]
.sym 11718 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11720 address_reg[1]
.sym 11721 increment[1]
.sym 11722 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11724 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 11726 address_reg[2]
.sym 11727 increment[2]
.sym 11728 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11730 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 11732 address_reg[3]
.sym 11733 increment[3]
.sym 11734 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 11736 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 11738 address_reg[4]
.sym 11739 increment[4]
.sym 11740 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 11742 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 11744 address_reg[5]
.sym 11745 increment[5]
.sym 11746 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 11748 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 11750 increment[6]
.sym 11751 address_reg[6]
.sym 11752 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 11754 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 11756 increment[7]
.sym 11757 address_reg[7]
.sym 11758 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 11768 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 11769 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 11778 increment[3]
.sym 11783 increment[2]
.sym 11784 address_reg[5]
.sym 11787 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 11788 address_reg[3]
.sym 11789 increment[5]
.sym 11791 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[0]
.sym 11792 address_reg[2]
.sym 11794 address_reg_SB_DFFE_Q_E[2]
.sym 11795 increment[5]
.sym 11797 increment_neg
.sym 11798 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 11804 address_reg[9]
.sym 11805 address_reg[12]
.sym 11806 address_reg[11]
.sym 11807 address_reg[10]
.sym 11812 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 11813 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[10]
.sym 11819 address_reg[13]
.sym 11820 increment_neg
.sym 11821 increment_neg
.sym 11824 address_reg[8]
.sym 11827 address_reg[13]
.sym 11828 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 11829 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 11835 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 11837 address_reg[8]
.sym 11839 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 11841 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[10]
.sym 11844 address_reg[9]
.sym 11845 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 11847 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[11]
.sym 11850 address_reg[10]
.sym 11851 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[10]
.sym 11853 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[12]
.sym 11856 address_reg[11]
.sym 11857 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[11]
.sym 11859 $nextpnr_ICESTORM_LC_11$I3
.sym 11862 address_reg[12]
.sym 11863 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[12]
.sym 11869 $nextpnr_ICESTORM_LC_11$I3
.sym 11872 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 11873 increment_neg
.sym 11874 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 11875 address_reg[13]
.sym 11878 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 11879 increment_neg
.sym 11880 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[10]
.sym 11881 address_reg[13]
.sym 11885 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 11886 address_reg[2]
.sym 11887 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 11888 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 11889 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 11890 address_reg[4]
.sym 11891 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 11892 address_reg[3]
.sym 11895 address_reg[7]
.sym 11897 char_write
.sym 11898 address_reg[9]
.sym 11899 address_reg[12]
.sym 11900 address_reg[11]
.sym 11901 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 11903 address_reg[10]
.sym 11904 address_reg[6]
.sym 11910 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 11911 address_reg[1]
.sym 11912 address_reg[4]
.sym 11915 address_reg[7]
.sym 11916 address_reg[3]
.sym 11917 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 11920 address_reg[2]
.sym 11927 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 11929 increment[1]
.sym 11930 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12]
.sym 11931 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 11932 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 11933 increment_neg
.sym 11934 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 11935 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[1]
.sym 11936 address_reg_SB_DFFE_Q_E[2]
.sym 11937 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11]
.sym 11938 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 11941 increment_neg
.sym 11943 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11944 address_reg_SB_DFFE_Q_5_E
.sym 11945 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[11]
.sym 11946 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[1]
.sym 11947 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 11948 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 11950 command_data[1]
.sym 11951 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[0]
.sym 11954 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[12]
.sym 11955 address_reg[13]
.sym 11960 increment[1]
.sym 11966 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[1]
.sym 11967 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 11971 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11]
.sym 11972 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[11]
.sym 11973 address_reg[13]
.sym 11974 increment_neg
.sym 11977 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 11978 increment_neg
.sym 11979 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 11980 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 11983 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 11984 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 11985 increment_neg
.sym 11986 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11989 command_data[1]
.sym 11990 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[1]
.sym 11991 address_reg_SB_DFFE_Q_E[2]
.sym 11992 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[0]
.sym 11995 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 11996 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 11997 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 11998 increment_neg
.sym 12001 increment_neg
.sym 12002 address_reg[13]
.sym 12003 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[12]
.sym 12004 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12]
.sym 12005 address_reg_SB_DFFE_Q_5_E
.sym 12006 CLK_FAST
.sym 12009 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 12010 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 12011 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 12012 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 12013 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 12014 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 12015 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 12020 address_reg[8]
.sym 12022 address_reg[1]
.sym 12023 address_reg[11]
.sym 12024 address_reg_SB_DFFE_Q_E[2]
.sym 12025 address_reg[3]
.sym 12029 address_reg[2]
.sym 12030 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 12033 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[0]
.sym 12034 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 12035 $PACKER_VCC_NET
.sym 12036 address_reg[10]
.sym 12038 address_reg[11]
.sym 12039 address_reg[1]
.sym 12041 command_data[2]
.sym 12042 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[0]
.sym 12043 command_data[3]
.sym 12049 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 12050 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[7]
.sym 12052 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[6]
.sym 12053 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[6]
.sym 12054 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[3]
.sym 12063 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[3]
.sym 12064 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[5]
.sym 12065 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[2]
.sym 12066 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[2]
.sym 12069 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 12071 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[7]
.sym 12072 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[5]
.sym 12074 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[1]
.sym 12077 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[4]
.sym 12079 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 12080 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[4]
.sym 12081 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[2]
.sym 12083 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 12084 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[1]
.sym 12087 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[3]
.sym 12089 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 12090 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[2]
.sym 12091 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[2]
.sym 12093 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[4]
.sym 12095 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[3]
.sym 12096 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[2]
.sym 12097 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[3]
.sym 12099 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[5]
.sym 12101 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[4]
.sym 12102 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[3]
.sym 12103 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[4]
.sym 12105 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[6]
.sym 12107 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[4]
.sym 12108 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[5]
.sym 12109 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[5]
.sym 12111 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[7]
.sym 12113 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[6]
.sym 12114 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[5]
.sym 12115 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[6]
.sym 12117 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[8]
.sym 12119 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[6]
.sym 12120 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[7]
.sym 12121 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[7]
.sym 12123 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[9]
.sym 12125 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 12126 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[7]
.sym 12127 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[8]
.sym 12131 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 12132 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 12133 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 12134 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 12135 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 12136 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 12137 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 12138 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 12143 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12153 address_reg[6]
.sym 12155 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 12157 address_reg[0]
.sym 12158 address_reg[5]
.sym 12160 address_reg_SB_DFFE_Q_5_E
.sym 12162 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 12163 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[4]
.sym 12164 address_reg[10]
.sym 12165 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 12166 address_reg[11]
.sym 12167 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[9]
.sym 12174 address_reg[13]
.sym 12176 address_reg[9]
.sym 12179 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 12181 address_reg[10]
.sym 12182 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 12183 address_reg[11]
.sym 12184 increment[3]
.sym 12185 address_reg[12]
.sym 12186 address_reg[3]
.sym 12187 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 12188 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 12189 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 12190 address_reg[8]
.sym 12191 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 12192 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12196 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 12198 increment_neg
.sym 12201 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 12204 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[10]
.sym 12206 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 12207 address_reg[8]
.sym 12208 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[9]
.sym 12210 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[11]
.sym 12212 address_reg[9]
.sym 12213 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 12214 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[10]
.sym 12216 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[12]
.sym 12218 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 12219 address_reg[10]
.sym 12220 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[11]
.sym 12222 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[13]
.sym 12224 address_reg[11]
.sym 12225 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 12226 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[12]
.sym 12229 address_reg[12]
.sym 12231 address_reg[13]
.sym 12232 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[13]
.sym 12235 increment[3]
.sym 12237 address_reg[3]
.sym 12241 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12242 increment_neg
.sym 12243 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 12244 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 12247 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 12248 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 12249 increment_neg
.sym 12250 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 12254 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[1]
.sym 12255 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[1]
.sym 12256 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[1]
.sym 12257 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 12258 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[1]
.sym 12259 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[1]
.sym 12260 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_I0[0]
.sym 12261 address_reg[0]
.sym 12271 address_reg[5]
.sym 12276 address_reg[8]
.sym 12277 address_reg[5]
.sym 12278 address_reg[9]
.sym 12280 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 12281 address_reg[7]
.sym 12284 increment_neg
.sym 12285 address_reg_SB_DFFE_Q_E[2]
.sym 12288 address_reg[3]
.sym 12289 address_reg[2]
.sym 12296 address_reg_SB_DFFE_Q_E[2]
.sym 12297 command_data[7]
.sym 12298 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[0]
.sym 12299 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[0]
.sym 12300 command_data[5]
.sym 12301 increment_SB_LUT4_O_7_I1[0]
.sym 12303 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[0]
.sym 12304 address_reg_SB_DFFE_Q_E[2]
.sym 12305 command_data[4]
.sym 12306 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12307 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 12308 command_data[6]
.sym 12309 increment_SB_LUT4_O_7_I1[2]
.sym 12310 increment_SB_LUT4_O_7_I1[1]
.sym 12311 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[1]
.sym 12312 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 12313 address_reg[13]
.sym 12314 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[0]
.sym 12315 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 12316 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 12317 increment_neg
.sym 12320 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[1]
.sym 12321 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 12323 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[1]
.sym 12324 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[1]
.sym 12325 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 12326 address_reg[0]
.sym 12328 address_reg[13]
.sym 12329 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 12330 increment_neg
.sym 12331 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 12335 increment_SB_LUT4_O_7_I1[1]
.sym 12336 increment_SB_LUT4_O_7_I1[2]
.sym 12337 increment_SB_LUT4_O_7_I1[0]
.sym 12340 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[1]
.sym 12341 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[0]
.sym 12342 address_reg_SB_DFFE_Q_E[2]
.sym 12343 command_data[5]
.sym 12346 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[0]
.sym 12347 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[1]
.sym 12348 address_reg_SB_DFFE_Q_E[2]
.sym 12349 command_data[6]
.sym 12352 address_reg_SB_DFFE_Q_E[2]
.sym 12353 command_data[4]
.sym 12354 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[0]
.sym 12355 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[1]
.sym 12358 address_reg_SB_DFFE_Q_E[2]
.sym 12359 command_data[7]
.sym 12360 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[0]
.sym 12361 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[1]
.sym 12364 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 12365 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 12366 increment_neg
.sym 12367 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 12371 address_reg[0]
.sym 12372 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 12374 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12375 CLK_FAST
.sym 12377 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[0]
.sym 12378 save_state_SB_DFFE_Q_E
.sym 12379 address_reg_SB_DFFE_Q_5_E
.sym 12380 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 12381 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[2]
.sym 12382 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 12383 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 12384 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 12389 address_reg[6]
.sym 12391 address_reg[12]
.sym 12392 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12393 command_data[7]
.sym 12394 address_reg[0]
.sym 12395 address_reg[10]
.sym 12396 command_data[1]
.sym 12397 address_reg[11]
.sym 12398 fb0.0.15.0_WCLKE
.sym 12399 address_reg[9]
.sym 12401 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 12402 address_reg[10]
.sym 12404 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12405 address_reg[4]
.sym 12406 address_reg[9]
.sym 12407 address_reg[7]
.sym 12408 address_reg[12]
.sym 12409 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 12411 address_reg[0]
.sym 12418 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[0]
.sym 12420 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12421 address_reg[11]
.sym 12423 address_reg[4]
.sym 12427 increment_reg[3]
.sym 12428 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 12430 increment_reg[2]
.sym 12431 increment_reg[1]
.sym 12432 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[1]
.sym 12437 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 12439 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 12442 command_data[2]
.sym 12443 address_reg_SB_DFFE_Q_E[2]
.sym 12444 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 12445 increment[2]
.sym 12449 address_reg[2]
.sym 12452 address_reg[11]
.sym 12457 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 12459 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 12463 address_reg[2]
.sym 12465 increment[2]
.sym 12469 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 12476 address_reg[4]
.sym 12478 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 12481 address_reg[4]
.sym 12483 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 12487 increment_reg[3]
.sym 12488 increment_reg[2]
.sym 12489 increment_reg[1]
.sym 12490 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 12493 command_data[2]
.sym 12494 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[0]
.sym 12495 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[1]
.sym 12496 address_reg_SB_DFFE_Q_E[2]
.sym 12497 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12498 CLK_FAST
.sym 12500 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 12501 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[0]
.sym 12502 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12503 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 12505 save_state_SB_DFFESR_Q_R[1]
.sym 12506 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 12507 save_data_SB_DFFESR_Q_R[3]
.sym 12518 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[2]
.sym 12520 address_reg[8]
.sym 12525 command_data[2]
.sym 12527 command_data[3]
.sym 12528 command_data[2]
.sym 12531 command_data[0]
.sym 12532 increment_neg_SB_DFFE_Q_E
.sym 12533 command_data[5]
.sym 12543 increment_neg_SB_DFFE_Q_E
.sym 12544 command_data[5]
.sym 12546 command_reg[1]
.sym 12549 command_data[2]
.sym 12551 command_data[3]
.sym 12554 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 12557 command_data[4]
.sym 12559 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12560 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 12567 command_data[7]
.sym 12571 save_data_SB_DFFESR_Q_R[2]
.sym 12575 save_data_SB_DFFESR_Q_R[2]
.sym 12576 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12577 command_reg[1]
.sym 12580 command_data[5]
.sym 12587 command_data[2]
.sym 12592 command_data[7]
.sym 12600 command_data[4]
.sym 12606 command_data[3]
.sym 12612 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 12613 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 12616 command_reg[1]
.sym 12617 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 12618 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 12619 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12620 increment_neg_SB_DFFE_Q_E
.sym 12621 CLK_FAST
.sym 12624 cnt1_SB_LUT4_O_I2[0]
.sym 12625 command_buf_r_ptr[1]
.sym 12628 command_buf_r_ptr[0]
.sym 12635 command_buf_r_ptr[4]
.sym 12638 command_reg[0]
.sym 12639 command_buf_r_ptr[5]
.sym 12641 command_buf_r_ptr[6]
.sym 12642 command_reg[1]
.sym 12643 command_buf_r_ptr[7]
.sym 12650 command_buf_r_ptr[0]
.sym 12654 command_buf_w_ptr[7]
.sym 12666 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[3]
.sym 12668 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[7]
.sym 12669 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[5]
.sym 12670 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[6]
.sym 12671 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[4]
.sym 12673 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[0]
.sym 12675 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[2]
.sym 12685 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[1]
.sym 12696 $nextpnr_ICESTORM_LC_7$O
.sym 12699 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[0]
.sym 12702 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[1]
.sym 12705 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[1]
.sym 12708 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[2]
.sym 12711 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[2]
.sym 12714 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[3]
.sym 12716 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[3]
.sym 12720 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[4]
.sym 12722 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[4]
.sym 12726 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[5]
.sym 12729 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[5]
.sym 12732 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[6]
.sym 12735 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[6]
.sym 12738 $nextpnr_ICESTORM_LC_8$I3
.sym 12740 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[7]
.sym 12760 command_buf_r_ptr[9]
.sym 12767 cnt1_SB_LUT4_O_I2[0]
.sym 12768 command_buf_r_ptr[8]
.sym 12770 command_buf_r_ptr[1]
.sym 12771 cnt1_SB_LUT4_O_I2[2]
.sym 12772 command_buf_r_ptr[7]
.sym 12773 command_buf_w_ptr[0]
.sym 12774 command_buf_r_ptr[3]
.sym 12775 cnt1_SB_LUT4_O_I2[5]
.sym 12777 command_buf_w_ptr[1]
.sym 12778 command_buf_r_ptr[2]
.sym 12782 $nextpnr_ICESTORM_LC_8$I3
.sym 12788 cnt1[6]
.sym 12790 cnt2[3]
.sym 12791 cnt2[4]
.sym 12792 command_buf_r_ptr[0]
.sym 12794 cnt2[7]
.sym 12795 cnt1[7]
.sym 12797 cnt2[2]
.sym 12800 cnt2[5]
.sym 12801 cnt2[6]
.sym 12805 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 12808 cnt1[4]
.sym 12810 cnt1[5]
.sym 12812 cnt1[2]
.sym 12814 cnt1[3]
.sym 12815 cnt2_SB_LUT4_O_6_I2[0]
.sym 12818 cnt1[0]
.sym 12823 $nextpnr_ICESTORM_LC_8$I3
.sym 12826 command_buf_r_ptr[0]
.sym 12827 cnt1[0]
.sym 12828 cnt2_SB_LUT4_O_6_I2[0]
.sym 12829 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 12832 cnt1[3]
.sym 12833 cnt2[3]
.sym 12834 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 12838 cnt2[2]
.sym 12839 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 12841 cnt1[2]
.sym 12844 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 12845 cnt2[7]
.sym 12847 cnt1[7]
.sym 12851 cnt2[5]
.sym 12852 cnt1[5]
.sym 12853 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 12857 cnt1[6]
.sym 12858 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 12859 cnt2[6]
.sym 12862 cnt1[4]
.sym 12863 cnt2[4]
.sym 12865 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 12871 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 12872 cnt1_SB_LUT4_O_I2[1]
.sym 12873 cnt2_SB_LUT4_O_6_I2[0]
.sym 12874 cnt1_SB_LUT4_O_I2[4]
.sym 12875 cnt1_SB_LUT4_O_I2[6]
.sym 12876 cnt1[0]
.sym 12878 command_data[0]
.sym 12881 save_state_SB_DFFESR_Q_R[0]
.sym 12882 cnt1[6]
.sym 12886 command_data[4]
.sym 12888 address_reg[7]
.sym 12891 cnt1[7]
.sym 12892 command_data[7]
.sym 12893 cnt1_SB_LUT4_O_I2[3]
.sym 12894 address_reg[9]
.sym 12895 cnt1_SB_LUT4_O_I2[7]
.sym 12896 cnt1_SB_LUT4_O_I2[4]
.sym 12898 command_buf_w_ptr[2]
.sym 12899 address_reg[0]
.sym 12900 command_buf_w_ptr[3]
.sym 12902 command_buf_w_ptr[4]
.sym 12903 command_buf_w_ptr[1]
.sym 12904 command_buf_w_ptr[5]
.sym 12910 command_buf_r_ptr[2]
.sym 12911 command_buf_r_ptr[6]
.sym 12912 cnt2_SB_LUT4_O_6_I2[6]
.sym 12913 cnt2_SB_LUT4_O_6_I2[5]
.sym 12915 command_buf_r_ptr[4]
.sym 12916 cnt2_SB_LUT4_O_6_I2[3]
.sym 12917 cnt2_SB_LUT4_O_6_I2[1]
.sym 12918 cnt2_SB_LUT4_O_6_I2[2]
.sym 12920 command_buf_r_ptr[3]
.sym 12923 cnt2_SB_LUT4_O_6_I2[4]
.sym 12924 command_buf_w_ptr[7]
.sym 12925 command_buf_r_ptr[5]
.sym 12926 command_buf_r_ptr[0]
.sym 12930 command_buf_r_ptr[1]
.sym 12932 command_buf_r_ptr[7]
.sym 12938 cnt2_SB_LUT4_O_6_I2[0]
.sym 12942 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[1]
.sym 12944 cnt2_SB_LUT4_O_6_I2[0]
.sym 12945 command_buf_r_ptr[0]
.sym 12948 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[2]
.sym 12950 command_buf_r_ptr[1]
.sym 12951 cnt2_SB_LUT4_O_6_I2[1]
.sym 12952 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[1]
.sym 12954 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[3]
.sym 12956 cnt2_SB_LUT4_O_6_I2[2]
.sym 12957 command_buf_r_ptr[2]
.sym 12958 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[2]
.sym 12960 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[4]
.sym 12962 cnt2_SB_LUT4_O_6_I2[3]
.sym 12963 command_buf_r_ptr[3]
.sym 12964 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[3]
.sym 12966 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[5]
.sym 12968 command_buf_r_ptr[4]
.sym 12969 cnt2_SB_LUT4_O_6_I2[4]
.sym 12970 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[4]
.sym 12972 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[6]
.sym 12974 command_buf_r_ptr[5]
.sym 12975 cnt2_SB_LUT4_O_6_I2[5]
.sym 12976 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[5]
.sym 12978 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[7]
.sym 12980 command_buf_r_ptr[6]
.sym 12981 cnt2_SB_LUT4_O_6_I2[6]
.sym 12982 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[6]
.sym 12986 command_buf_r_ptr[7]
.sym 12987 command_buf_w_ptr[7]
.sym 12988 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[7]
.sym 12992 cnt1_SB_LUT4_O_I2[2]
.sym 12993 command_buf_w_ptr[0]
.sym 12994 cnt1_SB_LUT4_O_I2[5]
.sym 12995 command_buf_w_ptr[1]
.sym 12998 cnt1_SB_LUT4_O_I2[3]
.sym 12999 cnt1_SB_LUT4_O_I2[7]
.sym 13005 cnt1_SB_LUT4_O_I2[6]
.sym 13016 command_buf_w_ptr[6]
.sym 13017 command_buf_w_ptr[8]
.sym 13018 cnt1_SB_LUT4_O_I2[1]
.sym 13019 command_buf_w_ptr[9]
.sym 13034 cnt2[1]
.sym 13042 cnt1[1]
.sym 13043 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 13052 command_buf_w_ptr[1]
.sym 13053 command_buf_w_ptr[4]
.sym 13054 command_buf_w_ptr[5]
.sym 13055 command_buf_w_ptr[6]
.sym 13059 command_buf_w_ptr[2]
.sym 13060 command_buf_w_ptr[3]
.sym 13069 command_buf_w_ptr[2]
.sym 13080 command_buf_w_ptr[6]
.sym 13084 command_buf_w_ptr[5]
.sym 13091 cnt2[1]
.sym 13092 cnt1[1]
.sym 13093 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 13097 command_buf_w_ptr[4]
.sym 13104 command_buf_w_ptr[3]
.sym 13108 command_buf_w_ptr[1]
.sym 13117 command_buf_w_ptr[2]
.sym 13118 command_buf_w_ptr[3]
.sym 13119 command_buf_w_ptr[4]
.sym 13120 command_buf_w_ptr[5]
.sym 13121 command_buf_w_ptr[6]
.sym 13122 command_buf_w_ptr[7]
.sym 13136 command_buf_w_ptr[0]
.sym 13141 command_buf_w_ptr[1]
.sym 13143 command_buf_w_ptr[8]
.sym 13146 command_buf_w_ptr[7]
.sym 13156 cnt1_SB_LUT4_O_I2[2]
.sym 13158 cnt1_SB_LUT4_O_I2[5]
.sym 13159 command_buf_w_ptr[1]
.sym 13163 cnt1_SB_LUT4_O_I2[0]
.sym 13165 command_buf_w_ptr[0]
.sym 13166 cnt1_SB_LUT4_O_I2[4]
.sym 13170 cnt1_SB_LUT4_O_I2[3]
.sym 13171 cnt1_SB_LUT4_O_I2[7]
.sym 13176 command_buf_w_ptr[4]
.sym 13177 command_buf_w_ptr[5]
.sym 13178 cnt1_SB_LUT4_O_I2[1]
.sym 13179 command_buf_w_ptr[7]
.sym 13182 command_buf_w_ptr[2]
.sym 13183 command_buf_w_ptr[3]
.sym 13186 command_buf_w_ptr[6]
.sym 13187 cnt1_SB_LUT4_O_I2[6]
.sym 13188 cnt1_SB_LUT4_O_I3[1]
.sym 13190 cnt1_SB_LUT4_O_I2[0]
.sym 13191 command_buf_w_ptr[0]
.sym 13194 cnt1_SB_LUT4_O_I3[2]
.sym 13196 cnt1_SB_LUT4_O_I2[1]
.sym 13197 command_buf_w_ptr[1]
.sym 13198 cnt1_SB_LUT4_O_I3[1]
.sym 13200 cnt1_SB_LUT4_O_I3[3]
.sym 13202 command_buf_w_ptr[2]
.sym 13203 cnt1_SB_LUT4_O_I2[2]
.sym 13204 cnt1_SB_LUT4_O_I3[2]
.sym 13206 cnt1_SB_LUT4_O_I3[4]
.sym 13208 command_buf_w_ptr[3]
.sym 13209 cnt1_SB_LUT4_O_I2[3]
.sym 13210 cnt1_SB_LUT4_O_I3[3]
.sym 13212 cnt1_SB_LUT4_O_I3[5]
.sym 13214 cnt1_SB_LUT4_O_I2[4]
.sym 13215 command_buf_w_ptr[4]
.sym 13216 cnt1_SB_LUT4_O_I3[4]
.sym 13218 cnt1_SB_LUT4_O_I3[6]
.sym 13220 cnt1_SB_LUT4_O_I2[5]
.sym 13221 command_buf_w_ptr[5]
.sym 13222 cnt1_SB_LUT4_O_I3[5]
.sym 13224 cnt1_SB_LUT4_O_I3[7]
.sym 13226 command_buf_w_ptr[6]
.sym 13227 cnt1_SB_LUT4_O_I2[6]
.sym 13228 cnt1_SB_LUT4_O_I3[6]
.sym 13231 command_buf_w_ptr[7]
.sym 13232 cnt1_SB_LUT4_O_I2[7]
.sym 13234 cnt1_SB_LUT4_O_I3[7]
.sym 13238 command_buf_w_ptr[8]
.sym 13239 command_buf_w_ptr[9]
.sym 13251 command_buf_w_ptr[6]
.sym 13255 command_buf_w_ptr[7]
.sym 13261 command_buffer.0.0.0_WCLKE[0]
.sym 13371 address_reg[7]
.sym 13382 command_buf_w_ptr[9]
.sym 13394 address_reg[9]
.sym 14846 address_reg[7]
.sym 15081 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 15082 address_reg[4]
.sym 15198 address_reg[3]
.sym 15362 address_reg[1]
.sym 15376 char_write
.sym 15379 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 15410 address_reg[1]
.sym 15447 address_reg[1]
.sym 15472 cursor_counter[0]
.sym 15473 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[0]
.sym 15474 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 15475 HSYNC_SB_LUT4_O_I0[0]
.sym 15495 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 15496 address_reg[2]
.sym 15497 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 15498 increment[1]
.sym 15499 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15500 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 15504 address_reg[4]
.sym 15505 address_reg[0]
.sym 15511 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 15513 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 15515 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[1]
.sym 15516 increment[1]
.sym 15518 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 15521 increment[2]
.sym 15523 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15526 increment[3]
.sym 15528 increment[4]
.sym 15531 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 15533 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 15534 increment[5]
.sym 15538 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[0]
.sym 15539 increment[6]
.sym 15541 increment[0]
.sym 15542 increment[7]
.sym 15543 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 15545 increment[0]
.sym 15546 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[0]
.sym 15549 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 15551 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[1]
.sym 15552 increment[1]
.sym 15555 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 15557 increment[2]
.sym 15558 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 15561 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 15563 increment[3]
.sym 15564 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15567 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 15569 increment[4]
.sym 15570 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 15573 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 15575 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 15576 increment[5]
.sym 15579 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 15581 increment[6]
.sym 15582 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 15585 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 15587 increment[7]
.sym 15588 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 15594 cursor_counter[1]
.sym 15595 cursor_counter[2]
.sym 15596 cursor_counter[3]
.sym 15597 cursor_counter[4]
.sym 15598 cursor_counter[5]
.sym 15599 cursor_counter[6]
.sym 15600 cursor_counter[7]
.sym 15603 address_reg[0]
.sym 15605 address_reg[7]
.sym 15610 address_reg[1]
.sym 15616 $PACKER_VCC_NET
.sym 15619 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 15621 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 15624 address_reg[2]
.sym 15627 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 15629 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 15637 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 15638 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 15641 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 15648 address_reg[0]
.sym 15649 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 15650 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 15651 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 15652 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 15653 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 15655 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 15656 address_reg[6]
.sym 15664 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 15665 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 15666 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 15668 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 15672 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[9]
.sym 15674 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 15678 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[10]
.sym 15680 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 15684 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[11]
.sym 15687 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 15690 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[12]
.sym 15692 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 15696 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 15698 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 15703 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 15704 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 15705 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 15706 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 15709 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 15710 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 15711 address_reg[0]
.sym 15712 address_reg[6]
.sym 15716 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 15717 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 15718 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 15719 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 15721 cursor_stopped
.sym 15722 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 15723 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 15727 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 15732 $PACKER_VCC_NET
.sym 15733 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 15735 address_reg[10]
.sym 15737 address_reg[11]
.sym 15742 address_reg[4]
.sym 15744 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 15746 address_reg[3]
.sym 15751 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 15757 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 15759 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 15760 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 15761 address_reg_SB_DFFE_Q_E[2]
.sym 15762 increment[5]
.sym 15763 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 15764 address_reg_SB_DFFE_Q_E[2]
.sym 15765 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 15767 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 15769 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 15771 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 15772 increment_neg
.sym 15774 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 15775 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 15776 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 15778 command_data[2]
.sym 15780 command_data[3]
.sym 15782 command_data[4]
.sym 15783 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 15784 address_reg_SB_DFFE_Q_5_E
.sym 15787 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 15788 address_reg[7]
.sym 15790 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 15791 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 15792 increment_neg
.sym 15793 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 15796 command_data[2]
.sym 15797 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 15798 address_reg_SB_DFFE_Q_E[2]
.sym 15799 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 15802 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 15803 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 15804 increment_neg
.sym 15805 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 15811 address_reg[7]
.sym 15815 increment[5]
.sym 15820 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 15821 command_data[4]
.sym 15822 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 15823 address_reg_SB_DFFE_Q_E[2]
.sym 15826 increment_neg
.sym 15827 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 15828 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 15829 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 15832 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 15833 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 15834 command_data[3]
.sym 15835 address_reg_SB_DFFE_Q_E[2]
.sym 15836 address_reg_SB_DFFE_Q_5_E
.sym 15837 CLK_FAST
.sym 15853 address_reg[4]
.sym 15855 address_reg[2]
.sym 15857 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 15858 address_reg[5]
.sym 15864 address_reg[9]
.sym 15865 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 15868 command_data[4]
.sym 15870 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 15871 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 15872 address_reg[12]
.sym 15874 address_reg[3]
.sym 15882 address_reg[7]
.sym 15885 address_reg[4]
.sym 15887 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 15889 address_reg[2]
.sym 15891 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 15892 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 15893 address_reg[6]
.sym 15894 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 15895 address_reg[3]
.sym 15896 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[1]
.sym 15901 address_reg[1]
.sym 15904 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 15907 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 15908 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[2]
.sym 15910 address_reg[0]
.sym 15911 address_reg[5]
.sym 15912 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 15914 address_reg[0]
.sym 15915 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 15918 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15920 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[1]
.sym 15921 address_reg[1]
.sym 15922 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 15924 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 15926 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[2]
.sym 15927 address_reg[2]
.sym 15928 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15930 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 15932 address_reg[3]
.sym 15933 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 15934 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 15936 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 15938 address_reg[4]
.sym 15939 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 15940 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 15942 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 15944 address_reg[5]
.sym 15945 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 15946 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 15948 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 15950 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 15951 address_reg[6]
.sym 15952 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 15954 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 15956 address_reg[7]
.sym 15957 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 15958 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 15966 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 15967 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 15968 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 15969 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 15978 address_reg[7]
.sym 15988 save_state_SB_DFFE_Q_E
.sym 15989 address_reg[0]
.sym 15991 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 15993 address_reg[2]
.sym 15994 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[2]
.sym 15995 save_data_SB_DFFESR_Q_E
.sym 15998 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 16010 $PACKER_VCC_NET
.sym 16016 address_reg[8]
.sym 16018 $PACKER_VCC_NET
.sym 16021 increment[7]
.sym 16023 address_reg[9]
.sym 16027 increment[3]
.sym 16029 address_reg[10]
.sym 16030 address_reg[11]
.sym 16031 address_reg[13]
.sym 16032 address_reg[12]
.sym 16035 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 16037 $PACKER_VCC_NET
.sym 16038 address_reg[8]
.sym 16039 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 16041 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 16043 address_reg[9]
.sym 16044 $PACKER_VCC_NET
.sym 16045 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 16047 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 16049 address_reg[10]
.sym 16050 $PACKER_VCC_NET
.sym 16051 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 16053 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 16055 address_reg[11]
.sym 16056 $PACKER_VCC_NET
.sym 16057 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 16059 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 16061 $PACKER_VCC_NET
.sym 16062 address_reg[12]
.sym 16063 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 16066 address_reg[13]
.sym 16068 $PACKER_VCC_NET
.sym 16069 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 16073 increment[3]
.sym 16079 increment[7]
.sym 16085 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16086 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[0]
.sym 16087 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_I3[0]
.sym 16088 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 16089 bgcolor_SB_DFFE_Q_E
.sym 16090 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16091 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 16092 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[2]
.sym 16097 address_reg[7]
.sym 16101 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 16102 address_reg[1]
.sym 16103 address_reg[2]
.sym 16104 address_reg[10]
.sym 16105 address_reg[12]
.sym 16106 address_reg[7]
.sym 16112 address_reg[2]
.sym 16115 address_reg[0]
.sym 16116 DE
.sym 16127 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 16128 address_reg_SB_DFFE_Q_5_E
.sym 16129 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 16130 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 16135 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 16136 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 16137 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 16138 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 16139 $PACKER_VCC_NET
.sym 16140 command_data[0]
.sym 16141 address_reg[0]
.sym 16143 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 16144 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[1]
.sym 16145 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 16148 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_I0[0]
.sym 16149 increment_neg
.sym 16150 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 16151 address_reg_SB_DFFE_Q_E[2]
.sym 16152 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 16153 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 16154 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 16157 increment_neg
.sym 16159 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 16160 increment_neg
.sym 16161 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 16162 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 16165 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 16166 increment_neg
.sym 16167 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 16168 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 16171 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 16172 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 16173 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_I0[0]
.sym 16174 increment_neg
.sym 16178 $PACKER_VCC_NET
.sym 16179 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 16180 address_reg[0]
.sym 16183 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 16184 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 16185 increment_neg
.sym 16186 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 16189 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 16190 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 16191 increment_neg
.sym 16192 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 16196 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 16197 address_reg[0]
.sym 16201 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 16202 address_reg_SB_DFFE_Q_E[2]
.sym 16203 command_data[0]
.sym 16204 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[1]
.sym 16205 address_reg_SB_DFFE_Q_5_E
.sym 16206 CLK_FAST
.sym 16209 save_data[1]
.sym 16210 save_data[2]
.sym 16211 save_data[3]
.sym 16212 save_data_SB_DFFESR_Q_E
.sym 16213 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 16214 save_data_SB_DFFESR_Q_R[1]
.sym 16215 save_data[0]
.sym 16220 address_reg[1]
.sym 16221 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 16227 $PACKER_VCC_NET
.sym 16228 command_data[0]
.sym 16234 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 16235 address_reg[13]
.sym 16239 address_reg[4]
.sym 16240 address_reg[13]
.sym 16242 command_buf_r_ptr[3]
.sym 16243 address_reg[0]
.sym 16250 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[2]
.sym 16251 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 16252 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 16254 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 16255 address_reg[3]
.sym 16256 save_data_SB_DFFESR_Q_R[3]
.sym 16258 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[0]
.sym 16259 address_reg[5]
.sym 16260 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 16262 save_state_SB_DFFESR_Q_R[1]
.sym 16263 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 16264 address_reg[7]
.sym 16266 address_reg[13]
.sym 16267 save_state_SB_DFFE_Q_E
.sym 16268 increment[2]
.sym 16270 address_reg[12]
.sym 16271 save_data_SB_DFFESR_Q_R[1]
.sym 16272 address_reg[2]
.sym 16274 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 16275 address_reg[4]
.sym 16276 DE
.sym 16278 address_reg[4]
.sym 16279 save_data_SB_DFFESR_Q_R[2]
.sym 16280 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 16282 address_reg[3]
.sym 16283 address_reg[2]
.sym 16284 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 16288 save_data_SB_DFFESR_Q_R[2]
.sym 16289 DE
.sym 16290 save_data_SB_DFFESR_Q_R[3]
.sym 16295 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 16296 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[0]
.sym 16297 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 16300 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 16301 address_reg[4]
.sym 16302 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[2]
.sym 16303 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 16307 increment[2]
.sym 16312 save_data_SB_DFFESR_Q_R[3]
.sym 16313 save_data_SB_DFFESR_Q_R[1]
.sym 16314 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 16315 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 16319 address_reg[12]
.sym 16320 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 16321 address_reg[13]
.sym 16324 address_reg[4]
.sym 16325 address_reg[7]
.sym 16326 address_reg[5]
.sym 16328 save_state_SB_DFFE_Q_E
.sym 16329 CLK_FAST
.sym 16330 save_state_SB_DFFESR_Q_R[1]
.sym 16333 command_buf_r_ptr[2]
.sym 16334 command_buf_r_ptr[3]
.sym 16335 command_buf_r_ptr[4]
.sym 16336 command_buf_r_ptr[5]
.sym 16337 command_buf_r_ptr[6]
.sym 16338 command_buf_r_ptr[7]
.sym 16344 save_data_SB_DFFESR_Q_R[1]
.sym 16345 address_reg[11]
.sym 16347 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 16352 command_buf_r_ptr[0]
.sym 16353 address_reg[10]
.sym 16354 address_reg[0]
.sym 16355 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16357 save_state_SB_DFFESR_Q_R[1]
.sym 16359 command_buf_r_ptr[8]
.sym 16360 command_data[4]
.sym 16361 command_buf_r_ptr[9]
.sym 16364 command_buf_r_ptr[1]
.sym 16372 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 16378 command_reg[0]
.sym 16380 command_reg[1]
.sym 16382 command_reg[2]
.sym 16385 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 16386 save_data_SB_DFFESR_Q_R[1]
.sym 16387 save_data_SB_DFFESR_Q_R[3]
.sym 16391 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 16399 save_state_SB_DFFE_Q_E
.sym 16402 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16405 save_data_SB_DFFESR_Q_R[3]
.sym 16406 save_data_SB_DFFESR_Q_R[1]
.sym 16411 command_reg[1]
.sym 16412 command_reg[0]
.sym 16413 command_reg[2]
.sym 16419 command_reg[0]
.sym 16420 command_reg[2]
.sym 16423 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16424 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 16425 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 16426 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 16437 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 16438 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 16443 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 16444 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 16447 command_reg[2]
.sym 16449 command_reg[1]
.sym 16450 command_reg[0]
.sym 16451 save_state_SB_DFFE_Q_E
.sym 16452 CLK_FAST
.sym 16454 command_buf_r_ptr[8]
.sym 16455 command_buf_r_ptr[9]
.sym 16460 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16466 command_reg[1]
.sym 16468 command_reg[2]
.sym 16469 command_buf_r_ptr[3]
.sym 16471 command_buf_r_ptr[7]
.sym 16475 address_reg[9]
.sym 16477 command_buf_r_ptr[2]
.sym 16480 command_buf_r_ptr[0]
.sym 16481 address_reg[0]
.sym 16482 command_buf_r_ptr[4]
.sym 16485 save_state_SB_DFFE_Q_E
.sym 16486 command_buf_r_ptr[6]
.sym 16487 command_buf_r_ptr[8]
.sym 16488 cnt1_SB_LUT4_O_I2[0]
.sym 16489 command_buf_r_ptr[9]
.sym 16508 command_buf_r_ptr[0]
.sym 16512 cnt1_SB_LUT4_O_I2[0]
.sym 16513 command_buf_r_ptr[1]
.sym 16522 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 16535 command_buf_r_ptr[0]
.sym 16540 command_buf_r_ptr[0]
.sym 16542 command_buf_r_ptr[1]
.sym 16560 cnt1_SB_LUT4_O_I2[0]
.sym 16574 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 16575 CLK_FAST
.sym 16577 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 16590 address_reg[7]
.sym 16591 command_buffer.0.0.0_RCLKE
.sym 16592 command_buf_w_ptr[3]
.sym 16595 command_buf_w_ptr[1]
.sym 16596 command_buf_r_ptr[8]
.sym 16598 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 16601 $PACKER_VCC_NET
.sym 16602 command_buf_r_ptr[1]
.sym 16606 command_buf_r_ptr[2]
.sym 16608 command_buf_r_ptr[0]
.sym 16612 command_buf_r_ptr[5]
.sym 16619 cnt1_SB_LUT4_O_I2[0]
.sym 16621 cnt1_SB_LUT4_O_I2[1]
.sym 16627 command_buf_w_ptr[6]
.sym 16629 command_buf_w_ptr[7]
.sym 16631 cnt1_SB_LUT4_O_I2[4]
.sym 16632 cnt1_SB_LUT4_O_I2[6]
.sym 16634 cnt1_SB_LUT4_O_I2[2]
.sym 16635 command_buf_w_ptr[2]
.sym 16636 command_buf_w_ptr[0]
.sym 16638 cnt1_SB_LUT4_O_I2[5]
.sym 16639 command_buf_w_ptr[4]
.sym 16640 command_buf_w_ptr[1]
.sym 16641 command_buf_w_ptr[5]
.sym 16645 command_buf_w_ptr[3]
.sym 16646 cnt1_SB_LUT4_O_I2[3]
.sym 16648 cnt1_SB_LUT4_O_I2[7]
.sym 16650 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]
.sym 16652 cnt1_SB_LUT4_O_I2[0]
.sym 16653 command_buf_w_ptr[0]
.sym 16656 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 16658 command_buf_w_ptr[1]
.sym 16659 cnt1_SB_LUT4_O_I2[1]
.sym 16662 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 16664 command_buf_w_ptr[2]
.sym 16665 cnt1_SB_LUT4_O_I2[2]
.sym 16668 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 16670 command_buf_w_ptr[3]
.sym 16671 cnt1_SB_LUT4_O_I2[3]
.sym 16674 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I3[4]
.sym 16676 command_buf_w_ptr[4]
.sym 16677 cnt1_SB_LUT4_O_I2[4]
.sym 16680 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I3[5]
.sym 16682 cnt1_SB_LUT4_O_I2[5]
.sym 16683 command_buf_w_ptr[5]
.sym 16686 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I3[6]
.sym 16688 cnt1_SB_LUT4_O_I2[6]
.sym 16689 command_buf_w_ptr[6]
.sym 16692 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I3[7]
.sym 16694 command_buf_w_ptr[7]
.sym 16695 cnt1_SB_LUT4_O_I2[7]
.sym 16701 get_command[1]
.sym 16702 get_command[2]
.sym 16703 get_command[3]
.sym 16704 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 16705 get_command[0]
.sym 16706 cnt1_SB_LUT4_O_I2[9]
.sym 16707 cnt1_SB_LUT4_O_I2[8]
.sym 16708 command_data[7]
.sym 16709 address_reg[3]
.sym 16712 command_data[2]
.sym 16713 command_buf_w_ptr[6]
.sym 16714 command_data[6]
.sym 16716 command_data[3]
.sym 16720 command_data[0]
.sym 16722 command_data[5]
.sym 16724 address_reg[0]
.sym 16727 address_reg[4]
.sym 16728 command_buf_w_ptr[2]
.sym 16730 command_buf_r_ptr[3]
.sym 16731 command_buf_w_ptr[0]
.sym 16732 command_buf_w_ptr[4]
.sym 16733 command_buf_r_ptr[9]
.sym 16734 command_buf_w_ptr[5]
.sym 16735 command_buf_w_ptr[1]
.sym 16736 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I3[7]
.sym 16750 command_buf_w_ptr[0]
.sym 16753 command_buf_r_ptr[1]
.sym 16754 command_buf_r_ptr[4]
.sym 16758 command_buf_r_ptr[6]
.sym 16759 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 16760 cnt1_SB_LUT4_O_I2[0]
.sym 16761 $PACKER_VCC_NET
.sym 16762 command_buf_w_ptr[8]
.sym 16763 cnt1_SB_LUT4_O_I2[9]
.sym 16764 command_buf_w_ptr[9]
.sym 16771 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 16772 cnt1_SB_LUT4_O_I2[8]
.sym 16773 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I3[8]
.sym 16775 command_buf_w_ptr[8]
.sym 16776 cnt1_SB_LUT4_O_I2[8]
.sym 16779 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 16781 cnt1_SB_LUT4_O_I2[9]
.sym 16782 command_buf_w_ptr[9]
.sym 16786 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 16787 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 16789 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 16794 command_buf_r_ptr[1]
.sym 16798 command_buf_w_ptr[0]
.sym 16807 command_buf_r_ptr[4]
.sym 16811 command_buf_r_ptr[6]
.sym 16817 $PACKER_VCC_NET
.sym 16818 cnt1_SB_LUT4_O_I2[0]
.sym 16819 command_buf_w_ptr[0]
.sym 16823 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 16824 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 16825 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 16828 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 16829 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 16840 command_buf_w_ptr[1]
.sym 16842 command_buf_w_ptr[8]
.sym 16847 command_buf_r_ptr[8]
.sym 16854 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 16867 command_buf_r_ptr[7]
.sym 16869 command_buf_r_ptr[3]
.sym 16873 command_buf_r_ptr[2]
.sym 16876 cnt2_SB_LUT4_O_6_I2[0]
.sym 16882 command_buf_r_ptr[5]
.sym 16883 command_buf_w_ptr[1]
.sym 16889 command_buf_w_ptr[0]
.sym 16891 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16899 command_buf_r_ptr[2]
.sym 16903 cnt2_SB_LUT4_O_6_I2[0]
.sym 16911 command_buf_r_ptr[5]
.sym 16915 command_buf_w_ptr[1]
.sym 16916 command_buf_w_ptr[0]
.sym 16936 command_buf_r_ptr[3]
.sym 16941 command_buf_r_ptr[7]
.sym 16943 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16944 CLK_CPU$SB_IO_IN_$glb_clk
.sym 16946 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 16949 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16961 command_buf_r_ptr[3]
.sym 16970 command_buf_w_ptr[4]
.sym 16972 command_buf_w_ptr[5]
.sym 16973 address_reg[0]
.sym 16974 command_buf_w_ptr[6]
.sym 16975 command_buf_w_ptr[8]
.sym 16976 command_buf_w_ptr[7]
.sym 16977 command_buf_w_ptr[9]
.sym 16990 command_buf_w_ptr[1]
.sym 16992 command_buf_w_ptr[5]
.sym 16993 command_buf_w_ptr[6]
.sym 16996 command_buf_w_ptr[0]
.sym 16997 command_buf_w_ptr[2]
.sym 16998 command_buf_w_ptr[3]
.sym 17007 command_buf_w_ptr[4]
.sym 17014 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17018 command_buf_w_ptr[7]
.sym 17019 $nextpnr_ICESTORM_LC_20$O
.sym 17022 command_buf_w_ptr[0]
.sym 17025 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 17028 command_buf_w_ptr[1]
.sym 17031 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 17033 command_buf_w_ptr[2]
.sym 17035 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 17037 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 17039 command_buf_w_ptr[3]
.sym 17041 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 17043 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 17046 command_buf_w_ptr[4]
.sym 17047 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 17049 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 17052 command_buf_w_ptr[5]
.sym 17053 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 17055 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 17058 command_buf_w_ptr[6]
.sym 17059 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 17061 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 17063 command_buf_w_ptr[7]
.sym 17065 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 17066 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17067 CLK_CPU$SB_IO_IN_$glb_clk
.sym 17079 address_reg[0]
.sym 17083 command_buf_w_ptr[5]
.sym 17087 command_buf_w_ptr[2]
.sym 17089 command_buf_w_ptr[3]
.sym 17090 address_reg[0]
.sym 17091 $PACKER_VCC_NET
.sym 17105 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 17119 command_buf_w_ptr[9]
.sym 17121 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17134 command_buf_w_ptr[8]
.sym 17142 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 17144 command_buf_w_ptr[8]
.sym 17146 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 17150 command_buf_w_ptr[9]
.sym 17152 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 17189 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17190 CLK_CPU$SB_IO_IN_$glb_clk
.sym 17204 command_buf_w_ptr[8]
.sym 17221 address_reg[0]
.sym 17227 address_reg[4]
.sym 17328 fb0.0.9.0_RCLKE
.sym 17458 fb0.0.14.0_RCLKE
.sym 17465 address_reg[0]
.sym 17577 address_reg[9]
.sym 17693 $PACKER_VCC_NET
.sym 17708 address_reg[4]
.sym 17713 address_reg[0]
.sym 17830 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17957 address_reg[0]
.sym 18077 $PACKER_VCC_NET
.sym 18554 address_reg[0]
.sym 18569 $PACKER_VCC_NET
.sym 19033 fb0.0.20.0_RCLKE
.sym 19082 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 19184 HSYNC$SB_IO_OUT
.sym 19185 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19187 $PACKER_VCC_NET
.sym 19188 $PACKER_VCC_NET
.sym 19190 fb0.0.0.0_RDATA_1[163]
.sym 19192 fb0.0.0.0_RDATA_1[166]
.sym 19195 address_reg[0]
.sym 19196 address_reg[4]
.sym 19200 address_reg[2]
.sym 19202 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 19203 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19207 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19211 show_cursor_SB_DFFNESS_Q_E
.sym 19212 command_data[2]
.sym 19213 command_data[1]
.sym 19307 HSYNC_SB_LUT4_O_I0[5]
.sym 19308 fb0.0.0.0_WCLKE
.sym 19315 $PACKER_VCC_NET
.sym 19317 fb0.0.0.0_RCLKE
.sym 19320 $PACKER_VCC_NET
.sym 19321 $PACKER_VCC_NET
.sym 19325 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19326 HSYNC_SB_LUT4_O_I1[2]
.sym 19329 command_data[5]
.sym 19332 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 19335 command_data[0]
.sym 19336 HSYNC_SB_LUT4_O_I1[1]
.sym 19352 cursor_counter[0]
.sym 19358 address_reg[5]
.sym 19360 address_reg[0]
.sym 19362 char_write
.sym 19371 XPOS[4]
.sym 19390 cursor_counter[0]
.sym 19394 address_reg[0]
.sym 19401 address_reg[5]
.sym 19408 XPOS[4]
.sym 19422 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 19423 char_write
.sym 19424 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19425 fb0.0.20.0_WCLKE
.sym 19426 show_cursor_SB_DFFNESS_Q_E_SB_LUT4_O_I1[0]
.sym 19427 char_write
.sym 19428 show_cursor_SB_DFFNESS_Q_E
.sym 19429 show_cursor_SB_DFFNESS_Q_E_SB_LUT4_O_I1[1]
.sym 19430 show_cursor
.sym 19431 fb0.0.8.0_MASK
.sym 19438 fb0.0.0.0_RDATA[6]
.sym 19439 $PACKER_VCC_NET
.sym 19440 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 19441 fb0.0.0.0_WCLKE
.sym 19446 address_reg[4]
.sym 19448 bgcolor_SB_DFFE_Q_E
.sym 19453 address_reg[8]
.sym 19457 XPOS[4]
.sym 19459 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 19467 cursor_counter[0]
.sym 19468 cursor_counter[3]
.sym 19469 char_write
.sym 19470 cursor_counter[5]
.sym 19475 cursor_counter[0]
.sym 19480 cursor_counter[7]
.sym 19483 cursor_counter[2]
.sym 19487 cursor_counter[6]
.sym 19490 cursor_counter[1]
.sym 19493 cursor_counter[4]
.sym 19497 $nextpnr_ICESTORM_LC_22$O
.sym 19499 cursor_counter[0]
.sym 19503 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[2]
.sym 19505 cursor_counter[1]
.sym 19507 cursor_counter[0]
.sym 19509 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[3]
.sym 19512 cursor_counter[2]
.sym 19513 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[2]
.sym 19515 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[4]
.sym 19518 cursor_counter[3]
.sym 19519 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[3]
.sym 19521 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[5]
.sym 19523 cursor_counter[4]
.sym 19525 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[4]
.sym 19527 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[6]
.sym 19530 cursor_counter[5]
.sym 19531 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[5]
.sym 19533 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[7]
.sym 19536 cursor_counter[6]
.sym 19537 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[6]
.sym 19541 cursor_counter[7]
.sym 19543 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[7]
.sym 19545 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 19546 char_write
.sym 19547 HSYNC_SB_LUT4_O_I1[2]
.sym 19548 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 19549 char_write_SB_LUT4_O_I3
.sym 19550 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 19552 HSYNC_SB_LUT4_O_I1[1]
.sym 19553 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19558 command_buf_r_ptr[6]
.sym 19562 char_write
.sym 19565 cursor_counter[2]
.sym 19571 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 19572 XPOS[8]
.sym 19573 char_write
.sym 19574 XPOS[9]
.sym 19575 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 19576 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 19578 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 19580 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19589 address_reg[2]
.sym 19593 address_reg[4]
.sym 19595 address_reg[3]
.sym 19599 char_write
.sym 19605 address_reg[6]
.sym 19613 address_reg[8]
.sym 19617 address_reg[12]
.sym 19624 address_reg[4]
.sym 19629 address_reg[6]
.sym 19634 address_reg[3]
.sym 19642 address_reg[8]
.sym 19652 char_write
.sym 19657 address_reg[12]
.sym 19665 address_reg[2]
.sym 19668 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 19672 XPOS[2]
.sym 19673 XPOS[3]
.sym 19674 XPOS[4]
.sym 19675 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 19676 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 19677 XPOS[7]
.sym 19682 address_reg[6]
.sym 19683 timings.sy_SB_DFFESR_Q_R
.sym 19684 fb0.0.0.0_RDATA_1[70]
.sym 19686 address_reg[0]
.sym 19688 fb0.0.0.0_RDATA_1[65]
.sym 19689 address_reg[1]
.sym 19690 fb0.0.0.0_RDATA_1[64]
.sym 19694 XPOS[1]
.sym 19697 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 19700 command_data[1]
.sym 19701 XPOS[7]
.sym 19702 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19703 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19704 command_data[2]
.sym 19711 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 19712 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 19716 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 19721 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 19722 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 19724 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 19726 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 19733 $PACKER_VCC_NET
.sym 19738 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 19741 $PACKER_VCC_NET
.sym 19743 $nextpnr_ICESTORM_LC_9$O
.sym 19746 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 19749 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 19751 $PACKER_VCC_NET
.sym 19752 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 19755 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 19758 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 19761 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 19764 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 19767 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 19769 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 19770 $PACKER_VCC_NET
.sym 19773 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 19775 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 19779 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 19781 $PACKER_VCC_NET
.sym 19782 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 19785 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 19787 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 19793 XPOS[8]
.sym 19794 XPOS[9]
.sym 19795 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 19796 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 19797 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19798 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 19799 XPOS[1]
.sym 19800 XPOS[0]
.sym 19809 fb0.0.12.0_RCLKE
.sym 19813 DE
.sym 19817 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19818 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 19819 command_data[0]
.sym 19821 command_data[5]
.sym 19822 address_reg[6]
.sym 19824 XPOS[0]
.sym 19825 address_reg[7]
.sym 19827 command_data[4]
.sym 19828 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 19829 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 19836 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_I3[0]
.sym 19837 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 19841 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 19844 address_reg[7]
.sym 19845 address_reg[4]
.sym 19846 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 19847 address_reg[9]
.sym 19848 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 19849 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[2]
.sym 19851 address_reg[13]
.sym 19857 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 19861 address_reg[5]
.sym 19863 $PACKER_VCC_NET
.sym 19866 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 19868 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 19869 $PACKER_VCC_NET
.sym 19872 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 19874 $PACKER_VCC_NET
.sym 19875 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 19878 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[10]
.sym 19880 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 19881 $PACKER_VCC_NET
.sym 19884 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 19887 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 19891 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_I3[0]
.sym 19892 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 19893 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[2]
.sym 19894 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 19900 address_reg[9]
.sym 19903 address_reg[4]
.sym 19905 address_reg[5]
.sym 19906 address_reg[7]
.sym 19909 address_reg[13]
.sym 19919 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 19920 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19921 fb0.0.15.0_WCLKE
.sym 19922 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19923 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 19930 address_reg[0]
.sym 19932 fb0.0.0.0_RDATA_1[98]
.sym 19937 address_reg[3]
.sym 19939 address_reg[4]
.sym 19940 bgcolor_SB_DFFE_Q_E
.sym 19944 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 19945 address_reg[8]
.sym 19946 save_data_SB_DFFESR_Q_R[2]
.sym 19947 vscroll_reg_SB_DFFE_Q_E
.sym 19950 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 19951 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 19959 address_reg[3]
.sym 19960 address_reg[2]
.sym 19961 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 19962 address_reg[1]
.sym 19964 address_reg[0]
.sym 19965 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 19966 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 19970 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 19972 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[2]
.sym 19973 address_reg[6]
.sym 19977 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[1]
.sym 19979 address_reg[11]
.sym 19981 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[0]
.sym 19982 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[0]
.sym 19983 address_reg[12]
.sym 19985 address_reg[10]
.sym 19986 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 19988 address_reg[13]
.sym 19990 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 19993 address_reg[1]
.sym 19996 address_reg[10]
.sym 19997 address_reg[3]
.sym 19998 address_reg[2]
.sym 19999 address_reg[11]
.sym 20002 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 20003 address_reg[0]
.sym 20004 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[0]
.sym 20005 address_reg[1]
.sym 20010 address_reg[10]
.sym 20014 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 20015 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 20017 address_reg[0]
.sym 20021 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[1]
.sym 20022 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[0]
.sym 20023 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[2]
.sym 20026 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 20028 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 20029 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 20033 address_reg[13]
.sym 20034 address_reg[12]
.sym 20035 address_reg[6]
.sym 20039 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 20040 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 20042 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20043 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[1]
.sym 20044 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 20045 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 20051 address_reg[9]
.sym 20053 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 20055 address_reg[12]
.sym 20056 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 20057 address_reg[3]
.sym 20059 $PACKER_VCC_NET
.sym 20061 bgcolor_SB_DFFE_Q_E
.sym 20065 command_data[4]
.sym 20066 command_buf_r_ptr[7]
.sym 20082 save_data_SB_DFFESR_Q_E
.sym 20084 save_data_SB_DFFESR_Q_R[1]
.sym 20086 save_data_SB_DFFESR_Q_R[1]
.sym 20087 save_data[0]
.sym 20091 DE
.sym 20095 save_data[0]
.sym 20097 save_data[1]
.sym 20098 save_data[2]
.sym 20103 save_data_SB_DFFESR_Q_R[3]
.sym 20106 save_data_SB_DFFESR_Q_R[2]
.sym 20107 save_data[3]
.sym 20112 $nextpnr_ICESTORM_LC_19$O
.sym 20114 save_data[0]
.sym 20118 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20121 save_data[1]
.sym 20122 save_data[0]
.sym 20124 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20127 save_data[2]
.sym 20128 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20132 save_data[3]
.sym 20134 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20137 DE
.sym 20138 save_data_SB_DFFESR_Q_R[3]
.sym 20140 save_data_SB_DFFESR_Q_R[2]
.sym 20143 save_data_SB_DFFESR_Q_R[3]
.sym 20144 save_data_SB_DFFESR_Q_R[1]
.sym 20145 save_data_SB_DFFESR_Q_R[2]
.sym 20146 DE
.sym 20149 save_data[3]
.sym 20150 save_data[0]
.sym 20151 save_data[2]
.sym 20152 save_data[1]
.sym 20156 save_data[0]
.sym 20159 save_data_SB_DFFESR_Q_E
.sym 20160 CLK_FAST
.sym 20161 save_data_SB_DFFESR_Q_R[1]
.sym 20163 command_reg[2]
.sym 20165 vscroll_reg_SB_DFFE_Q_E
.sym 20166 command_reg[1]
.sym 20169 command_reg[0]
.sym 20171 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 20175 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 20177 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 20178 save_data_SB_DFFESR_Q_E
.sym 20181 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 20186 command_buf_r_ptr[4]
.sym 20187 command_data[5]
.sym 20188 command_buf_r_ptr[5]
.sym 20189 command_data[6]
.sym 20190 command_buf_r_ptr[6]
.sym 20191 command_data[1]
.sym 20192 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 20193 command_data[4]
.sym 20195 command_data[2]
.sym 20197 command_data[3]
.sym 20213 command_buf_r_ptr[2]
.sym 20214 command_buf_r_ptr[3]
.sym 20215 command_buf_r_ptr[4]
.sym 20216 command_buf_r_ptr[5]
.sym 20217 command_buf_r_ptr[6]
.sym 20221 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 20224 command_buf_r_ptr[0]
.sym 20229 command_buf_r_ptr[1]
.sym 20234 command_buf_r_ptr[7]
.sym 20235 $nextpnr_ICESTORM_LC_5$O
.sym 20237 command_buf_r_ptr[0]
.sym 20241 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20244 command_buf_r_ptr[1]
.sym 20247 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 20249 command_buf_r_ptr[2]
.sym 20251 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20253 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 20255 command_buf_r_ptr[3]
.sym 20257 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 20259 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 20261 command_buf_r_ptr[4]
.sym 20263 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 20265 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 20267 command_buf_r_ptr[5]
.sym 20269 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 20271 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 20273 command_buf_r_ptr[6]
.sym 20275 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 20277 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 20279 command_buf_r_ptr[7]
.sym 20281 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 20282 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 20283 CLK_FAST
.sym 20286 command_buffer.0.0.0_RCLKE
.sym 20297 command_buf_r_ptr[1]
.sym 20299 command_buf_r_ptr[5]
.sym 20300 vscroll_reg_SB_DFFE_Q_E
.sym 20303 command_buf_r_ptr[2]
.sym 20304 data_tmp[10]
.sym 20305 command_buf_r_ptr[0]
.sym 20306 address_reg[0]
.sym 20307 command_buf_r_ptr[4]
.sym 20309 command_data[7]
.sym 20310 command_buf_r_ptr[2]
.sym 20311 command_data[0]
.sym 20312 command_buf_r_ptr[3]
.sym 20313 command_data[5]
.sym 20314 address_reg[6]
.sym 20317 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 20318 address_reg[7]
.sym 20319 command_data[4]
.sym 20321 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 20326 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 20328 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 20334 command_buf_r_ptr[8]
.sym 20343 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 20351 command_buf_r_ptr[9]
.sym 20358 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 20360 command_buf_r_ptr[8]
.sym 20362 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 20366 command_buf_r_ptr[9]
.sym 20368 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 20395 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 20398 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 20405 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 20406 CLK_FAST
.sym 20408 command_data[5]
.sym 20409 command_data[6]
.sym 20410 command_data[1]
.sym 20411 command_data[4]
.sym 20412 command_data[2]
.sym 20413 command_data[3]
.sym 20414 command_data[7]
.sym 20415 command_data[0]
.sym 20422 address_reg[0]
.sym 20424 command_buf_r_ptr[9]
.sym 20425 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 20426 command_buf_w_ptr[5]
.sym 20427 command_buf_w_ptr[2]
.sym 20428 command_buf_w_ptr[0]
.sym 20431 command_buf_w_ptr[4]
.sym 20436 command_buf_r_ptr[4]
.sym 20441 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20452 save_state_SB_DFFESR_Q_R[1]
.sym 20473 save_state_SB_DFFESR_Q_R[0]
.sym 20483 save_state_SB_DFFESR_Q_R[0]
.sym 20485 save_state_SB_DFFESR_Q_R[1]
.sym 20540 command_data[3]
.sym 20543 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 20544 command_buf_r_ptr[9]
.sym 20546 command_data[4]
.sym 20548 command_data[0]
.sym 20550 command_data[5]
.sym 20552 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20553 command_buf_r_ptr[1]
.sym 20554 command_data[1]
.sym 20556 command_buf_w_ptr[7]
.sym 20557 command_data[4]
.sym 20558 command_buf_r_ptr[7]
.sym 20559 command_data[2]
.sym 20561 command_data[3]
.sym 20562 command[0]
.sym 20574 command_buf_r_ptr[9]
.sym 20576 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 20580 command_buf_r_ptr[8]
.sym 20583 get_command[3]
.sym 20585 get_command[0]
.sym 20593 get_command[0]
.sym 20597 get_command[1]
.sym 20598 get_command[2]
.sym 20599 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 20604 $nextpnr_ICESTORM_LC_21$O
.sym 20606 get_command[0]
.sym 20610 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20612 get_command[1]
.sym 20614 get_command[0]
.sym 20616 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20618 get_command[2]
.sym 20620 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20624 get_command[3]
.sym 20626 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20629 get_command[1]
.sym 20630 get_command[2]
.sym 20631 get_command[3]
.sym 20632 get_command[0]
.sym 20635 get_command[0]
.sym 20643 command_buf_r_ptr[9]
.sym 20649 command_buf_r_ptr[8]
.sym 20651 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 20652 CLK_FAST
.sym 20653 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 20664 $PACKER_VCC_NET
.sym 20668 command_buf_w_ptr[6]
.sym 20669 command_buf_w_ptr[9]
.sym 20674 command_buf_w_ptr[4]
.sym 20675 command_buf_w_ptr[7]
.sym 20676 command_buf_w_ptr[5]
.sym 20677 command_buf_w_ptr[8]
.sym 20689 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 20695 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 20697 command_buf_r_ptr[3]
.sym 20703 command_buf_r_ptr[1]
.sym 20704 command_buf_w_ptr[0]
.sym 20705 command_buf_r_ptr[5]
.sym 20706 command_buf_w_ptr[1]
.sym 20707 command_buf_r_ptr[2]
.sym 20708 command_buf_r_ptr[4]
.sym 20709 command_buf_r_ptr[0]
.sym 20711 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20712 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 20713 command_buf_w_ptr[2]
.sym 20714 command_buf_w_ptr[3]
.sym 20715 command_buf_w_ptr[4]
.sym 20716 command_buf_w_ptr[5]
.sym 20718 command_buf_r_ptr[7]
.sym 20723 command_buf_r_ptr[6]
.sym 20724 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20725 command_buf_w_ptr[6]
.sym 20726 command_buf_w_ptr[7]
.sym 20728 command_buf_w_ptr[1]
.sym 20729 command_buf_r_ptr[0]
.sym 20730 command_buf_w_ptr[0]
.sym 20731 command_buf_r_ptr[1]
.sym 20734 command_buf_w_ptr[6]
.sym 20735 command_buf_w_ptr[4]
.sym 20736 command_buf_r_ptr[6]
.sym 20737 command_buf_r_ptr[4]
.sym 20740 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 20741 command_buf_w_ptr[5]
.sym 20742 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20743 command_buf_r_ptr[5]
.sym 20758 command_buf_r_ptr[2]
.sym 20759 command_buf_w_ptr[2]
.sym 20760 command_buf_w_ptr[3]
.sym 20761 command_buf_r_ptr[3]
.sym 20764 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20765 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 20766 command_buf_w_ptr[7]
.sym 20767 command_buf_r_ptr[7]
.sym 20783 command_buffer.0.0.0_WCLKE[0]
.sym 20789 command_buf_r_ptr[1]
.sym 20797 command_buf_r_ptr[0]
.sym 20802 address_reg[6]
.sym 20806 address_reg[7]
.sym 20826 command_buf_r_ptr[9]
.sym 20830 command_buf_r_ptr[8]
.sym 20834 command_buf_w_ptr[8]
.sym 20840 command_buffer.0.0.0_WCLKE[0]
.sym 20843 command_buf_w_ptr[9]
.sym 20846 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 20851 command_buf_w_ptr[8]
.sym 20852 command_buf_r_ptr[9]
.sym 20853 command_buf_w_ptr[9]
.sym 20854 command_buf_r_ptr[8]
.sym 20870 command_buffer.0.0.0_WCLKE[0]
.sym 20871 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 20907 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20914 command_buf_w_ptr[1]
.sym 20920 command_buf_w_ptr[0]
.sym 20930 EN_SB_LUT4_I2_O[1]
.sym 21056 command_data[2]
.sym 21058 command_data[3]
.sym 21162 fb0.0.0.0_RDATA_1[130]
.sym 21168 address_reg[0]
.sym 21299 address_reg[7]
.sym 21302 address_reg[6]
.sym 21408 fb0.0.0.0_RDATA_1[114]
.sym 21544 command_data[2]
.sym 21550 command_data[3]
.sym 21650 fb0.0.0.0_RDATA_1[75]
.sym 21654 fb0.0.0.0_RDATA_1[74]
.sym 21660 address_reg[0]
.sym 21787 address_reg[7]
.sym 21790 address_reg[6]
.sym 21796 address_reg[7]
.sym 21897 address_reg[4]
.sym 21902 address_reg[0]
.sym 21904 fb0.0.17.0_MASK
.sym 22032 command_data[2]
.sym 22042 command_data[3]
.sym 22139 $PACKER_VCC_NET
.sym 22140 $PACKER_VCC_NET
.sym 22152 address_reg[0]
.sym 22274 $PACKER_VCC_NET
.sym 22288 address_reg[7]
.sym 22391 fb0.0.18.0_MASK
.sym 22392 fb0.0.18.0_WCLKE
.sym 22667 $PACKER_VCC_NET
.sym 22682 $PACKER_VCC_NET
.sym 22692 $PACKER_VCC_NET
.sym 22741 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 22757 $PACKER_VCC_NET
.sym 22851 fb0.0.0.0_RDATA_1[166]
.sym 22852 fb0.0.0.0_RDATA_1[165]
.sym 22853 fb0.0.0.0_RDATA_1[164]
.sym 22854 fb0.0.0.0_RDATA_1[163]
.sym 22855 fb0.0.0.0_RDATA_1[162]
.sym 22856 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 22857 fb0.0.0.0_RDATA_1[160]
.sym 22858 command_data[5]
.sym 22861 command_data[5]
.sym 22864 command_data[1]
.sym 22865 command_data[2]
.sym 22868 ram_add[7]
.sym 22871 ram_add[1]
.sym 22872 ram_add[3]
.sym 22873 ram_add[0]
.sym 22881 $PACKER_VCC_NET
.sym 22882 VSYNC_SB_LUT4_O_I3
.sym 22885 $PACKER_VCC_NET
.sym 22887 $PACKER_VCC_NET
.sym 22889 address_reg[6]
.sym 22890 ram_add[4]
.sym 22894 command_data[6]
.sym 22901 address_reg[7]
.sym 22904 ram_add[6]
.sym 22905 HSYNC$SB_IO_OUT
.sym 22907 address_reg[5]
.sym 22908 blue[1]$SB_IO_OUT
.sym 22915 ram_add[0]
.sym 23022 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 23023 command_data[5]
.sym 23026 fb0.0.0.0_RDATA_1[160]
.sym 23027 command_data[0]
.sym 23032 $PACKER_VCC_NET
.sym 23034 ram_add[7]
.sym 23036 fb0.0.20.0_MASK
.sym 23037 address_reg[6]
.sym 23038 command_data[1]
.sym 23039 char_write
.sym 23040 address_reg[0]
.sym 23041 command_data[2]
.sym 23043 command_data[3]
.sym 23052 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23053 $PACKER_VCC_NET
.sym 23054 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 23056 HSYNC_SB_LUT4_O_I0[5]
.sym 23057 $PACKER_VCC_NET
.sym 23061 $PACKER_VCC_NET
.sym 23065 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23066 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23070 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23071 HSYNC_SB_LUT4_O_I0[0]
.sym 23073 HSYNC_SB_LUT4_O_I1[1]
.sym 23078 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23079 HSYNC_SB_LUT4_O_I1[2]
.sym 23082 $nextpnr_ICESTORM_LC_27$O
.sym 23084 HSYNC_SB_LUT4_O_I0[0]
.sym 23088 HSYNC_SB_LUT4_O_I3[1]
.sym 23090 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23091 $PACKER_VCC_NET
.sym 23094 HSYNC_SB_LUT4_O_I3[2]
.sym 23096 $PACKER_VCC_NET
.sym 23097 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23100 HSYNC_SB_LUT4_O_I3[3]
.sym 23102 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 23103 $PACKER_VCC_NET
.sym 23106 HSYNC_SB_LUT4_O_I3[4]
.sym 23109 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23112 HSYNC_SB_LUT4_O_I1[3]
.sym 23114 $PACKER_VCC_NET
.sym 23115 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23119 HSYNC_SB_LUT4_O_I1[2]
.sym 23120 HSYNC_SB_LUT4_O_I1[1]
.sym 23121 HSYNC_SB_LUT4_O_I0[5]
.sym 23122 HSYNC_SB_LUT4_O_I1[3]
.sym 23126 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23133 fb0.0.0.0_RDATA[6]
.sym 23134 fb0.0.0.0_RDATA[5]
.sym 23135 fb0.0.0.0_RDATA[4]
.sym 23136 fb0.0.0.0_RDATA[3]
.sym 23137 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 23138 fb0.0.0.0_RDATA[1]
.sym 23139 fb0.0.0.0_RDATA[0]
.sym 23146 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23149 ram_add[1]
.sym 23150 ram_add[3]
.sym 23152 bgcolor_SB_DFFE_Q_E
.sym 23156 address_reg[2]
.sym 23157 command_data[6]
.sym 23158 command_data[7]
.sym 23159 command_data[4]
.sym 23160 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 23163 fb0.0.20.0_WCLKE
.sym 23164 address_reg[3]
.sym 23165 ram_add[2]
.sym 23173 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23174 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23179 $PACKER_VCC_NET
.sym 23180 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23185 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 23186 HSYNC_SB_LUT4_O_I0[0]
.sym 23187 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 23190 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23203 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 23205 $nextpnr_ICESTORM_LC_30$O
.sym 23208 HSYNC_SB_LUT4_O_I0[0]
.sym 23211 HSYNC_SB_LUT4_O_I0[1]
.sym 23214 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23217 HSYNC_SB_LUT4_O_I0[2]
.sym 23220 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23223 HSYNC_SB_LUT4_O_I0[3]
.sym 23225 $PACKER_VCC_NET
.sym 23226 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 23229 HSYNC_SB_LUT4_O_I0[4]
.sym 23231 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23235 $nextpnr_ICESTORM_LC_31$I3
.sym 23237 $PACKER_VCC_NET
.sym 23238 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23245 $nextpnr_ICESTORM_LC_31$I3
.sym 23248 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 23250 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 23268 fb0.0.0.0_RDATA[1]
.sym 23272 fb0.0.0.0_RDATA[0]
.sym 23275 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 23280 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23281 command_data[6]
.sym 23283 XPOS[2]
.sym 23284 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 23285 XPOS[3]
.sym 23287 XPOS[4]
.sym 23288 command_data[5]
.sym 23289 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23297 cursor_counter[1]
.sym 23298 show_cursor_SB_DFFNESS_Q_E
.sym 23300 cursor_counter[4]
.sym 23301 show_cursor_SB_DFFNESS_Q_E_SB_LUT4_O_I1[1]
.sym 23303 cursor_counter[7]
.sym 23304 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 23305 cursor_counter[2]
.sym 23306 char_write_SB_LUT4_O_I3
.sym 23307 cursor_counter[3]
.sym 23308 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 23309 cursor_counter[5]
.sym 23310 cursor_counter[6]
.sym 23314 show_cursor_SB_DFFNESS_Q_E_SB_LUT4_O_I1[0]
.sym 23316 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23317 address_reg[10]
.sym 23320 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 23322 cursor_counter[0]
.sym 23323 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 23325 char_write
.sym 23326 show_cursor
.sym 23327 address_reg[11]
.sym 23331 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23335 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 23336 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 23337 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 23341 cursor_counter[3]
.sym 23342 cursor_counter[1]
.sym 23343 cursor_counter[2]
.sym 23344 cursor_counter[0]
.sym 23349 char_write_SB_LUT4_O_I3
.sym 23353 show_cursor_SB_DFFNESS_Q_E_SB_LUT4_O_I1[0]
.sym 23354 show_cursor_SB_DFFNESS_Q_E_SB_LUT4_O_I1[1]
.sym 23356 char_write_SB_LUT4_O_I3
.sym 23359 cursor_counter[7]
.sym 23360 cursor_counter[5]
.sym 23361 cursor_counter[6]
.sym 23362 cursor_counter[4]
.sym 23368 show_cursor
.sym 23371 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 23372 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 23373 address_reg[10]
.sym 23374 address_reg[11]
.sym 23375 show_cursor_SB_DFFNESS_Q_E
.sym 23376 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 23377 char_write
.sym 23379 fb0.0.0.0_RDATA_1[70]
.sym 23380 fb0.0.0.0_RDATA_1[69]
.sym 23381 fb0.0.0.0_RDATA_1[68]
.sym 23382 fb0.0.0.0_RDATA_1[67]
.sym 23383 fb0.0.0.0_RDATA_1[66]
.sym 23384 fb0.0.0.0_RDATA_1[65]
.sym 23385 fb0.0.0.0_RDATA_1[64]
.sym 23390 command_data[1]
.sym 23391 XPOS[1]
.sym 23393 XPOS[7]
.sym 23394 show_cursor_SB_DFFNESS_Q_E
.sym 23395 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23397 ram_add[3]
.sym 23398 ram_add[1]
.sym 23399 fb0.0.8.0_RCLKE
.sym 23400 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 23402 XPOS[8]
.sym 23403 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23404 XPOS[9]
.sym 23405 fb0.0.0.0_RDATA_1[66]
.sym 23406 ram_add[6]
.sym 23409 command_data[0]
.sym 23411 show_cursor
.sym 23412 ram_add[0]
.sym 23413 XPOS[3]
.sym 23419 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 23420 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23422 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 23424 cursor_stopped
.sym 23425 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23426 XPOS[7]
.sym 23428 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23431 XPOS[4]
.sym 23432 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23435 XPOS[8]
.sym 23437 XPOS[9]
.sym 23443 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 23445 char_write_SB_LUT4_O_I3
.sym 23447 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 23452 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23453 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 23455 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 23458 XPOS[4]
.sym 23459 XPOS[9]
.sym 23460 XPOS[7]
.sym 23461 XPOS[8]
.sym 23464 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 23465 char_write_SB_LUT4_O_I3
.sym 23467 cursor_stopped
.sym 23470 XPOS[7]
.sym 23471 XPOS[8]
.sym 23472 XPOS[4]
.sym 23473 XPOS[9]
.sym 23482 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23483 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23484 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 23485 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23488 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23489 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 23490 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23491 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 23499 CLK_FAST
.sym 23512 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 23513 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 23514 address_reg[2]
.sym 23515 address_reg[4]
.sym 23516 XPOS[0]
.sym 23517 address_reg[7]
.sym 23518 command_data[0]
.sym 23519 command_data[4]
.sym 23520 command_data[5]
.sym 23522 address_reg[6]
.sym 23523 command_data[0]
.sym 23524 $PACKER_VCC_NET
.sym 23525 command_data[1]
.sym 23526 XPOS[1]
.sym 23527 address_reg[0]
.sym 23529 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23531 ram_add[7]
.sym 23532 address_reg[6]
.sym 23533 command_data[2]
.sym 23534 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23535 command_data[3]
.sym 23547 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23548 XPOS[1]
.sym 23552 XPOS[2]
.sym 23557 XPOS[0]
.sym 23562 XPOS[4]
.sym 23564 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23565 XPOS[7]
.sym 23569 XPOS[3]
.sym 23571 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23574 $nextpnr_ICESTORM_LC_12$O
.sym 23577 XPOS[0]
.sym 23580 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23582 XPOS[1]
.sym 23586 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 23588 XPOS[2]
.sym 23590 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23592 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 23594 XPOS[3]
.sym 23596 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 23598 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 23601 XPOS[4]
.sym 23602 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 23604 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 23607 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23608 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 23610 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 23613 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23614 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 23616 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 23619 XPOS[7]
.sym 23620 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 23622 CLK_PIX_$glb_clk
.sym 23623 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23625 fb0.0.0.0_RDATA_1[102]
.sym 23626 fb0.0.0.0_RDATA_1[101]
.sym 23627 fb0.0.0.0_RDATA_1[100]
.sym 23628 fb0.0.0.0_RDATA_1[99]
.sym 23629 fb0.0.0.0_RDATA_1[98]
.sym 23630 fb0.0.0.0_RDATA_1[97]
.sym 23631 fb0.0.0.0_RDATA_1[96]
.sym 23636 ram_add[2]
.sym 23638 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23640 ram_add[7]
.sym 23641 ram_add[3]
.sym 23644 vscroll_reg_SB_DFFE_Q_E
.sym 23645 address_reg[8]
.sym 23646 XPOS[4]
.sym 23647 ram_add[1]
.sym 23648 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 23649 command_data[7]
.sym 23650 address_reg[1]
.sym 23651 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23654 address_reg[2]
.sym 23655 command_data[4]
.sym 23656 command_data[6]
.sym 23657 address_reg[3]
.sym 23658 ram_add[1]
.sym 23659 address_reg[1]
.sym 23660 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 23668 XPOS[3]
.sym 23671 XPOS[1]
.sym 23673 XPOS[8]
.sym 23674 XPOS[9]
.sym 23675 XPOS[2]
.sym 23677 XPOS[4]
.sym 23678 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23679 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23680 XPOS[7]
.sym 23694 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23696 XPOS[0]
.sym 23697 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 23699 XPOS[8]
.sym 23701 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 23705 XPOS[9]
.sym 23707 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 23710 XPOS[1]
.sym 23711 XPOS[3]
.sym 23712 XPOS[0]
.sym 23713 XPOS[2]
.sym 23717 XPOS[7]
.sym 23723 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23724 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23728 XPOS[4]
.sym 23729 XPOS[9]
.sym 23730 XPOS[8]
.sym 23731 XPOS[7]
.sym 23734 XPOS[1]
.sym 23736 XPOS[0]
.sym 23743 XPOS[0]
.sym 23745 CLK_PIX_$glb_clk
.sym 23746 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23765 address_reg[13]
.sym 23769 command_data[4]
.sym 23772 command_data[5]
.sym 23775 command_data[5]
.sym 23776 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 23777 command_data[6]
.sym 23778 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 23781 ram_add[2]
.sym 23788 XPOS[8]
.sym 23791 $PACKER_VCC_NET
.sym 23792 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 23793 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 23797 XPOS[9]
.sym 23798 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 23799 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 23800 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[1]
.sym 23801 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 23802 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23803 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 23804 address_reg[1]
.sym 23808 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23809 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 23818 address_reg[0]
.sym 23820 $nextpnr_ICESTORM_LC_29$O
.sym 23823 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 23826 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[1]
.sym 23829 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23832 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 23834 $PACKER_VCC_NET
.sym 23835 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23839 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 23840 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 23841 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 23842 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 23847 XPOS[9]
.sym 23851 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[1]
.sym 23854 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 23857 XPOS[8]
.sym 23863 address_reg[0]
.sym 23864 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 23865 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 23866 address_reg[1]
.sym 23871 fb0.0.0.0_RDATA_1[126]
.sym 23872 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 23873 fb0.0.0.0_RDATA_1[124]
.sym 23874 fb0.0.0.0_RDATA_1[123]
.sym 23875 fb0.0.0.0_RDATA_1[122]
.sym 23876 fb0.0.0.0_RDATA_1[121]
.sym 23877 fb0.0.0.0_RDATA_1[120]
.sym 23883 command_data[2]
.sym 23884 command_data[3]
.sym 23885 command_data[4]
.sym 23886 command_data[6]
.sym 23888 command_data[1]
.sym 23889 command_data[5]
.sym 23890 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 23893 address_reg[10]
.sym 23894 command_data[0]
.sym 23896 command_buffer.0.0.0_RCLKE
.sym 23897 command_buf_r_ptr[8]
.sym 23898 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 23899 command_buf_r_ptr[9]
.sym 23902 address_reg[5]
.sym 23904 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 23905 command_data[0]
.sym 23912 address_reg[8]
.sym 23915 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[1]
.sym 23927 address_reg[10]
.sym 23928 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 23931 address_reg[9]
.sym 23933 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 23934 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 23935 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 23937 address_reg[11]
.sym 23945 address_reg[8]
.sym 23946 address_reg[9]
.sym 23952 address_reg[11]
.sym 23953 address_reg[10]
.sym 23962 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 23963 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[1]
.sym 23968 address_reg[10]
.sym 23969 address_reg[11]
.sym 23970 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 23974 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 23976 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 23980 address_reg[9]
.sym 23981 address_reg[8]
.sym 23999 command[10]
.sym 24003 command_data[6]
.sym 24005 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 24006 fb0.0.0.0_RDATA_1[121]
.sym 24007 command_data[5]
.sym 24009 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 24010 address_reg[7]
.sym 24011 command_data[4]
.sym 24012 command_data[5]
.sym 24013 command_data[7]
.sym 24015 command_data[0]
.sym 24016 $PACKER_VCC_NET
.sym 24017 address_reg[9]
.sym 24018 address_reg[6]
.sym 24019 command_data[6]
.sym 24020 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 24021 command_data[1]
.sym 24022 command_buf_w_ptr[9]
.sym 24023 fb0.0.15.0_WCLKE
.sym 24024 command_buffer.0.0.0_RCLKE
.sym 24025 command_data[2]
.sym 24026 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 24027 command_data[3]
.sym 24028 ram_add[7]
.sym 24035 save_data_SB_DFFESR_Q_R[2]
.sym 24038 command_reg[1]
.sym 24041 command_reg[0]
.sym 24045 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24056 command[8]
.sym 24059 command_reg[2]
.sym 24060 command[9]
.sym 24064 command[10]
.sym 24073 command[10]
.sym 24085 command_reg[0]
.sym 24086 command_reg[2]
.sym 24087 save_data_SB_DFFESR_Q_R[2]
.sym 24088 command_reg[1]
.sym 24092 command[9]
.sym 24110 command[8]
.sym 24113 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24114 CLK_FAST
.sym 24118 command[9]
.sym 24122 command[8]
.sym 24127 command_data[1]
.sym 24132 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 24135 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 24139 save_data_SB_DFFESR_Q_R[2]
.sym 24141 command_data[7]
.sym 24142 command_buffer.0.0.0_WCLKE[0]
.sym 24143 ram_add[1]
.sym 24145 address_reg[3]
.sym 24146 address_reg[2]
.sym 24147 command_data[6]
.sym 24149 command_data[1]
.sym 24150 address_reg[1]
.sym 24151 command_data[4]
.sym 24181 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 24182 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 24196 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 24199 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 24241 command[7]
.sym 24245 command[6]
.sym 24249 command_data[4]
.sym 24251 command_buf_w_ptr[7]
.sym 24256 DE
.sym 24263 command_data[2]
.sym 24264 command_buf_r_ptr[4]
.sym 24265 command_data[3]
.sym 24266 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 24267 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24268 command_buf_r_ptr[6]
.sym 24269 command_buf_w_ptr[0]
.sym 24271 command_data[5]
.sym 24272 command_buf_r_ptr[5]
.sym 24273 command_data[6]
.sym 24274 ram_add[0]
.sym 24282 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24298 command[5]
.sym 24300 command[2]
.sym 24302 command[4]
.sym 24305 command[1]
.sym 24306 command[7]
.sym 24307 command[0]
.sym 24308 command[3]
.sym 24310 command[6]
.sym 24313 command[5]
.sym 24321 command[6]
.sym 24327 command[1]
.sym 24332 command[4]
.sym 24337 command[2]
.sym 24345 command[3]
.sym 24350 command[7]
.sym 24356 command[0]
.sym 24359 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24360 CLK_FAST
.sym 24364 command[5]
.sym 24368 command[4]
.sym 24374 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 24375 command_buf_r_ptr[4]
.sym 24377 command_buf_r_ptr[6]
.sym 24380 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 24381 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 24385 command_buf_r_ptr[5]
.sym 24386 command[2]
.sym 24387 command_data[1]
.sym 24388 command_buffer.0.0.0_WCLKE[0]
.sym 24389 command_data[4]
.sym 24390 address_reg[5]
.sym 24391 command[1]
.sym 24392 command_buf_r_ptr[9]
.sym 24393 command_buffer.0.0.0_RCLKE
.sym 24394 command[3]
.sym 24395 command_data[7]
.sym 24397 command_data[0]
.sym 24487 command[3]
.sym 24491 command[2]
.sym 24497 $PACKER_VCC_NET
.sym 24498 REG[0]$SB_IO_IN
.sym 24508 command_data[0]
.sym 24509 command_buf_w_ptr[9]
.sym 24510 ram_add[5]
.sym 24511 address_reg[6]
.sym 24512 command_buffer.0.0.0_RCLKE
.sym 24513 fb0.0.5.0_RCLKE
.sym 24514 address_reg[9]
.sym 24515 fb0.0.22.0_RCLKE
.sym 24516 ram_add[7]
.sym 24519 fb0.0.16.0_RCLKE
.sym 24520 address_reg[7]
.sym 24610 command[1]
.sym 24614 command[0]
.sym 24620 DATA[2]$SB_IO_IN
.sym 24621 EN_SB_LUT4_I2_O[1]
.sym 24626 DATA[1]$SB_IO_IN
.sym 24632 command_data[4]
.sym 24633 address_reg[3]
.sym 24634 address_reg[2]
.sym 24635 address_reg[1]
.sym 24636 command_buffer.0.0.0_WCLKE[0]
.sym 24637 command_data[1]
.sym 24638 address_reg[2]
.sym 24639 command_data[4]
.sym 24641 command_data[7]
.sym 24642 ram_add[2]
.sym 24643 ram_add[1]
.sym 24651 EN_SB_LUT4_I2_O[0]
.sym 24667 EN_SB_LUT4_I2_O[1]
.sym 24718 EN_SB_LUT4_I2_O[1]
.sym 24720 EN_SB_LUT4_I2_O[0]
.sym 24743 command_buf_w_ptr[4]
.sym 24744 command[0]
.sym 24745 EN_SB_LUT4_I2_O[0]
.sym 24750 command_data[2]
.sym 24751 DATA[0]$SB_IO_IN
.sym 24755 command_data[2]
.sym 24756 ram_add[3]
.sym 24758 fb0.0.0.0_RDATA_1[76]
.sym 24759 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 24760 ram_add[1]
.sym 24761 ram_add[4]
.sym 24762 command_data[3]
.sym 24763 command_data[5]
.sym 24764 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24765 command_data[6]
.sym 24766 ram_add[0]
.sym 24782 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 24788 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24847 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 24848 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24855 fb0.0.0.0_RDATA_1[134]
.sym 24856 fb0.0.0.0_RDATA_1[133]
.sym 24857 fb0.0.0.0_RDATA_1[132]
.sym 24858 fb0.0.0.0_RDATA_1[131]
.sym 24859 fb0.0.0.0_RDATA_1[130]
.sym 24860 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 24861 fb0.0.0.0_RDATA_1[128]
.sym 24868 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 24872 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[1]
.sym 24879 ram_add[6]
.sym 24880 command_data[1]
.sym 24881 command_data[4]
.sym 24882 address_reg[5]
.sym 24883 command_data[7]
.sym 24885 command_data[0]
.sym 24888 command_data[7]
.sym 24889 command_data[0]
.sym 24985 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 24989 address_reg[6]
.sym 24991 address_reg[7]
.sym 24999 $PACKER_VCC_NET
.sym 25001 address_reg[7]
.sym 25002 address_reg[9]
.sym 25003 fb0.0.22.0_RCLKE
.sym 25004 ram_add[7]
.sym 25006 ram_add[0]
.sym 25007 ram_add[5]
.sym 25008 ram_add[7]
.sym 25010 fb0.0.5.0_RCLKE
.sym 25011 address_reg[6]
.sym 25012 address_reg[7]
.sym 25101 fb0.0.0.0_RDATA_1[118]
.sym 25102 fb0.0.0.0_RDATA_1[117]
.sym 25103 fb0.0.0.0_RDATA_1[116]
.sym 25104 fb0.0.0.0_RDATA_1[115]
.sym 25105 fb0.0.0.0_RDATA_1[114]
.sym 25106 fb0.0.0.0_RDATA_1[113]
.sym 25107 fb0.0.0.0_RDATA_1[112]
.sym 25108 DATA[4]$SB_IO_IN
.sym 25115 ram_add[7]
.sym 25124 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25125 ram_add[2]
.sym 25126 address_reg[2]
.sym 25127 address_reg[1]
.sym 25129 command_data[1]
.sym 25131 ram_add[1]
.sym 25132 command_data[4]
.sym 25133 address_reg[3]
.sym 25134 fb0.0.14.0_WCLKE
.sym 25135 fb0.0.0.0_RDATA_1[178]
.sym 25239 command_data[2]
.sym 25241 command_data[3]
.sym 25248 command_data[5]
.sym 25250 command_data[6]
.sym 25251 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 25252 command_data[2]
.sym 25253 ram_add[1]
.sym 25254 ram_add[3]
.sym 25255 command_data[3]
.sym 25256 ram_add[4]
.sym 25257 fb0.0.0.0_RDATA_1[76]
.sym 25258 ram_add[2]
.sym 25347 fb0.0.0.0_RDATA_1[78]
.sym 25348 fb0.0.0.0_RDATA_1[77]
.sym 25349 fb0.0.0.0_RDATA_1[76]
.sym 25350 fb0.0.0.0_RDATA_1[75]
.sym 25351 fb0.0.0.0_RDATA_1[74]
.sym 25352 fb0.0.0.0_RDATA_1[73]
.sym 25353 fb0.0.0.0_RDATA_1[72]
.sym 25362 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 25370 command_data[0]
.sym 25371 command_data[7]
.sym 25373 command_data[4]
.sym 25374 command_data[4]
.sym 25375 fb0.0.0.0_RDATA_1[73]
.sym 25376 command_data[7]
.sym 25377 command_data[1]
.sym 25379 address_reg[5]
.sym 25380 fb0.0.9.0_WCLKE
.sym 25381 command_data[0]
.sym 25478 command_data[6]
.sym 25481 $PACKER_VCC_NET
.sym 25482 address_reg[7]
.sym 25485 address_reg[6]
.sym 25494 ram_add[5]
.sym 25495 address_reg[9]
.sym 25496 address_reg[6]
.sym 25500 ram_add[7]
.sym 25501 address_reg[7]
.sym 25502 fb0.0.5.0_RCLKE
.sym 25503 fb0.0.22.0_RCLKE
.sym 25504 address_reg[7]
.sym 25593 fb0.0.0.0_RDATA_1[142]
.sym 25594 fb0.0.0.0_RDATA_1[141]
.sym 25595 fb0.0.0.0_RDATA_1[140]
.sym 25596 fb0.0.0.0_RDATA_1[139]
.sym 25597 fb0.0.0.0_RDATA_1[138]
.sym 25598 fb0.0.0.0_RDATA_1[137]
.sym 25599 fb0.0.0.0_RDATA_1[136]
.sym 25600 command_data[1]
.sym 25615 ram_add[7]
.sym 25616 fb0.0.0.0_RDATA_1[42]
.sym 25617 command_data[4]
.sym 25618 ram_add[2]
.sym 25619 address_reg[1]
.sym 25621 address_reg[3]
.sym 25622 command_data[1]
.sym 25623 address_reg[2]
.sym 25624 ram_add[1]
.sym 25625 address_reg[3]
.sym 25626 address_reg[2]
.sym 25627 fb0.0.0.0_RDATA_1[178]
.sym 25724 command_data[4]
.sym 25729 command_data[2]
.sym 25732 fb0.0.0.0_RDATA_1[136]
.sym 25733 command_data[3]
.sym 25738 fb0.0.0.0_RDATA_1[141]
.sym 25739 ram_add[1]
.sym 25740 command_data[2]
.sym 25742 command_data[6]
.sym 25743 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 25744 command_data[2]
.sym 25746 ram_add[4]
.sym 25747 command_data[3]
.sym 25748 command_data[5]
.sym 25750 ram_add[2]
.sym 25839 fb0.0.0.0_RDATA_1[182]
.sym 25840 fb0.0.0.0_RDATA_1[181]
.sym 25841 fb0.0.0.0_RDATA_1[180]
.sym 25842 fb0.0.0.0_RDATA_1[179]
.sym 25843 fb0.0.0.0_RDATA_1[178]
.sym 25844 fb0.0.0.0_RDATA_1[177]
.sym 25845 fb0.0.0.0_RDATA_1[176]
.sym 25860 ram_add[3]
.sym 25862 command_data[0]
.sym 25865 command_data[4]
.sym 25867 command_data[0]
.sym 25870 command_data[1]
.sym 25871 address_reg[5]
.sym 25873 command_data[7]
.sym 25978 address_reg[7]
.sym 25979 address_reg[6]
.sym 25985 ram_add[0]
.sym 25986 ram_add[5]
.sym 25992 ram_add[7]
.sym 25995 fb0.0.5.0_RCLKE
.sym 25996 address_reg[7]
.sym 26085 fb0.0.0.0_RDATA_1[150]
.sym 26086 fb0.0.0.0_RDATA_1[149]
.sym 26087 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 26088 fb0.0.0.0_RDATA_1[147]
.sym 26089 fb0.0.0.0_RDATA_1[146]
.sym 26090 fb0.0.0.0_RDATA_1[145]
.sym 26091 fb0.0.0.0_RDATA_1[144]
.sym 26096 ram_add[7]
.sym 26097 ram_add[3]
.sym 26109 ram_add[1]
.sym 26110 command_data[4]
.sym 26111 address_reg[1]
.sym 26113 address_reg[3]
.sym 26114 address_reg[2]
.sym 26119 fb0.0.0.0_RDATA_1[42]
.sym 26219 command_data[2]
.sym 26221 command_data[3]
.sym 26222 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 26230 fb0.0.0.0_RDATA_1[149]
.sym 26231 ram_add[2]
.sym 26232 command_data[3]
.sym 26233 command_data[2]
.sym 26235 command_data[6]
.sym 26236 command_data[5]
.sym 26331 fb0.0.0.0_RDATA_1[46]
.sym 26332 fb0.0.0.0_RDATA_1[45]
.sym 26333 fb0.0.0.0_RDATA_1[44]
.sym 26334 fb0.0.0.0_RDATA_1[43]
.sym 26335 fb0.0.0.0_RDATA_1[42]
.sym 26336 fb0.0.0.0_RDATA_1[41]
.sym 26337 fb0.0.0.0_RDATA_1[40]
.sym 26348 ram_add[3]
.sym 26355 command_data[1]
.sym 26356 fb0.0.5.0_WCLKE
.sym 26359 command_data[0]
.sym 26360 fb0.0.5.0_MASK
.sym 26361 command_data[7]
.sym 26363 address_reg[5]
.sym 26466 fb0.0.0.0_RDATA_1[40]
.sym 26467 address_reg[7]
.sym 26498 $PACKER_VCC_NET
.sym 26511 $PACKER_VCC_NET
.sym 26527 VSYNC_SB_LUT4_O_I3
.sym 26528 $PACKER_VCC_NET
.sym 26531 blue[1]$SB_IO_OUT
.sym 26545 VSYNC_SB_LUT4_O_I3
.sym 26549 blue[1]$SB_IO_OUT
.sym 26552 $PACKER_VCC_NET
.sym 26587 HSYNC$SB_IO_OUT
.sym 26595 ram_add[1]
.sym 26596 $PACKER_VCC_NET
.sym 26597 $PACKER_VCC_NET
.sym 26598 ram_add[6]
.sym 26600 ram_add[4]
.sym 26602 ram_add[7]
.sym 26605 ram_add[0]
.sym 26606 ram_add[3]
.sym 26608 $PACKER_VCC_NET
.sym 26611 fb0.0.20.0_RCLKE
.sym 26616 ram_add[2]
.sym 26618 ram_add[5]
.sym 26627 RW$SB_IO_IN
.sym 26629 VSYNC_SB_LUT4_O_I3
.sym 26637 $PACKER_VCC_NET
.sym 26638 $PACKER_VCC_NET
.sym 26639 $PACKER_VCC_NET
.sym 26640 $PACKER_VCC_NET
.sym 26641 $PACKER_VCC_NET
.sym 26642 $PACKER_VCC_NET
.sym 26643 $PACKER_VCC_NET
.sym 26644 $PACKER_VCC_NET
.sym 26645 ram_add[0]
.sym 26646 ram_add[1]
.sym 26648 ram_add[2]
.sym 26649 ram_add[3]
.sym 26650 ram_add[4]
.sym 26651 ram_add[5]
.sym 26652 ram_add[6]
.sym 26653 ram_add[7]
.sym 26656 CLK_FAST
.sym 26657 fb0.0.20.0_RCLKE
.sym 26658 $PACKER_VCC_NET
.sym 26674 blue[1]$SB_IO_OUT
.sym 26678 ram_add[6]
.sym 26692 ram_add[5]
.sym 26704 RW$SB_IO_IN
.sym 26709 fb0.0.0.0_RDATA_1[165]
.sym 26715 fb0.0.0.0_RDATA_1[162]
.sym 26716 ram_add[2]
.sym 26720 fb0.0.0.0_RDATA[4]
.sym 26721 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 26723 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 26724 $PACKER_VCC_NET
.sym 26725 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 26735 address_reg[5]
.sym 26737 address_reg[3]
.sym 26738 address_reg[6]
.sym 26739 address_reg[7]
.sym 26741 command_data[6]
.sym 26742 command_data[5]
.sym 26743 command_data[7]
.sym 26744 command_data[0]
.sym 26746 fb0.0.20.0_WCLKE
.sym 26748 $PACKER_VCC_NET
.sym 26750 command_data[4]
.sym 26752 command_data[1]
.sym 26754 address_reg[0]
.sym 26755 command_data[2]
.sym 26757 address_reg[1]
.sym 26758 fb0.0.20.0_MASK
.sym 26759 address_reg[2]
.sym 26763 address_reg[4]
.sym 26765 command_data[3]
.sym 26766 fb0.0.20.0_MASK
.sym 26775 fb0.0.20.0_MASK
.sym 26776 fb0.0.20.0_MASK
.sym 26777 fb0.0.20.0_MASK
.sym 26778 fb0.0.20.0_MASK
.sym 26779 fb0.0.20.0_MASK
.sym 26780 fb0.0.20.0_MASK
.sym 26781 fb0.0.20.0_MASK
.sym 26782 fb0.0.20.0_MASK
.sym 26783 address_reg[0]
.sym 26784 address_reg[1]
.sym 26786 address_reg[2]
.sym 26787 address_reg[3]
.sym 26788 address_reg[4]
.sym 26789 address_reg[5]
.sym 26790 address_reg[6]
.sym 26791 address_reg[7]
.sym 26794 CLK_FAST
.sym 26795 fb0.0.20.0_WCLKE
.sym 26796 command_data[0]
.sym 26797 command_data[1]
.sym 26798 command_data[2]
.sym 26799 command_data[3]
.sym 26800 command_data[4]
.sym 26801 command_data[5]
.sym 26802 command_data[6]
.sym 26803 command_data[7]
.sym 26804 $PACKER_VCC_NET
.sym 26809 address_reg[5]
.sym 26811 ram_add[4]
.sym 26812 fb0.0.20.0_WCLKE
.sym 26813 address_reg[3]
.sym 26816 VSYNC_SB_LUT4_O_I3
.sym 26817 $PACKER_VCC_NET
.sym 26818 command_data[4]
.sym 26819 command_data[7]
.sym 26820 $PACKER_VCC_NET
.sym 26822 $PACKER_VCC_NET
.sym 26824 fb0.0.0.0_RDATA_1[164]
.sym 26825 $PACKER_VCC_NET
.sym 26829 ram_add_SB_LUT4_O_7_I1[9]
.sym 26840 ram_add[4]
.sym 26843 ram_add[1]
.sym 26846 ram_add[3]
.sym 26849 ram_add[6]
.sym 26851 ram_add[0]
.sym 26853 ram_add[7]
.sym 26855 fb0.0.0.0_RCLKE
.sym 26859 $PACKER_VCC_NET
.sym 26860 ram_add[2]
.sym 26862 ram_add[5]
.sym 26866 $PACKER_VCC_NET
.sym 26867 $PACKER_VCC_NET
.sym 26871 ram_add_SB_LUT4_O_7_I1[9]
.sym 26872 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 26873 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 26874 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 26875 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 26876 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 26877 $PACKER_VCC_NET
.sym 26878 $PACKER_VCC_NET
.sym 26879 $PACKER_VCC_NET
.sym 26880 $PACKER_VCC_NET
.sym 26881 $PACKER_VCC_NET
.sym 26882 $PACKER_VCC_NET
.sym 26883 $PACKER_VCC_NET
.sym 26884 $PACKER_VCC_NET
.sym 26885 ram_add[0]
.sym 26886 ram_add[1]
.sym 26888 ram_add[2]
.sym 26889 ram_add[3]
.sym 26890 ram_add[4]
.sym 26891 ram_add[5]
.sym 26892 ram_add[6]
.sym 26893 ram_add[7]
.sym 26896 CLK_FAST
.sym 26897 fb0.0.0.0_RCLKE
.sym 26898 $PACKER_VCC_NET
.sym 26911 XPOS[3]
.sym 26913 XPOS[2]
.sym 26914 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 26916 ram_add[4]
.sym 26922 XPOS[4]
.sym 26923 fb0.0.0.0_RDATA[3]
.sym 26928 ram_add[5]
.sym 26929 fb0.0.0.0_RDATA_1[68]
.sym 26931 timings.sy_SB_DFFESR_Q_R
.sym 26932 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 26933 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 26934 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 26940 command_data[1]
.sym 26941 address_reg[5]
.sym 26942 address_reg[0]
.sym 26943 command_data[2]
.sym 26945 command_data[0]
.sym 26947 address_reg[6]
.sym 26953 command_data[3]
.sym 26955 command_data[6]
.sym 26956 address_reg[2]
.sym 26957 command_data[4]
.sym 26958 command_data[7]
.sym 26959 $PACKER_VCC_NET
.sym 26960 command_data[5]
.sym 26961 address_reg[1]
.sym 26962 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 26963 address_reg[4]
.sym 26964 address_reg[3]
.sym 26966 fb0.0.0.0_WCLKE
.sym 26968 address_reg[7]
.sym 26970 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 26973 YPOS[2]
.sym 26974 YPOS[3]
.sym 26975 YPOS[4]
.sym 26976 YPOS[5]
.sym 26977 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 26978 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 26979 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 26980 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 26981 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 26982 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 26983 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 26984 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 26985 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 26986 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 26987 address_reg[0]
.sym 26988 address_reg[1]
.sym 26990 address_reg[2]
.sym 26991 address_reg[3]
.sym 26992 address_reg[4]
.sym 26993 address_reg[5]
.sym 26994 address_reg[6]
.sym 26995 address_reg[7]
.sym 26998 CLK_FAST
.sym 26999 fb0.0.0.0_WCLKE
.sym 27000 command_data[0]
.sym 27001 command_data[1]
.sym 27002 command_data[2]
.sym 27003 command_data[3]
.sym 27004 command_data[4]
.sym 27005 command_data[5]
.sym 27006 command_data[6]
.sym 27007 command_data[7]
.sym 27008 $PACKER_VCC_NET
.sym 27009 ram_add[6]
.sym 27010 ram_add[0]
.sym 27011 ram_add[0]
.sym 27012 ram_add[6]
.sym 27013 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 27014 XPOS[8]
.sym 27015 XPOS[3]
.sym 27016 ram_add[0]
.sym 27018 XPOS[9]
.sym 27019 fb0.0.0.0_RDATA[5]
.sym 27020 ram_add[6]
.sym 27021 command_data[0]
.sym 27023 ram_add[6]
.sym 27024 ram_add_SB_LUT4_O_7_I1[9]
.sym 27025 ram_add_SB_LUT4_O_7_I1[0]
.sym 27031 RW$SB_IO_IN
.sym 27034 fb0.0.0.0_RDATA_1[69]
.sym 27035 fb0.0.0.0_RDATA_1[165]
.sym 27036 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 27041 ram_add[3]
.sym 27042 ram_add[4]
.sym 27043 fb0.0.8.0_RCLKE
.sym 27046 ram_add[2]
.sym 27049 $PACKER_VCC_NET
.sym 27051 ram_add[6]
.sym 27052 ram_add[1]
.sym 27054 $PACKER_VCC_NET
.sym 27056 ram_add[7]
.sym 27066 ram_add[5]
.sym 27071 ram_add[0]
.sym 27072 $PACKER_VCC_NET
.sym 27073 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 27074 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27075 timings.sy_SB_DFFESR_Q_R
.sym 27076 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 27077 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 27078 fb0.0.8.0_WCLKE
.sym 27079 ram_add_SB_LUT4_O_7_I1[0]
.sym 27080 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 27081 $PACKER_VCC_NET
.sym 27082 $PACKER_VCC_NET
.sym 27083 $PACKER_VCC_NET
.sym 27084 $PACKER_VCC_NET
.sym 27085 $PACKER_VCC_NET
.sym 27086 $PACKER_VCC_NET
.sym 27087 $PACKER_VCC_NET
.sym 27088 $PACKER_VCC_NET
.sym 27089 ram_add[0]
.sym 27090 ram_add[1]
.sym 27092 ram_add[2]
.sym 27093 ram_add[3]
.sym 27094 ram_add[4]
.sym 27095 ram_add[5]
.sym 27096 ram_add[6]
.sym 27097 ram_add[7]
.sym 27100 CLK_FAST
.sym 27101 fb0.0.8.0_RCLKE
.sym 27102 $PACKER_VCC_NET
.sym 27115 XPOS[1]
.sym 27116 ram_add[4]
.sym 27117 ram_add[6]
.sym 27119 fb0.0.20.0_MASK
.sym 27121 command_data[3]
.sym 27122 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 27124 ram_add[7]
.sym 27126 address_reg[9]
.sym 27127 YPOS[2]
.sym 27128 $PACKER_VCC_NET
.sym 27129 YPOS[3]
.sym 27130 fb0.0.8.0_WCLKE
.sym 27131 address_reg[10]
.sym 27133 YPOS[5]
.sym 27134 fb0.0.0.0_RDATA_1[162]
.sym 27135 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 27137 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 27138 fb0.0.0.0_RDATA[4]
.sym 27145 fb0.0.8.0_WCLKE
.sym 27146 command_data[7]
.sym 27147 $PACKER_VCC_NET
.sym 27149 command_data[6]
.sym 27150 address_reg[4]
.sym 27151 command_data[5]
.sym 27152 command_data[4]
.sym 27153 address_reg[6]
.sym 27154 address_reg[3]
.sym 27155 address_reg[2]
.sym 27156 command_data[0]
.sym 27158 address_reg[7]
.sym 27159 address_reg[5]
.sym 27163 command_data[2]
.sym 27166 fb0.0.8.0_MASK
.sym 27169 address_reg[0]
.sym 27171 command_data[1]
.sym 27172 address_reg[1]
.sym 27173 command_data[3]
.sym 27174 fb0.0.8.0_MASK
.sym 27175 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 27177 ram_add_SB_LUT4_O_5_I1[1]
.sym 27179 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 27180 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 27181 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 27183 fb0.0.8.0_MASK
.sym 27184 fb0.0.8.0_MASK
.sym 27185 fb0.0.8.0_MASK
.sym 27186 fb0.0.8.0_MASK
.sym 27187 fb0.0.8.0_MASK
.sym 27188 fb0.0.8.0_MASK
.sym 27189 fb0.0.8.0_MASK
.sym 27190 fb0.0.8.0_MASK
.sym 27191 address_reg[0]
.sym 27192 address_reg[1]
.sym 27194 address_reg[2]
.sym 27195 address_reg[3]
.sym 27196 address_reg[4]
.sym 27197 address_reg[5]
.sym 27198 address_reg[6]
.sym 27199 address_reg[7]
.sym 27202 CLK_FAST
.sym 27203 fb0.0.8.0_WCLKE
.sym 27204 command_data[0]
.sym 27205 command_data[1]
.sym 27206 command_data[2]
.sym 27207 command_data[3]
.sym 27208 command_data[4]
.sym 27209 command_data[5]
.sym 27210 command_data[6]
.sym 27211 command_data[7]
.sym 27212 $PACKER_VCC_NET
.sym 27215 address_reg[4]
.sym 27217 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 27218 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 27220 address_reg[3]
.sym 27221 address_reg[11]
.sym 27222 ram_add[2]
.sym 27224 ram_add[1]
.sym 27225 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[0]
.sym 27226 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27227 address_reg[8]
.sym 27229 $PACKER_VCC_NET
.sym 27230 fb0.0.0.0_RDATA_1[97]
.sym 27232 $PACKER_VCC_NET
.sym 27233 $PACKER_VCC_NET
.sym 27234 fb0.0.0.0_RDATA_1[67]
.sym 27235 command_data[6]
.sym 27240 ram_add[3]
.sym 27245 ram_add[5]
.sym 27246 ram_add[4]
.sym 27249 ram_add[1]
.sym 27250 ram_add[2]
.sym 27251 ram_add[3]
.sym 27253 ram_add[6]
.sym 27258 $PACKER_VCC_NET
.sym 27259 ram_add[0]
.sym 27260 ram_add[7]
.sym 27263 fb0.0.12.0_RCLKE
.sym 27266 $PACKER_VCC_NET
.sym 27278 scrolled_ypos[1]
.sym 27279 scrolled_ypos[2]
.sym 27280 line[0]
.sym 27281 line[1]
.sym 27282 line[2]
.sym 27283 line[3]
.sym 27284 line[4]
.sym 27285 $PACKER_VCC_NET
.sym 27286 $PACKER_VCC_NET
.sym 27287 $PACKER_VCC_NET
.sym 27288 $PACKER_VCC_NET
.sym 27289 $PACKER_VCC_NET
.sym 27290 $PACKER_VCC_NET
.sym 27291 $PACKER_VCC_NET
.sym 27292 $PACKER_VCC_NET
.sym 27293 ram_add[0]
.sym 27294 ram_add[1]
.sym 27296 ram_add[2]
.sym 27297 ram_add[3]
.sym 27298 ram_add[4]
.sym 27299 ram_add[5]
.sym 27300 ram_add[6]
.sym 27301 ram_add[7]
.sym 27304 CLK_FAST
.sym 27305 fb0.0.12.0_RCLKE
.sym 27306 $PACKER_VCC_NET
.sym 27322 ram_add[2]
.sym 27325 address_reg[6]
.sym 27327 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27329 ram_add[5]
.sym 27330 ram_add[4]
.sym 27331 ram_add[4]
.sym 27333 address_reg[4]
.sym 27334 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27335 address_reg[5]
.sym 27336 address_reg[4]
.sym 27337 fb0.0.0.0_RDATA_1[68]
.sym 27338 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 27339 ram_add[6]
.sym 27340 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 27341 fb0.0.0.0_RDATA_1[102]
.sym 27342 fb0.0.12.0_WCLKE
.sym 27349 command_data[0]
.sym 27350 address_reg[6]
.sym 27351 command_data[2]
.sym 27356 address_reg[5]
.sym 27359 command_data[1]
.sym 27360 command_data[4]
.sym 27361 command_data[3]
.sym 27363 address_reg[3]
.sym 27364 address_reg[4]
.sym 27365 fb0.0.12.0_WCLKE
.sym 27366 fb0.0.12.0_WCLKE_SB_LUT4_I3_O
.sym 27367 $PACKER_VCC_NET
.sym 27368 command_data[5]
.sym 27369 address_reg[1]
.sym 27370 address_reg[2]
.sym 27371 command_data[7]
.sym 27372 command_data[6]
.sym 27373 address_reg[0]
.sym 27374 fb0.0.12.0_WCLKE_SB_LUT4_I3_O
.sym 27376 address_reg[7]
.sym 27379 line[5]
.sym 27380 line[6]
.sym 27381 vscroll_reg[4]
.sym 27382 fb0.0.12.0_WCLKE_SB_LUT4_I3_O
.sym 27383 vscroll_reg[6]
.sym 27384 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 27385 vscroll_reg[3]
.sym 27386 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[2]
.sym 27387 fb0.0.12.0_WCLKE_SB_LUT4_I3_O
.sym 27388 fb0.0.12.0_WCLKE_SB_LUT4_I3_O
.sym 27389 fb0.0.12.0_WCLKE_SB_LUT4_I3_O
.sym 27390 fb0.0.12.0_WCLKE_SB_LUT4_I3_O
.sym 27391 fb0.0.12.0_WCLKE_SB_LUT4_I3_O
.sym 27392 fb0.0.12.0_WCLKE_SB_LUT4_I3_O
.sym 27393 fb0.0.12.0_WCLKE_SB_LUT4_I3_O
.sym 27394 fb0.0.12.0_WCLKE_SB_LUT4_I3_O
.sym 27395 address_reg[0]
.sym 27396 address_reg[1]
.sym 27398 address_reg[2]
.sym 27399 address_reg[3]
.sym 27400 address_reg[4]
.sym 27401 address_reg[5]
.sym 27402 address_reg[6]
.sym 27403 address_reg[7]
.sym 27406 CLK_FAST
.sym 27407 fb0.0.12.0_WCLKE
.sym 27408 command_data[0]
.sym 27409 command_data[1]
.sym 27410 command_data[2]
.sym 27411 command_data[3]
.sym 27412 command_data[4]
.sym 27413 command_data[5]
.sym 27414 command_data[6]
.sym 27415 command_data[7]
.sym 27416 $PACKER_VCC_NET
.sym 27423 command_data[0]
.sym 27424 line[0]
.sym 27425 fb0.0.0.0_RDATA_1[66]
.sym 27426 line[4]
.sym 27431 show_cursor
.sym 27432 address_reg[5]
.sym 27434 fb0.0.0.0_RDATA_1[101]
.sym 27435 RW$SB_IO_IN
.sym 27436 fb0.0.0.0_RDATA_1[100]
.sym 27438 fb0.0.0.0_RDATA_1[99]
.sym 27439 address_reg[9]
.sym 27440 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[2]
.sym 27442 fb0.0.0.0_RDATA_1[69]
.sym 27444 fb0.0.0.0_RDATA_1[96]
.sym 27450 ram_add[4]
.sym 27454 ram_add[0]
.sym 27455 ram_add[1]
.sym 27459 $PACKER_VCC_NET
.sym 27460 ram_add[5]
.sym 27462 $PACKER_VCC_NET
.sym 27464 ram_add[7]
.sym 27467 ram_add[3]
.sym 27468 ram_add[2]
.sym 27476 fb0.0.15.0_RCLKE
.sym 27477 ram_add[6]
.sym 27481 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 27482 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 27483 fb0.0.12.0_RCLKE
.sym 27484 fb0.0.15.0_RCLKE
.sym 27485 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 27486 fb0.0.12.0_WCLKE
.sym 27487 fb0.0.0.0_RCLKE
.sym 27488 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 27489 $PACKER_VCC_NET
.sym 27490 $PACKER_VCC_NET
.sym 27491 $PACKER_VCC_NET
.sym 27492 $PACKER_VCC_NET
.sym 27493 $PACKER_VCC_NET
.sym 27494 $PACKER_VCC_NET
.sym 27495 $PACKER_VCC_NET
.sym 27496 $PACKER_VCC_NET
.sym 27497 ram_add[0]
.sym 27498 ram_add[1]
.sym 27500 ram_add[2]
.sym 27501 ram_add[3]
.sym 27502 ram_add[4]
.sym 27503 ram_add[5]
.sym 27504 ram_add[6]
.sym 27505 ram_add[7]
.sym 27508 CLK_FAST
.sym 27509 fb0.0.15.0_RCLKE
.sym 27510 $PACKER_VCC_NET
.sym 27523 address_reg[10]
.sym 27524 ram_add[4]
.sym 27525 address_reg[12]
.sym 27526 ram_add[5]
.sym 27529 address_reg[9]
.sym 27530 ram_add[0]
.sym 27531 address_reg[11]
.sym 27542 command_buffer.0.0.0_RCLKE
.sym 27543 fb0.0.0.0_RDATA_1[162]
.sym 27544 $PACKER_VCC_NET
.sym 27545 fb0.0.0.0_RDATA_1[126]
.sym 27546 fb0.0.0.0_RDATA[4]
.sym 27551 address_reg[3]
.sym 27553 address_reg[1]
.sym 27554 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27555 $PACKER_VCC_NET
.sym 27556 command_data[7]
.sym 27557 address_reg[7]
.sym 27558 address_reg[2]
.sym 27559 command_data[5]
.sym 27560 command_data[4]
.sym 27562 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27563 address_reg[4]
.sym 27564 address_reg[5]
.sym 27569 fb0.0.15.0_WCLKE
.sym 27571 command_data[2]
.sym 27572 address_reg[6]
.sym 27573 command_data[6]
.sym 27575 command_data[1]
.sym 27576 command_data[0]
.sym 27579 address_reg[0]
.sym 27581 command_data[3]
.sym 27583 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 27584 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 27586 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 27587 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 27588 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 27591 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27592 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27593 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27594 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27595 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27596 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27597 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27598 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27599 address_reg[0]
.sym 27600 address_reg[1]
.sym 27602 address_reg[2]
.sym 27603 address_reg[3]
.sym 27604 address_reg[4]
.sym 27605 address_reg[5]
.sym 27606 address_reg[6]
.sym 27607 address_reg[7]
.sym 27610 CLK_FAST
.sym 27611 fb0.0.15.0_WCLKE
.sym 27612 command_data[0]
.sym 27613 command_data[1]
.sym 27614 command_data[2]
.sym 27615 command_data[3]
.sym 27616 command_data[4]
.sym 27617 command_data[5]
.sym 27618 command_data[6]
.sym 27619 command_data[7]
.sym 27620 $PACKER_VCC_NET
.sym 27625 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 27626 command_data[1]
.sym 27627 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 27628 command_data[6]
.sym 27630 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 27631 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 27632 command_data[7]
.sym 27633 address_reg[8]
.sym 27635 ram_add[1]
.sym 27636 address_reg[1]
.sym 27637 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 27638 address_reg[1]
.sym 27639 fb0.0.0.0_RDATA_1[97]
.sym 27641 $PACKER_VCC_NET
.sym 27642 command_data[6]
.sym 27643 command_buf_w_ptr[6]
.sym 27644 fb0.0.0.0_RDATA_1[122]
.sym 27645 fb0.0.0.0_RDATA_1[118]
.sym 27646 $PACKER_VCC_NET
.sym 27647 $PACKER_VCC_NET
.sym 27648 ram_add[3]
.sym 27659 command_buf_r_ptr[7]
.sym 27660 command_buf_r_ptr[8]
.sym 27661 command_buf_r_ptr[6]
.sym 27662 command_buf_r_ptr[9]
.sym 27669 command_buf_r_ptr[1]
.sym 27671 command_buf_r_ptr[5]
.sym 27674 data_tmp[10]
.sym 27675 command_buf_r_ptr[3]
.sym 27677 command_buf_r_ptr[4]
.sym 27680 command_buffer.0.0.0_RCLKE
.sym 27681 command_buf_r_ptr[2]
.sym 27682 $PACKER_VCC_NET
.sym 27683 command_buf_r_ptr[0]
.sym 27685 fb0.0.9.0_RCLKE
.sym 27686 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 27687 fb0.0.14.0_RCLKE
.sym 27688 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 27690 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 27691 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 27692 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 27701 command_buf_r_ptr[0]
.sym 27702 command_buf_r_ptr[1]
.sym 27704 command_buf_r_ptr[2]
.sym 27705 command_buf_r_ptr[3]
.sym 27706 command_buf_r_ptr[4]
.sym 27707 command_buf_r_ptr[5]
.sym 27708 command_buf_r_ptr[6]
.sym 27709 command_buf_r_ptr[7]
.sym 27710 command_buf_r_ptr[8]
.sym 27711 command_buf_r_ptr[9]
.sym 27712 CLK_FAST
.sym 27713 command_buffer.0.0.0_RCLKE
.sym 27714 $PACKER_VCC_NET
.sym 27722 data_tmp[10]
.sym 27724 fb0.0.0.0_RDATA_1[144]
.sym 27725 fb0.0.0.0_RDATA_1[144]
.sym 27727 command_buf_r_ptr[6]
.sym 27729 ram_add[0]
.sym 27730 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 27731 command_buf_r_ptr[5]
.sym 27734 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 27735 command_buf_r_ptr[7]
.sym 27739 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 27740 command_buf_r_ptr[0]
.sym 27742 data_tmp[8]
.sym 27743 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 27744 ram_add[4]
.sym 27745 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 27746 address_reg[4]
.sym 27747 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 27748 fb0.0.9.0_RCLKE
.sym 27749 command_buf_w_ptr[8]
.sym 27750 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 27764 command_buf_w_ptr[9]
.sym 27765 data_tmp[8]
.sym 27768 command_buf_w_ptr[7]
.sym 27772 command_buf_w_ptr[4]
.sym 27774 command_buf_w_ptr[8]
.sym 27775 command_buf_w_ptr[5]
.sym 27776 command_buf_w_ptr[2]
.sym 27777 command_buf_w_ptr[3]
.sym 27778 data_tmp[9]
.sym 27780 command_buf_w_ptr[1]
.sym 27781 command_buf_w_ptr[6]
.sym 27782 command_buffer.0.0.0_WCLKE[0]
.sym 27784 $PACKER_VCC_NET
.sym 27785 command_buf_w_ptr[0]
.sym 27787 fb0.0.5.0_RCLKE
.sym 27788 fb0.0.22.0_RCLKE
.sym 27789 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 27790 fb0.0.16.0_RCLKE
.sym 27791 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 27792 fb0.0.17.0_RCLKE
.sym 27793 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 27794 fb0.0.18.0_RCLKE
.sym 27803 command_buf_w_ptr[0]
.sym 27804 command_buf_w_ptr[1]
.sym 27806 command_buf_w_ptr[2]
.sym 27807 command_buf_w_ptr[3]
.sym 27808 command_buf_w_ptr[4]
.sym 27809 command_buf_w_ptr[5]
.sym 27810 command_buf_w_ptr[6]
.sym 27811 command_buf_w_ptr[7]
.sym 27812 command_buf_w_ptr[8]
.sym 27813 command_buf_w_ptr[9]
.sym 27814 CLK_CPU$SB_IO_IN_$glb_clk
.sym 27815 command_buffer.0.0.0_WCLKE[0]
.sym 27817 data_tmp[8]
.sym 27821 data_tmp[9]
.sym 27824 $PACKER_VCC_NET
.sym 27830 command_buf_r_ptr[9]
.sym 27831 command_data[0]
.sym 27832 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 27836 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 27838 command_data[4]
.sym 27839 command_data[7]
.sym 27841 fb0.0.14.0_RCLKE
.sym 27842 data_tmp[6]
.sym 27843 command_buf_r_ptr[7]
.sym 27844 data_tmp[9]
.sym 27845 fb0.0.0.0_RDATA_1[100]
.sym 27846 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 27847 fb0.0.0.0_RDATA_1[99]
.sym 27848 RW$SB_IO_IN
.sym 27849 command_buf_r_ptr[2]
.sym 27850 DATA[7]$SB_IO_IN
.sym 27851 command_buf_r_ptr[3]
.sym 27852 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 27857 command_buf_r_ptr[3]
.sym 27861 command_buf_r_ptr[5]
.sym 27865 data_tmp[6]
.sym 27868 command_buf_r_ptr[7]
.sym 27869 command_buf_r_ptr[4]
.sym 27870 $PACKER_VCC_NET
.sym 27871 command_buf_r_ptr[6]
.sym 27873 command_buf_r_ptr[1]
.sym 27874 command_buf_r_ptr[2]
.sym 27878 command_buf_r_ptr[0]
.sym 27881 command_buf_r_ptr[8]
.sym 27882 command_buf_r_ptr[9]
.sym 27883 data_tmp[7]
.sym 27884 command_buffer.0.0.0_RCLKE
.sym 27889 data_tmp[4]
.sym 27890 data_tmp[8]
.sym 27891 data_tmp[7]
.sym 27892 data_tmp[5]
.sym 27893 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 27894 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 27895 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 27905 command_buf_r_ptr[0]
.sym 27906 command_buf_r_ptr[1]
.sym 27908 command_buf_r_ptr[2]
.sym 27909 command_buf_r_ptr[3]
.sym 27910 command_buf_r_ptr[4]
.sym 27911 command_buf_r_ptr[5]
.sym 27912 command_buf_r_ptr[6]
.sym 27913 command_buf_r_ptr[7]
.sym 27914 command_buf_r_ptr[8]
.sym 27915 command_buf_r_ptr[9]
.sym 27916 CLK_FAST
.sym 27917 command_buffer.0.0.0_RCLKE
.sym 27918 $PACKER_VCC_NET
.sym 27922 data_tmp[7]
.sym 27926 data_tmp[6]
.sym 27931 ram_add[5]
.sym 27934 fb0.0.16.0_RCLKE
.sym 27935 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 27936 DE
.sym 27938 fb0.0.5.0_RCLKE
.sym 27939 fb0.0.3.0_RCLKE
.sym 27940 fb0.0.22.0_RCLKE
.sym 27941 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 27943 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 27944 command_buf_w_ptr[3]
.sym 27945 fb0.0.0.0_RDATA_1[116]
.sym 27946 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 27947 command_buf_r_ptr[8]
.sym 27948 fb0.0.0.0_RDATA_1[179]
.sym 27949 fb0.0.17.0_RCLKE
.sym 27950 fb0.0.0.0_RDATA[4]
.sym 27951 fb0.0.0.0_RDATA_1[115]
.sym 27952 $PACKER_VCC_NET
.sym 27953 fb0.0.18.0_RCLKE
.sym 27954 command_buf_w_ptr[2]
.sym 27959 command_buf_w_ptr[3]
.sym 27960 command_buf_w_ptr[2]
.sym 27961 command_buffer.0.0.0_WCLKE[0]
.sym 27969 command_buf_w_ptr[0]
.sym 27972 $PACKER_VCC_NET
.sym 27975 command_buf_w_ptr[5]
.sym 27976 command_buf_w_ptr[8]
.sym 27978 data_tmp[5]
.sym 27981 command_buf_w_ptr[1]
.sym 27983 data_tmp[4]
.sym 27985 command_buf_w_ptr[6]
.sym 27986 command_buf_w_ptr[9]
.sym 27989 command_buf_w_ptr[4]
.sym 27990 command_buf_w_ptr[7]
.sym 27991 data_tmp[6]
.sym 27992 data_tmp[9]
.sym 27993 data_tmp[2]
.sym 27994 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 27996 data_tmp[10]
.sym 27997 data_tmp[1]
.sym 27998 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28007 command_buf_w_ptr[0]
.sym 28008 command_buf_w_ptr[1]
.sym 28010 command_buf_w_ptr[2]
.sym 28011 command_buf_w_ptr[3]
.sym 28012 command_buf_w_ptr[4]
.sym 28013 command_buf_w_ptr[5]
.sym 28014 command_buf_w_ptr[6]
.sym 28015 command_buf_w_ptr[7]
.sym 28016 command_buf_w_ptr[8]
.sym 28017 command_buf_w_ptr[9]
.sym 28018 CLK_CPU$SB_IO_IN_$glb_clk
.sym 28019 command_buffer.0.0.0_WCLKE[0]
.sym 28021 data_tmp[4]
.sym 28025 data_tmp[5]
.sym 28028 $PACKER_VCC_NET
.sym 28033 command_data[7]
.sym 28034 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 28035 command_buffer.0.0.0_WCLKE[0]
.sym 28036 ram_add[2]
.sym 28039 command_data[4]
.sym 28040 address_reg[1]
.sym 28041 command_data[6]
.sym 28043 command_data[1]
.sym 28045 $PACKER_VCC_NET
.sym 28046 command_buf_w_ptr[8]
.sym 28047 address_reg[1]
.sym 28048 $PACKER_VCC_NET
.sym 28049 $PACKER_VCC_NET
.sym 28050 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28052 fb0.0.0.0_RDATA_1[118]
.sym 28054 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 28056 ram_add[3]
.sym 28061 command_buf_r_ptr[5]
.sym 28062 data_tmp[2]
.sym 28063 command_buf_r_ptr[9]
.sym 28069 command_buf_r_ptr[4]
.sym 28072 command_buf_r_ptr[7]
.sym 28073 command_buf_r_ptr[6]
.sym 28077 command_buf_r_ptr[1]
.sym 28078 command_buf_r_ptr[2]
.sym 28079 command_buffer.0.0.0_RCLKE
.sym 28083 command_buf_r_ptr[3]
.sym 28085 command_buf_r_ptr[8]
.sym 28087 data_tmp[3]
.sym 28090 $PACKER_VCC_NET
.sym 28091 command_buf_r_ptr[0]
.sym 28093 data_tmp[0]
.sym 28094 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 28095 data_tmp[3]
.sym 28096 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 28100 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 28109 command_buf_r_ptr[0]
.sym 28110 command_buf_r_ptr[1]
.sym 28112 command_buf_r_ptr[2]
.sym 28113 command_buf_r_ptr[3]
.sym 28114 command_buf_r_ptr[4]
.sym 28115 command_buf_r_ptr[5]
.sym 28116 command_buf_r_ptr[6]
.sym 28117 command_buf_r_ptr[7]
.sym 28118 command_buf_r_ptr[8]
.sym 28119 command_buf_r_ptr[9]
.sym 28120 CLK_FAST
.sym 28121 command_buffer.0.0.0_RCLKE
.sym 28122 $PACKER_VCC_NET
.sym 28126 data_tmp[3]
.sym 28130 data_tmp[2]
.sym 28135 ram_add[3]
.sym 28136 ram_add[4]
.sym 28139 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28140 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28141 ram_add[1]
.sym 28143 DATA[6]$SB_IO_IN
.sym 28144 fb0.0.0.0_RDATA_1[76]
.sym 28146 data_tmp[2]
.sym 28147 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 28148 ram_add[6]
.sym 28149 fb0.0.0.0_RDATA_1[134]
.sym 28150 fb0.0.0.0_RDATA_1[182]
.sym 28151 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 28153 ram_add[4]
.sym 28154 address_reg[4]
.sym 28156 fb0.0.9.0_RCLKE
.sym 28157 fb0.0.0.0_RDATA_1[78]
.sym 28164 command_buf_w_ptr[6]
.sym 28167 command_buf_w_ptr[9]
.sym 28168 command_buf_w_ptr[4]
.sym 28169 command_buf_w_ptr[7]
.sym 28174 command_buffer.0.0.0_WCLKE[0]
.sym 28177 data_tmp[1]
.sym 28180 command_buf_w_ptr[2]
.sym 28181 command_buf_w_ptr[1]
.sym 28183 $PACKER_VCC_NET
.sym 28184 command_buf_w_ptr[8]
.sym 28187 data_tmp[0]
.sym 28190 command_buf_w_ptr[3]
.sym 28193 command_buf_w_ptr[0]
.sym 28194 command_buf_w_ptr[5]
.sym 28198 fb0.0.16.0_WCLKE
.sym 28201 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[1]
.sym 28211 command_buf_w_ptr[0]
.sym 28212 command_buf_w_ptr[1]
.sym 28214 command_buf_w_ptr[2]
.sym 28215 command_buf_w_ptr[3]
.sym 28216 command_buf_w_ptr[4]
.sym 28217 command_buf_w_ptr[5]
.sym 28218 command_buf_w_ptr[6]
.sym 28219 command_buf_w_ptr[7]
.sym 28220 command_buf_w_ptr[8]
.sym 28221 command_buf_w_ptr[9]
.sym 28222 CLK_CPU$SB_IO_IN_$glb_clk
.sym 28223 command_buffer.0.0.0_WCLKE[0]
.sym 28225 data_tmp[0]
.sym 28229 data_tmp[1]
.sym 28232 $PACKER_VCC_NET
.sym 28235 ram_add[0]
.sym 28236 ram_add[6]
.sym 28237 ram_add[6]
.sym 28241 command_data[4]
.sym 28242 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 28243 command_data[0]
.sym 28245 command_buf_w_ptr[7]
.sym 28247 command_data[7]
.sym 28248 command_buf_w_ptr[6]
.sym 28249 fb0.0.14.0_RCLKE
.sym 28250 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 28254 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 28258 DATA[7]$SB_IO_IN
.sym 28260 fb0.0.0.0_RDATA_1[132]
.sym 28265 ram_add[5]
.sym 28271 ram_add[7]
.sym 28275 $PACKER_VCC_NET
.sym 28276 fb0.0.16.0_RCLKE
.sym 28277 ram_add[0]
.sym 28278 $PACKER_VCC_NET
.sym 28279 ram_add[2]
.sym 28280 ram_add[1]
.sym 28283 ram_add[3]
.sym 28286 ram_add[6]
.sym 28291 ram_add[4]
.sym 28300 fb0.0.14.0_WCLKE
.sym 28303 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28305 $PACKER_VCC_NET
.sym 28306 $PACKER_VCC_NET
.sym 28307 $PACKER_VCC_NET
.sym 28308 $PACKER_VCC_NET
.sym 28309 $PACKER_VCC_NET
.sym 28310 $PACKER_VCC_NET
.sym 28311 $PACKER_VCC_NET
.sym 28312 $PACKER_VCC_NET
.sym 28313 ram_add[0]
.sym 28314 ram_add[1]
.sym 28316 ram_add[2]
.sym 28317 ram_add[3]
.sym 28318 ram_add[4]
.sym 28319 ram_add[5]
.sym 28320 ram_add[6]
.sym 28321 ram_add[7]
.sym 28324 CLK_FAST
.sym 28325 fb0.0.16.0_RCLKE
.sym 28326 $PACKER_VCC_NET
.sym 28342 fb0.0.0.0_RDATA_1[18]
.sym 28345 ram_add[0]
.sym 28348 ram_add[5]
.sym 28351 fb0.0.0.0_RDATA_1[177]
.sym 28352 address_reg[0]
.sym 28353 fb0.0.0.0_RDATA_1[176]
.sym 28354 fb0.0.18.0_RCLKE
.sym 28355 $PACKER_VCC_NET
.sym 28356 fb0.0.0.0_RDATA_1[179]
.sym 28357 fb0.0.0.0_RDATA_1[116]
.sym 28359 fb0.0.0.0_RDATA_1[115]
.sym 28360 $PACKER_VCC_NET
.sym 28361 fb0.0.0.0_RDATA_1[138]
.sym 28362 fb0.0.17.0_RCLKE
.sym 28367 address_reg[3]
.sym 28369 address_reg[1]
.sym 28370 command_data[3]
.sym 28371 command_data[2]
.sym 28372 address_reg[6]
.sym 28373 command_data[6]
.sym 28374 address_reg[2]
.sym 28375 command_data[7]
.sym 28376 command_data[4]
.sym 28378 fb0.0.16.0_WCLKE
.sym 28379 command_data[5]
.sym 28380 $PACKER_VCC_NET
.sym 28381 address_reg[4]
.sym 28382 address_reg[7]
.sym 28385 command_data[0]
.sym 28386 command_data[1]
.sym 28390 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28391 address_reg[0]
.sym 28396 address_reg[5]
.sym 28398 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28399 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 28404 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 28405 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 28407 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28408 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28409 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28410 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28411 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28412 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28413 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28414 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28415 address_reg[0]
.sym 28416 address_reg[1]
.sym 28418 address_reg[2]
.sym 28419 address_reg[3]
.sym 28420 address_reg[4]
.sym 28421 address_reg[5]
.sym 28422 address_reg[6]
.sym 28423 address_reg[7]
.sym 28426 CLK_FAST
.sym 28427 fb0.0.16.0_WCLKE
.sym 28428 command_data[0]
.sym 28429 command_data[1]
.sym 28430 command_data[2]
.sym 28431 command_data[3]
.sym 28432 command_data[4]
.sym 28433 command_data[5]
.sym 28434 command_data[6]
.sym 28435 command_data[7]
.sym 28436 $PACKER_VCC_NET
.sym 28439 address_reg[4]
.sym 28441 command_data[4]
.sym 28442 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28443 fb0.0.0.0_RDATA_1[178]
.sym 28444 fb0.0.14.0_WCLKE
.sym 28447 fb0.0.0.0_RDATA_1[133]
.sym 28449 ram_add[2]
.sym 28451 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 28453 $PACKER_VCC_NET
.sym 28455 address_reg[1]
.sym 28457 $PACKER_VCC_NET
.sym 28458 fb0.0.0.0_RDATA_1[131]
.sym 28459 $PACKER_VCC_NET
.sym 28460 fb0.0.0.0_RDATA_1[118]
.sym 28461 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28462 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 28464 ram_add[3]
.sym 28469 ram_add[3]
.sym 28470 ram_add[2]
.sym 28473 ram_add[1]
.sym 28474 ram_add[6]
.sym 28475 ram_add[7]
.sym 28476 ram_add[4]
.sym 28479 ram_add[0]
.sym 28493 $PACKER_VCC_NET
.sym 28496 fb0.0.14.0_RCLKE
.sym 28498 $PACKER_VCC_NET
.sym 28500 ram_add[5]
.sym 28504 fb0.0.9.0_WCLKE
.sym 28507 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28509 $PACKER_VCC_NET
.sym 28510 $PACKER_VCC_NET
.sym 28511 $PACKER_VCC_NET
.sym 28512 $PACKER_VCC_NET
.sym 28513 $PACKER_VCC_NET
.sym 28514 $PACKER_VCC_NET
.sym 28515 $PACKER_VCC_NET
.sym 28516 $PACKER_VCC_NET
.sym 28517 ram_add[0]
.sym 28518 ram_add[1]
.sym 28520 ram_add[2]
.sym 28521 ram_add[3]
.sym 28522 ram_add[4]
.sym 28523 ram_add[5]
.sym 28524 ram_add[6]
.sym 28525 ram_add[7]
.sym 28528 CLK_FAST
.sym 28529 fb0.0.14.0_RCLKE
.sym 28530 $PACKER_VCC_NET
.sym 28539 DATA[7]$SB_IO_IN
.sym 28543 ram_add[3]
.sym 28544 ram_add[2]
.sym 28545 ram_add[2]
.sym 28547 ram_add[4]
.sym 28552 ram_add[1]
.sym 28556 ram_add[6]
.sym 28557 fb0.0.0.0_RDATA_1[78]
.sym 28558 address_reg[4]
.sym 28559 fb0.0.0.0_RDATA_1[77]
.sym 28560 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28561 ram_add[4]
.sym 28562 fb0.0.9.0_RCLKE
.sym 28563 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 28564 fb0.0.0.0_RDATA_1[181]
.sym 28565 fb0.0.0.0_RDATA_1[182]
.sym 28572 command_data[3]
.sym 28573 command_data[4]
.sym 28574 command_data[1]
.sym 28575 address_reg[7]
.sym 28577 command_data[0]
.sym 28579 address_reg[0]
.sym 28581 address_reg[4]
.sym 28583 command_data[7]
.sym 28584 address_reg[5]
.sym 28585 address_reg[6]
.sym 28586 command_data[2]
.sym 28587 address_reg[3]
.sym 28590 address_reg[2]
.sym 28591 $PACKER_VCC_NET
.sym 28592 command_data[5]
.sym 28593 address_reg[1]
.sym 28596 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28598 fb0.0.14.0_WCLKE
.sym 28599 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28602 command_data[6]
.sym 28606 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 28608 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 28611 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28612 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28613 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28614 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28615 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28616 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28617 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28618 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28619 address_reg[0]
.sym 28620 address_reg[1]
.sym 28622 address_reg[2]
.sym 28623 address_reg[3]
.sym 28624 address_reg[4]
.sym 28625 address_reg[5]
.sym 28626 address_reg[6]
.sym 28627 address_reg[7]
.sym 28630 CLK_FAST
.sym 28631 fb0.0.14.0_WCLKE
.sym 28632 command_data[0]
.sym 28633 command_data[1]
.sym 28634 command_data[2]
.sym 28635 command_data[3]
.sym 28636 command_data[4]
.sym 28637 command_data[5]
.sym 28638 command_data[6]
.sym 28639 command_data[7]
.sym 28640 $PACKER_VCC_NET
.sym 28648 fb0.0.9.0_WCLKE
.sym 28650 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 28651 fb0.0.0.0_RDATA_1[73]
.sym 28655 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 28656 command_data[1]
.sym 28657 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 28658 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 28660 fb0.0.0.0_RDATA_1[72]
.sym 28662 fb0.0.0.0_RDATA_1[45]
.sym 28664 fb0.0.0.0_RDATA_1[180]
.sym 28665 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28666 fb0.0.0.0_RDATA_1[41]
.sym 28675 ram_add[7]
.sym 28678 ram_add[2]
.sym 28679 $PACKER_VCC_NET
.sym 28684 ram_add[1]
.sym 28685 ram_add[0]
.sym 28686 $PACKER_VCC_NET
.sym 28687 $PACKER_VCC_NET
.sym 28688 ram_add[5]
.sym 28691 ram_add[3]
.sym 28694 ram_add[6]
.sym 28699 ram_add[4]
.sym 28700 fb0.0.9.0_RCLKE
.sym 28705 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 28707 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 28710 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28712 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 28713 $PACKER_VCC_NET
.sym 28714 $PACKER_VCC_NET
.sym 28715 $PACKER_VCC_NET
.sym 28716 $PACKER_VCC_NET
.sym 28717 $PACKER_VCC_NET
.sym 28718 $PACKER_VCC_NET
.sym 28719 $PACKER_VCC_NET
.sym 28720 $PACKER_VCC_NET
.sym 28721 ram_add[0]
.sym 28722 ram_add[1]
.sym 28724 ram_add[2]
.sym 28725 ram_add[3]
.sym 28726 ram_add[4]
.sym 28727 ram_add[5]
.sym 28728 ram_add[6]
.sym 28729 ram_add[7]
.sym 28732 CLK_FAST
.sym 28733 fb0.0.9.0_RCLKE
.sym 28734 $PACKER_VCC_NET
.sym 28744 fb0.0.0.0_RDATA_1[44]
.sym 28745 fb0.0.0.0_RDATA_1[44]
.sym 28747 ram_add[5]
.sym 28759 $PACKER_VCC_NET
.sym 28760 $PACKER_VCC_NET
.sym 28761 fb0.0.0.0_RDATA_1[176]
.sym 28762 address_reg[9]
.sym 28763 fb0.0.0.0_RDATA_1[177]
.sym 28764 fb0.0.0.0_RDATA_1[179]
.sym 28765 fb0.0.0.0_RDATA_1[146]
.sym 28766 fb0.0.17.0_RCLKE
.sym 28767 fb0.0.0.0_RDATA_1[139]
.sym 28768 address_reg[0]
.sym 28769 fb0.0.0.0_RDATA_1[138]
.sym 28770 fb0.0.18.0_RCLKE
.sym 28775 address_reg[3]
.sym 28777 address_reg[1]
.sym 28778 address_reg[2]
.sym 28779 address_reg[7]
.sym 28780 command_data[5]
.sym 28782 address_reg[6]
.sym 28784 command_data[2]
.sym 28785 address_reg[4]
.sym 28787 command_data[3]
.sym 28788 $PACKER_VCC_NET
.sym 28790 command_data[6]
.sym 28791 address_reg[5]
.sym 28795 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28798 command_data[7]
.sym 28799 address_reg[0]
.sym 28800 command_data[0]
.sym 28802 fb0.0.9.0_WCLKE
.sym 28803 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28804 command_data[4]
.sym 28805 command_data[1]
.sym 28807 fb0.0.17.0_WCLKE
.sym 28808 fb0.0.17.0_MASK
.sym 28815 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28816 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28817 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28818 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28819 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28820 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28821 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28822 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28823 address_reg[0]
.sym 28824 address_reg[1]
.sym 28826 address_reg[2]
.sym 28827 address_reg[3]
.sym 28828 address_reg[4]
.sym 28829 address_reg[5]
.sym 28830 address_reg[6]
.sym 28831 address_reg[7]
.sym 28834 CLK_FAST
.sym 28835 fb0.0.9.0_WCLKE
.sym 28836 command_data[0]
.sym 28837 command_data[1]
.sym 28838 command_data[2]
.sym 28839 command_data[3]
.sym 28840 command_data[4]
.sym 28841 command_data[5]
.sym 28842 command_data[6]
.sym 28843 command_data[7]
.sym 28844 $PACKER_VCC_NET
.sym 28850 fb0.0.0.0_RDATA_1[42]
.sym 28856 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 28861 $PACKER_VCC_NET
.sym 28862 fb0.0.0.0_RDATA_1[137]
.sym 28863 address_reg[1]
.sym 28866 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 28867 $PACKER_VCC_NET
.sym 28868 fb0.0.0.0_RDATA_1[142]
.sym 28870 fb0.0.0.0_RDATA_1[145]
.sym 28871 $PACKER_VCC_NET
.sym 28872 fb0.0.0.0_RDATA_1[140]
.sym 28881 ram_add[7]
.sym 28883 ram_add[3]
.sym 28885 ram_add[4]
.sym 28887 ram_add[2]
.sym 28892 ram_add[1]
.sym 28893 ram_add[5]
.sym 28896 ram_add[6]
.sym 28897 $PACKER_VCC_NET
.sym 28898 $PACKER_VCC_NET
.sym 28903 ram_add[0]
.sym 28904 fb0.0.17.0_RCLKE
.sym 28917 $PACKER_VCC_NET
.sym 28918 $PACKER_VCC_NET
.sym 28919 $PACKER_VCC_NET
.sym 28920 $PACKER_VCC_NET
.sym 28921 $PACKER_VCC_NET
.sym 28922 $PACKER_VCC_NET
.sym 28923 $PACKER_VCC_NET
.sym 28924 $PACKER_VCC_NET
.sym 28925 ram_add[0]
.sym 28926 ram_add[1]
.sym 28928 ram_add[2]
.sym 28929 ram_add[3]
.sym 28930 ram_add[4]
.sym 28931 ram_add[5]
.sym 28932 ram_add[6]
.sym 28933 ram_add[7]
.sym 28936 CLK_FAST
.sym 28937 fb0.0.17.0_RCLKE
.sym 28938 $PACKER_VCC_NET
.sym 28949 fb0.0.0.0_RDATA_1[144]
.sym 28951 ram_add[4]
.sym 28958 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 28960 ram_add[1]
.sym 28963 $PACKER_VCC_NET
.sym 28965 fb0.0.0.0_RDATA_1[182]
.sym 28966 fb0.0.0.0_RDATA_1[150]
.sym 28967 fb0.0.0.0_RDATA_1[181]
.sym 28969 ram_add[4]
.sym 28970 fb0.0.0.0_RDATA_1[46]
.sym 28971 fb0.0.0.0_RDATA_1[43]
.sym 28974 $PACKER_VCC_NET
.sym 28979 address_reg[5]
.sym 28980 command_data[3]
.sym 28981 command_data[0]
.sym 28983 address_reg[7]
.sym 28986 address_reg[6]
.sym 28987 command_data[7]
.sym 28988 fb0.0.17.0_MASK
.sym 28992 command_data[4]
.sym 28993 command_data[1]
.sym 28994 command_data[2]
.sym 28995 address_reg[3]
.sym 28996 address_reg[4]
.sym 28998 address_reg[2]
.sym 28999 $PACKER_VCC_NET
.sym 29000 command_data[5]
.sym 29001 address_reg[1]
.sym 29006 fb0.0.17.0_WCLKE
.sym 29007 address_reg[0]
.sym 29009 fb0.0.17.0_MASK
.sym 29010 command_data[6]
.sym 29011 fb0.0.22.0_WCLKE
.sym 29014 fb0.0.22.0_MASK
.sym 29019 fb0.0.17.0_MASK
.sym 29020 fb0.0.17.0_MASK
.sym 29021 fb0.0.17.0_MASK
.sym 29022 fb0.0.17.0_MASK
.sym 29023 fb0.0.17.0_MASK
.sym 29024 fb0.0.17.0_MASK
.sym 29025 fb0.0.17.0_MASK
.sym 29026 fb0.0.17.0_MASK
.sym 29027 address_reg[0]
.sym 29028 address_reg[1]
.sym 29030 address_reg[2]
.sym 29031 address_reg[3]
.sym 29032 address_reg[4]
.sym 29033 address_reg[5]
.sym 29034 address_reg[6]
.sym 29035 address_reg[7]
.sym 29038 CLK_FAST
.sym 29039 fb0.0.17.0_WCLKE
.sym 29040 command_data[0]
.sym 29041 command_data[1]
.sym 29042 command_data[2]
.sym 29043 command_data[3]
.sym 29044 command_data[4]
.sym 29045 command_data[5]
.sym 29046 command_data[6]
.sym 29047 command_data[7]
.sym 29048 $PACKER_VCC_NET
.sym 29070 fb0.0.0.0_RDATA_1[45]
.sym 29072 fb0.0.17.0_WCLKE
.sym 29074 fb0.0.0.0_RDATA_1[41]
.sym 29076 fb0.0.0.0_RDATA_1[180]
.sym 29081 ram_add[5]
.sym 29085 ram_add[1]
.sym 29087 ram_add[7]
.sym 29092 fb0.0.22.0_RCLKE
.sym 29094 ram_add[3]
.sym 29095 ram_add[2]
.sym 29096 $PACKER_VCC_NET
.sym 29100 $PACKER_VCC_NET
.sym 29101 $PACKER_VCC_NET
.sym 29104 ram_add[6]
.sym 29107 ram_add[4]
.sym 29111 ram_add[0]
.sym 29121 $PACKER_VCC_NET
.sym 29122 $PACKER_VCC_NET
.sym 29123 $PACKER_VCC_NET
.sym 29124 $PACKER_VCC_NET
.sym 29125 $PACKER_VCC_NET
.sym 29126 $PACKER_VCC_NET
.sym 29127 $PACKER_VCC_NET
.sym 29128 $PACKER_VCC_NET
.sym 29129 ram_add[0]
.sym 29130 ram_add[1]
.sym 29132 ram_add[2]
.sym 29133 ram_add[3]
.sym 29134 ram_add[4]
.sym 29135 ram_add[5]
.sym 29136 ram_add[6]
.sym 29137 ram_add[7]
.sym 29140 CLK_FAST
.sym 29141 fb0.0.22.0_RCLKE
.sym 29142 $PACKER_VCC_NET
.sym 29160 address_reg[9]
.sym 29167 fb0.0.0.0_RDATA_1[179]
.sym 29170 address_reg[9]
.sym 29171 fb0.0.0.0_RDATA_1[177]
.sym 29172 address_reg[0]
.sym 29173 fb0.0.0.0_RDATA_1[176]
.sym 29174 fb0.0.18.0_RCLKE
.sym 29176 $PACKER_VCC_NET
.sym 29177 fb0.0.0.0_RDATA_1[146]
.sym 29183 command_data[4]
.sym 29184 address_reg[6]
.sym 29185 address_reg[1]
.sym 29186 fb0.0.22.0_MASK
.sym 29187 address_reg[3]
.sym 29188 command_data[5]
.sym 29189 address_reg[7]
.sym 29190 command_data[1]
.sym 29192 command_data[2]
.sym 29194 fb0.0.22.0_MASK
.sym 29195 command_data[3]
.sym 29196 $PACKER_VCC_NET
.sym 29197 address_reg[2]
.sym 29198 command_data[6]
.sym 29199 address_reg[5]
.sym 29200 address_reg[4]
.sym 29203 command_data[0]
.sym 29207 address_reg[0]
.sym 29209 command_data[7]
.sym 29210 fb0.0.22.0_WCLKE
.sym 29216 fb0.0.18.0_MASK
.sym 29222 fb0.0.18.0_WCLKE
.sym 29223 fb0.0.22.0_MASK
.sym 29224 fb0.0.22.0_MASK
.sym 29225 fb0.0.22.0_MASK
.sym 29226 fb0.0.22.0_MASK
.sym 29227 fb0.0.22.0_MASK
.sym 29228 fb0.0.22.0_MASK
.sym 29229 fb0.0.22.0_MASK
.sym 29230 fb0.0.22.0_MASK
.sym 29231 address_reg[0]
.sym 29232 address_reg[1]
.sym 29234 address_reg[2]
.sym 29235 address_reg[3]
.sym 29236 address_reg[4]
.sym 29237 address_reg[5]
.sym 29238 address_reg[6]
.sym 29239 address_reg[7]
.sym 29242 CLK_FAST
.sym 29243 fb0.0.22.0_WCLKE
.sym 29244 command_data[0]
.sym 29245 command_data[1]
.sym 29246 command_data[2]
.sym 29247 command_data[3]
.sym 29248 command_data[4]
.sym 29249 command_data[5]
.sym 29250 command_data[6]
.sym 29251 command_data[7]
.sym 29252 $PACKER_VCC_NET
.sym 29270 fb0.0.0.0_RDATA_1[145]
.sym 29271 address_reg[1]
.sym 29274 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 29276 fb0.0.22.0_WCLKE
.sym 29278 $PACKER_VCC_NET
.sym 29289 ram_add[3]
.sym 29294 ram_add[1]
.sym 29295 ram_add[2]
.sym 29298 ram_add[7]
.sym 29299 ram_add[4]
.sym 29301 ram_add[5]
.sym 29304 ram_add[6]
.sym 29308 $PACKER_VCC_NET
.sym 29311 ram_add[0]
.sym 29312 fb0.0.18.0_RCLKE
.sym 29314 $PACKER_VCC_NET
.sym 29316 $PACKER_VCC_NET
.sym 29323 fb0.0.5.0_MASK
.sym 29324 fb0.0.5.0_WCLKE
.sym 29325 $PACKER_VCC_NET
.sym 29326 $PACKER_VCC_NET
.sym 29327 $PACKER_VCC_NET
.sym 29328 $PACKER_VCC_NET
.sym 29329 $PACKER_VCC_NET
.sym 29330 $PACKER_VCC_NET
.sym 29331 $PACKER_VCC_NET
.sym 29332 $PACKER_VCC_NET
.sym 29333 ram_add[0]
.sym 29334 ram_add[1]
.sym 29336 ram_add[2]
.sym 29337 ram_add[3]
.sym 29338 ram_add[4]
.sym 29339 ram_add[5]
.sym 29340 ram_add[6]
.sym 29341 ram_add[7]
.sym 29344 CLK_FAST
.sym 29345 fb0.0.18.0_RCLKE
.sym 29346 $PACKER_VCC_NET
.sym 29366 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 29371 $PACKER_VCC_NET
.sym 29372 address_reg[6]
.sym 29373 fb0.0.0.0_RDATA_1[46]
.sym 29375 $PACKER_VCC_NET
.sym 29377 ram_add[4]
.sym 29378 $PACKER_VCC_NET
.sym 29379 fb0.0.0.0_RDATA_1[43]
.sym 29381 fb0.0.0.0_RDATA_1[150]
.sym 29387 address_reg[5]
.sym 29388 command_data[1]
.sym 29389 command_data[4]
.sym 29390 address_reg[6]
.sym 29391 command_data[0]
.sym 29394 command_data[3]
.sym 29396 fb0.0.18.0_MASK
.sym 29397 command_data[7]
.sym 29400 command_data[2]
.sym 29401 address_reg[0]
.sym 29402 address_reg[7]
.sym 29403 command_data[6]
.sym 29404 command_data[5]
.sym 29405 fb0.0.18.0_WCLKE
.sym 29406 fb0.0.18.0_MASK
.sym 29407 address_reg[3]
.sym 29408 address_reg[4]
.sym 29409 address_reg[1]
.sym 29410 address_reg[2]
.sym 29416 $PACKER_VCC_NET
.sym 29427 fb0.0.18.0_MASK
.sym 29428 fb0.0.18.0_MASK
.sym 29429 fb0.0.18.0_MASK
.sym 29430 fb0.0.18.0_MASK
.sym 29431 fb0.0.18.0_MASK
.sym 29432 fb0.0.18.0_MASK
.sym 29433 fb0.0.18.0_MASK
.sym 29434 fb0.0.18.0_MASK
.sym 29435 address_reg[0]
.sym 29436 address_reg[1]
.sym 29438 address_reg[2]
.sym 29439 address_reg[3]
.sym 29440 address_reg[4]
.sym 29441 address_reg[5]
.sym 29442 address_reg[6]
.sym 29443 address_reg[7]
.sym 29446 CLK_FAST
.sym 29447 fb0.0.18.0_WCLKE
.sym 29448 command_data[0]
.sym 29449 command_data[1]
.sym 29450 command_data[2]
.sym 29451 command_data[3]
.sym 29452 command_data[4]
.sym 29453 command_data[5]
.sym 29454 command_data[6]
.sym 29455 command_data[7]
.sym 29456 $PACKER_VCC_NET
.sym 29460 ram_add[6]
.sym 29462 fb0.0.5.0_MASK
.sym 29466 fb0.0.5.0_WCLKE
.sym 29471 fb0.0.0.0_RDATA_1[147]
.sym 29474 fb0.0.0.0_RDATA_1[41]
.sym 29481 fb0.0.5.0_MASK
.sym 29482 fb0.0.0.0_RDATA_1[45]
.sym 29489 ram_add[5]
.sym 29490 ram_add[0]
.sym 29495 ram_add[7]
.sym 29498 ram_add[3]
.sym 29500 fb0.0.5.0_RCLKE
.sym 29502 ram_add[1]
.sym 29506 ram_add[2]
.sym 29509 $PACKER_VCC_NET
.sym 29512 ram_add[6]
.sym 29513 $PACKER_VCC_NET
.sym 29515 ram_add[4]
.sym 29516 $PACKER_VCC_NET
.sym 29524 fast_counter
.sym 29529 $PACKER_VCC_NET
.sym 29530 $PACKER_VCC_NET
.sym 29531 $PACKER_VCC_NET
.sym 29532 $PACKER_VCC_NET
.sym 29533 $PACKER_VCC_NET
.sym 29534 $PACKER_VCC_NET
.sym 29535 $PACKER_VCC_NET
.sym 29536 $PACKER_VCC_NET
.sym 29537 ram_add[0]
.sym 29538 ram_add[1]
.sym 29540 ram_add[2]
.sym 29541 ram_add[3]
.sym 29542 ram_add[4]
.sym 29543 ram_add[5]
.sym 29544 ram_add[6]
.sym 29545 ram_add[7]
.sym 29548 CLK_FAST
.sym 29549 fb0.0.5.0_RCLKE
.sym 29550 $PACKER_VCC_NET
.sym 29580 address_reg[0]
.sym 29591 command_data[6]
.sym 29592 command_data[5]
.sym 29593 address_reg[1]
.sym 29595 address_reg[3]
.sym 29596 command_data[3]
.sym 29597 command_data[2]
.sym 29598 address_reg[2]
.sym 29599 address_reg[6]
.sym 29600 address_reg[7]
.sym 29602 command_data[4]
.sym 29603 address_reg[0]
.sym 29604 $PACKER_VCC_NET
.sym 29607 address_reg[5]
.sym 29608 address_reg[4]
.sym 29611 command_data[0]
.sym 29615 command_data[1]
.sym 29618 fb0.0.5.0_WCLKE
.sym 29619 fb0.0.5.0_MASK
.sym 29621 command_data[7]
.sym 29622 fb0.0.5.0_MASK
.sym 29627 fb0.0.5.0_MASK
.sym 29628 fb0.0.5.0_MASK
.sym 29629 fb0.0.5.0_MASK
.sym 29630 fb0.0.5.0_MASK
.sym 29631 fb0.0.5.0_MASK
.sym 29632 fb0.0.5.0_MASK
.sym 29633 fb0.0.5.0_MASK
.sym 29634 fb0.0.5.0_MASK
.sym 29635 address_reg[0]
.sym 29636 address_reg[1]
.sym 29638 address_reg[2]
.sym 29639 address_reg[3]
.sym 29640 address_reg[4]
.sym 29641 address_reg[5]
.sym 29642 address_reg[6]
.sym 29643 address_reg[7]
.sym 29646 CLK_FAST
.sym 29647 fb0.0.5.0_WCLKE
.sym 29648 command_data[0]
.sym 29649 command_data[1]
.sym 29650 command_data[2]
.sym 29651 command_data[3]
.sym 29652 command_data[4]
.sym 29653 command_data[5]
.sym 29654 command_data[6]
.sym 29655 command_data[7]
.sym 29656 $PACKER_VCC_NET
.sym 29697 fast_counter
.sym 29698 $PACKER_VCC_NET
.sym 29707 $PACKER_VCC_NET
.sym 29710 fast_counter
.sym 29728 HSYNC$SB_IO_OUT
.sym 29743 HSYNC$SB_IO_OUT
.sym 29759 fgcolor[1]
.sym 29803 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 29804 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 29806 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 29807 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 29812 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 29820 $PACKER_VCC_NET
.sym 29822 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 29824 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 29825 $PACKER_VCC_NET
.sym 29826 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 29827 $nextpnr_ICESTORM_LC_4$O
.sym 29830 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 29833 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 29835 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 29836 $PACKER_VCC_NET
.sym 29839 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 29842 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 29845 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 29847 $PACKER_VCC_NET
.sym 29848 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 29851 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 29853 $PACKER_VCC_NET
.sym 29854 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 29857 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 29859 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 29860 $PACKER_VCC_NET
.sym 29863 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 29865 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 29866 $PACKER_VCC_NET
.sym 29869 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 29872 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 29896 $PACKER_VCC_NET
.sym 29905 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 29906 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 29914 $PACKER_VCC_NET
.sym 29920 $PACKER_VCC_NET
.sym 29928 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 29937 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 29939 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 29942 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 29944 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 29946 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 29952 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 29953 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 29958 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 29969 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 29975 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 29991 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 29992 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 29993 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 29994 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 30041 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 30047 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 30050 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 30062 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 30063 red_SB_DFFSR_Q_R
.sym 30064 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30065 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 30066 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 30068 command_data[0]
.sym 30071 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 30072 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30073 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 30074 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 30075 fb0.0.20.0_RCLKE
.sym 30082 ram_add_SB_LUT4_O_7_I1[0]
.sym 30084 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 30086 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 30087 $PACKER_VCC_NET
.sym 30093 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 30095 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 30104 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 30111 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30112 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 30113 $nextpnr_ICESTORM_LC_2$O
.sym 30115 ram_add_SB_LUT4_O_7_I1[0]
.sym 30119 ram_add_SB_LUT4_O_7_I1[1]
.sym 30122 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 30125 ram_add_SB_LUT4_O_7_I1[2]
.sym 30127 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30131 ram_add_SB_LUT4_O_7_I1[3]
.sym 30133 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 30137 ram_add_SB_LUT4_O_7_I1[4]
.sym 30139 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 30143 ram_add_SB_LUT4_O_7_I1[5]
.sym 30145 $PACKER_VCC_NET
.sym 30146 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 30149 ram_add_SB_LUT4_O_7_I1[6]
.sym 30151 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 30152 $PACKER_VCC_NET
.sym 30155 ram_add_SB_LUT4_O_7_I1[7]
.sym 30157 $PACKER_VCC_NET
.sym 30158 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 30168 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 30169 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30170 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 30176 ram_add_SB_LUT4_O_7_I1[0]
.sym 30183 $PACKER_VCC_NET
.sym 30187 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 30188 fb0.0.0.0_RDATA_1[163]
.sym 30191 timings.sy_SB_DFFESR_Q_R
.sym 30198 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 30199 ram_add_SB_LUT4_O_7_I1[7]
.sym 30205 $PACKER_VCC_NET
.sym 30208 YPOS[4]
.sym 30211 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30218 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30220 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 30224 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 30231 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30232 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30236 ram_add_SB_LUT4_O_7_I1[8]
.sym 30238 $PACKER_VCC_NET
.sym 30239 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 30242 $nextpnr_ICESTORM_LC_3$I3
.sym 30244 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 30252 $nextpnr_ICESTORM_LC_3$I3
.sym 30257 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30264 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30268 YPOS[4]
.sym 30273 YPOS[4]
.sym 30274 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30276 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30279 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30282 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30286 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 30287 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
.sym 30289 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 30290 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 30291 fb0.0.20.0_MASK
.sym 30293 scrolled_ypos[0]
.sym 30294 ram_add[1]
.sym 30296 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 30302 ram_add[2]
.sym 30304 ram_add_SB_LUT4_O_7_I1[9]
.sym 30306 $PACKER_VCC_NET
.sym 30309 $PACKER_VCC_NET
.sym 30311 ram_add_SB_LUT4_O_7_I1[9]
.sym 30312 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 30319 fb0.0.0.0_RCLKE
.sym 30320 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30321 vscroll_reg[0]
.sym 30331 timings.sy_SB_DFFESR_Q_R
.sym 30338 YPOS[3]
.sym 30339 YPOS[4]
.sym 30345 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30348 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30350 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30353 YPOS[2]
.sym 30354 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30356 YPOS[5]
.sym 30357 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30359 $nextpnr_ICESTORM_LC_10$O
.sym 30362 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30365 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30368 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30371 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30373 YPOS[2]
.sym 30375 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30377 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30379 YPOS[3]
.sym 30381 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30383 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30385 YPOS[4]
.sym 30387 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30389 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30391 YPOS[5]
.sym 30393 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30395 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30397 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30399 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30401 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30404 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30405 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30406 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30407 CLK_PIX_$glb_clk
.sym 30408 timings.sy_SB_DFFESR_Q_R
.sym 30411 fb0.0.24.0_RCLKE
.sym 30413 fb0.0.24.0_RCLKE_SB_LUT4_O_I3[1]
.sym 30414 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 30416 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[0]
.sym 30419 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30421 command_data[6]
.sym 30423 ram_add[3]
.sym 30424 $PACKER_VCC_NET
.sym 30425 $PACKER_VCC_NET
.sym 30426 scrolled_ypos[0]
.sym 30430 $PACKER_VCC_NET
.sym 30431 fb0.0.0.0_RDATA_1[164]
.sym 30432 ram_add_SB_LUT4_O_7_I1[9]
.sym 30434 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30436 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 30438 YPOS[4]
.sym 30441 line[1]
.sym 30444 fb0.0.0.0_RDATA[6]
.sym 30445 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30452 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30453 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30454 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 30455 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30457 address_reg[11]
.sym 30458 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 30459 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
.sym 30460 YPOS[2]
.sym 30461 YPOS[3]
.sym 30462 YPOS[4]
.sym 30463 YPOS[5]
.sym 30464 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30465 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30466 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30470 timings.sy_SB_DFFESR_Q_R
.sym 30471 address_reg[10]
.sym 30473 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 30475 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30477 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30482 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 30485 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30486 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30490 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30492 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 30495 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
.sym 30496 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 30501 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30503 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 30504 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30507 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30508 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30509 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30510 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30513 address_reg[11]
.sym 30514 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 30515 address_reg[10]
.sym 30516 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30522 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30525 YPOS[4]
.sym 30526 YPOS[3]
.sym 30527 YPOS[2]
.sym 30528 YPOS[5]
.sym 30529 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30530 CLK_PIX_$glb_clk
.sym 30531 timings.sy_SB_DFFESR_Q_R
.sym 30532 vscroll_reg[1]
.sym 30533 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[7]
.sym 30534 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[5]
.sym 30535 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[4]
.sym 30536 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[5]
.sym 30537 vscroll_reg[0]
.sym 30538 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[4]
.sym 30539 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[2]
.sym 30543 address_reg[6]
.sym 30544 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30545 ram_add[4]
.sym 30546 address_reg[4]
.sym 30547 ram_add[5]
.sym 30548 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30550 timings.sy_SB_DFFESR_Q_R
.sym 30551 address_reg[2]
.sym 30553 fb0.0.0.0_RDATA[3]
.sym 30554 address_reg[5]
.sym 30555 ram_add[6]
.sym 30556 line[5]
.sym 30558 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 30559 fb0.0.20.0_RCLKE
.sym 30560 command_data[0]
.sym 30562 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 30563 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30574 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30576 line[0]
.sym 30577 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30578 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30579 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30581 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30584 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30585 line[1]
.sym 30587 ram_add_SB_LUT4_O_7_I1[0]
.sym 30593 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30598 YPOS[4]
.sym 30602 timings.sy_SB_DFFESR_Q_R
.sym 30603 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30606 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30607 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30608 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30609 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30619 line[1]
.sym 30621 line[0]
.sym 30630 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30631 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30632 YPOS[4]
.sym 30633 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30638 ram_add_SB_LUT4_O_7_I1[0]
.sym 30643 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30645 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30652 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30653 CLK_PIX_$glb_clk
.sym 30654 timings.sy_SB_DFFESR_Q_R
.sym 30657 ram_add_SB_LUT4_O_5_I1[2]
.sym 30658 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[1]
.sym 30659 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_2_I3[3]
.sym 30660 ram_add_SB_LUT4_O_5_I1[5]
.sym 30661 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[8]
.sym 30662 ram_add_SB_LUT4_O_5_I1[7]
.sym 30666 address_reg[8]
.sym 30670 fb0.0.0.0_RDATA_1[165]
.sym 30674 address_reg[7]
.sym 30675 DE
.sym 30680 ram_add_SB_LUT4_O_5_I1[1]
.sym 30681 fb0.0.0.0_RDATA_1[163]
.sym 30683 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 30687 fb0.0.0.0_RDATA_1[65]
.sym 30688 timings.sy_SB_DFFESR_Q_R
.sym 30689 fb0.0.0.0_RDATA_1[64]
.sym 30690 fb0.0.0.0_RDATA_1[70]
.sym 30696 vscroll_reg[1]
.sym 30697 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30698 vscroll_reg[4]
.sym 30699 YPOS[3]
.sym 30700 vscroll_reg[6]
.sym 30701 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30702 vscroll_reg[3]
.sym 30705 YPOS[2]
.sym 30707 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30708 YPOS[4]
.sym 30709 vscroll_reg[0]
.sym 30710 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30711 YPOS[5]
.sym 30717 vscroll_reg[7]
.sym 30719 vscroll_reg[2]
.sym 30726 vscroll_reg[5]
.sym 30728 vscroll_reg_SB_CARRY_I0_CO[1]
.sym 30730 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30731 vscroll_reg[0]
.sym 30734 vscroll_reg_SB_CARRY_I0_CO[2]
.sym 30736 vscroll_reg[1]
.sym 30737 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30738 vscroll_reg_SB_CARRY_I0_CO[1]
.sym 30740 vscroll_reg_SB_CARRY_I0_CO[3]
.sym 30742 vscroll_reg[2]
.sym 30743 YPOS[2]
.sym 30744 vscroll_reg_SB_CARRY_I0_CO[2]
.sym 30746 vscroll_reg_SB_CARRY_I0_CO[4]
.sym 30748 vscroll_reg[3]
.sym 30749 YPOS[3]
.sym 30750 vscroll_reg_SB_CARRY_I0_CO[3]
.sym 30752 vscroll_reg_SB_CARRY_I0_CO[5]
.sym 30754 YPOS[4]
.sym 30755 vscroll_reg[4]
.sym 30756 vscroll_reg_SB_CARRY_I0_CO[4]
.sym 30758 vscroll_reg_SB_CARRY_I0_CO[6]
.sym 30760 YPOS[5]
.sym 30761 vscroll_reg[5]
.sym 30762 vscroll_reg_SB_CARRY_I0_CO[5]
.sym 30764 vscroll_reg_SB_CARRY_I0_CO[7]
.sym 30766 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30767 vscroll_reg[6]
.sym 30768 vscroll_reg_SB_CARRY_I0_CO[6]
.sym 30770 vscroll_reg_SB_CARRY_I0_CO[8]
.sym 30772 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30773 vscroll_reg[7]
.sym 30774 vscroll_reg_SB_CARRY_I0_CO[7]
.sym 30778 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[7]
.sym 30779 fb0.0.20.0_RCLKE
.sym 30780 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 30781 fb0.0.8.0_RCLKE
.sym 30782 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30783 vscroll_reg[7]
.sym 30784 vscroll_reg[5]
.sym 30785 vscroll_reg[2]
.sym 30790 address_reg[7]
.sym 30792 line[2]
.sym 30793 $PACKER_VCC_NET
.sym 30794 scrolled_ypos[1]
.sym 30795 address_reg[1]
.sym 30796 scrolled_ypos[2]
.sym 30798 line[0]
.sym 30799 address_reg[2]
.sym 30801 address_reg[12]
.sym 30803 fb0.0.0.0_RCLKE
.sym 30804 ram_add_SB_LUT4_O_7_I1[9]
.sym 30805 vscroll_reg_SB_DFFE_Q_E
.sym 30808 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 30809 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 30810 DE
.sym 30811 fb0.0.12.0_RCLKE
.sym 30812 vscroll_reg_SB_DFFE_Q_E
.sym 30814 vscroll_reg_SB_CARRY_I0_CO[8]
.sym 30819 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 30821 vscroll_reg_SB_DFFE_Q_E
.sym 30823 fb0.0.0.0_RDATA_1[67]
.sym 30824 fb0.0.12.0_WCLKE
.sym 30830 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30834 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30837 command_data[6]
.sym 30838 command_data[4]
.sym 30842 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 30845 command_data[3]
.sym 30847 fb0.0.0.0_RDATA_1[123]
.sym 30849 fb0.0.0.0_RDATA_1[64]
.sym 30850 fb0.0.0.0_RDATA_1[120]
.sym 30851 vscroll_reg_SB_CARRY_I0_CO[9]
.sym 30854 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30855 vscroll_reg_SB_CARRY_I0_CO[8]
.sym 30859 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30861 vscroll_reg_SB_CARRY_I0_CO[9]
.sym 30865 command_data[4]
.sym 30870 fb0.0.12.0_WCLKE
.sym 30878 command_data[6]
.sym 30882 fb0.0.0.0_RDATA_1[123]
.sym 30883 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 30884 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 30885 fb0.0.0.0_RDATA_1[67]
.sym 30891 command_data[3]
.sym 30894 fb0.0.0.0_RDATA_1[64]
.sym 30895 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 30896 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 30897 fb0.0.0.0_RDATA_1[120]
.sym 30898 vscroll_reg_SB_DFFE_Q_E
.sym 30899 CLK_FAST
.sym 30901 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30902 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 30903 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30905 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30906 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30907 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30908 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 30915 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 30916 $PACKER_VCC_NET
.sym 30921 fb0.0.0.0_RDATA_1[122]
.sym 30923 address_reg[1]
.sym 30925 fb0.0.0.0_RDATA_1[170]
.sym 30926 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30927 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 30928 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 30929 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30931 fb0.0.0.0_RDATA_1[98]
.sym 30932 fb0.0.0.0_RDATA[6]
.sym 30933 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 30935 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30936 fb0_char_SB_LUT4_O_3_I2[2]
.sym 30943 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30945 address_reg[8]
.sym 30946 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30950 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 30952 address_reg[9]
.sym 30953 fb0.0.0.0_RDATA_1[124]
.sym 30954 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30957 fb0.0.0.0_RDATA_1[68]
.sym 30958 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 30959 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30962 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 30963 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30965 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 30966 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30970 DE
.sym 30977 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30981 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 30982 fb0.0.0.0_RDATA_1[124]
.sym 30983 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 30984 fb0.0.0.0_RDATA_1[68]
.sym 30988 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30990 DE
.sym 30995 DE
.sym 30996 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31000 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31002 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 31006 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 31007 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31008 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 31012 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31014 DE
.sym 31017 address_reg[8]
.sym 31019 address_reg[9]
.sym 31021 DE_$glb_ce
.sym 31022 CLK_FAST
.sym 31024 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31025 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31027 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31028 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31029 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31030 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 31031 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31034 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31036 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31038 address_reg[11]
.sym 31039 fb0.0.0.0_RDATA_1[102]
.sym 31041 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 31043 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31044 address_reg[11]
.sym 31046 address_reg[10]
.sym 31050 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 31052 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31053 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 31054 address_reg[12]
.sym 31055 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 31056 command_data[0]
.sym 31059 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 31065 fb0.0.0.0_RDATA_1[101]
.sym 31070 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31072 address_reg[12]
.sym 31073 fb0.0.0.0_RDATA_1[69]
.sym 31078 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 31080 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 31084 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31086 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31087 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 31093 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31094 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 31098 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 31099 fb0.0.0.0_RDATA_1[69]
.sym 31100 fb0.0.0.0_RDATA_1[101]
.sym 31101 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31104 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31105 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 31106 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31117 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 31118 address_reg[12]
.sym 31122 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 31124 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 31130 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31144 DE_$glb_ce
.sym 31145 CLK_FAST
.sym 31147 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 31148 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 31149 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31150 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31151 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31152 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 31153 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 31154 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31157 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 31161 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31162 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 31165 fb0.0.0.0_RDATA_1[96]
.sym 31167 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[2]
.sym 31171 fb0.0.0.0_RDATA_1[70]
.sym 31172 fb0.0.0.0_RDATA_1[75]
.sym 31173 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 31174 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31177 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31178 fb0.0.0.0_RDATA_1[163]
.sym 31179 fb0.0.0.0_RDATA_1[155]
.sym 31180 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 31181 fb0.0.0.0_RDATA_1[74]
.sym 31189 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31191 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31192 fb0.0.0.0_RDATA_1[118]
.sym 31193 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31194 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 31196 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31197 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31199 fb0.0.0.0_RDATA_1[126]
.sym 31200 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31205 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31212 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 31215 DE
.sym 31223 DE
.sym 31224 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31229 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31233 DE
.sym 31236 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31239 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31251 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 31252 fb0.0.0.0_RDATA_1[126]
.sym 31253 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31254 fb0.0.0.0_RDATA_1[118]
.sym 31258 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31259 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 31260 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31263 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31264 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31265 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31267 DE_$glb_ce
.sym 31268 CLK_FAST
.sym 31270 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 31271 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 31272 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31273 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 31274 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31275 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 31276 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 31277 fb0.0.3.0_RCLKE
.sym 31283 command_buffer.0.0.0_RCLKE
.sym 31286 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 31287 fb0.0.0.0_RDATA_1[162]
.sym 31289 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 31290 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 31291 fb0.0.0.0_RDATA_1[90]
.sym 31293 address_reg[7]
.sym 31294 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 31295 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31297 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 31298 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 31299 REG[2]$SB_IO_IN
.sym 31301 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 31303 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 31304 data_tmp[10]
.sym 31305 DATA[4]$SB_IO_IN
.sym 31314 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31317 DE
.sym 31318 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31321 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31323 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31325 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31344 DE
.sym 31345 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31351 DE
.sym 31352 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31357 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31363 DE
.sym 31364 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31371 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31375 DE
.sym 31376 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31383 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31388 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 31389 DE
.sym 31390 DE_$glb_ce
.sym 31391 CLK_FAST
.sym 31398 fb0_char_SB_LUT4_O_3_I2[2]
.sym 31400 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31402 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 31405 command_data[2]
.sym 31407 command_data[6]
.sym 31408 $PACKER_VCC_NET
.sym 31409 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 31410 fb0.0.0.0_RDATA_1[97]
.sym 31411 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31412 command_data[3]
.sym 31414 $PACKER_VCC_NET
.sym 31415 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 31416 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31417 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 31418 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 31419 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 31420 fb0_char_SB_LUT4_O_3_I2[2]
.sym 31421 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 31422 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 31423 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 31424 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 31425 fb0.0.0.0_RDATA[6]
.sym 31426 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 31427 fb0.0.0.0_RDATA_1[92]
.sym 31428 fb0.0.0.0_RDATA_1[98]
.sym 31434 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 31435 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 31438 fb0.0.0.0_RDATA_1[78]
.sym 31439 DATA[7]$SB_IO_IN
.sym 31441 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31443 fb0.0.0.0_RDATA_1[70]
.sym 31444 fb0.0.0.0_RDATA_1[99]
.sym 31445 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 31448 fb0.0.0.0_RDATA_1[163]
.sym 31450 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 31451 REG[0]$SB_IO_IN
.sym 31452 EN_SB_LUT4_I2_O[1]
.sym 31457 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 31459 fb0.0.0.0_RDATA_1[115]
.sym 31460 DATA[5]$SB_IO_IN
.sym 31462 fb0.0.0.0_RDATA_1[179]
.sym 31465 DATA[4]$SB_IO_IN
.sym 31469 DATA[4]$SB_IO_IN
.sym 31473 REG[0]$SB_IO_IN
.sym 31480 DATA[7]$SB_IO_IN
.sym 31487 DATA[5]$SB_IO_IN
.sym 31491 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 31492 fb0.0.0.0_RDATA_1[99]
.sym 31493 fb0.0.0.0_RDATA_1[115]
.sym 31494 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31497 fb0.0.0.0_RDATA_1[179]
.sym 31498 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 31499 fb0.0.0.0_RDATA_1[163]
.sym 31500 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 31503 fb0.0.0.0_RDATA_1[78]
.sym 31504 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 31505 fb0.0.0.0_RDATA_1[70]
.sym 31506 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 31513 EN_SB_LUT4_I2_O[1]
.sym 31514 CLK_CPU$SB_IO_IN_$glb_clk
.sym 31517 fb0_char_SB_LUT4_O_2_I2[3]
.sym 31518 EN_SB_LUT4_I2_O[1]
.sym 31519 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 31521 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 31523 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 31526 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31528 ram_add[6]
.sym 31530 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 31533 fb0.0.0.0_RDATA_1[134]
.sym 31534 fb0.0.0.0_RDATA_1[78]
.sym 31536 fb0.0.0.0_RDATA_1[174]
.sym 31540 REG[1]$SB_IO_IN
.sym 31542 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 31543 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 31545 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 31546 DATA[5]$SB_IO_IN
.sym 31548 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 31549 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31559 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31560 DATA[6]$SB_IO_IN
.sym 31562 fb0.0.0.0_RDATA_1[100]
.sym 31564 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 31566 REG[1]$SB_IO_IN
.sym 31569 REG[2]$SB_IO_IN
.sym 31571 fb0.0.0.0_RDATA_1[116]
.sym 31575 EN_SB_LUT4_I2_O[1]
.sym 31577 DATA[1]$SB_IO_IN
.sym 31579 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 31581 DATA[2]$SB_IO_IN
.sym 31582 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 31585 fb0.0.0.0_RDATA[6]
.sym 31588 fb0.0.0.0_RDATA_1[182]
.sym 31591 DATA[6]$SB_IO_IN
.sym 31597 REG[1]$SB_IO_IN
.sym 31605 DATA[2]$SB_IO_IN
.sym 31608 fb0.0.0.0_RDATA_1[100]
.sym 31609 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31610 fb0.0.0.0_RDATA_1[116]
.sym 31611 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 31622 REG[2]$SB_IO_IN
.sym 31628 DATA[1]$SB_IO_IN
.sym 31632 fb0.0.0.0_RDATA[6]
.sym 31633 fb0.0.0.0_RDATA_1[182]
.sym 31634 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 31635 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 31636 EN_SB_LUT4_I2_O[1]
.sym 31637 CLK_CPU$SB_IO_IN_$glb_clk
.sym 31644 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 31646 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31651 RW$SB_IO_IN
.sym 31657 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 31663 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 31664 fb0.0.0.0_RDATA_1[75]
.sym 31666 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31668 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 31669 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 31672 fb0.0.0.0_RDATA_1[130]
.sym 31673 fb0.0.0.0_RDATA_1[74]
.sym 31681 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 31682 EN_SB_LUT4_I2_O[1]
.sym 31686 fb0.0.0.0_RDATA[4]
.sym 31689 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31690 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 31691 fb0.0.0.0_RDATA_1[138]
.sym 31692 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 31697 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31698 fb0.0.0.0_RDATA_1[98]
.sym 31701 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 31703 fb0.0.0.0_RDATA_1[132]
.sym 31707 DATA[3]$SB_IO_IN
.sym 31710 DATA[0]$SB_IO_IN
.sym 31711 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31716 DATA[0]$SB_IO_IN
.sym 31719 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 31720 fb0.0.0.0_RDATA_1[138]
.sym 31721 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 31722 fb0.0.0.0_RDATA_1[98]
.sym 31725 DATA[3]$SB_IO_IN
.sym 31731 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 31732 fb0.0.0.0_RDATA[4]
.sym 31733 fb0.0.0.0_RDATA_1[132]
.sym 31734 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31755 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 31756 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31757 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 31758 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31759 EN_SB_LUT4_I2_O[1]
.sym 31760 CLK_CPU$SB_IO_IN_$glb_clk
.sym 31764 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 31766 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 31777 fb0.0.0.0_RDATA_1[138]
.sym 31778 $PACKER_VCC_NET
.sym 31781 $PACKER_VCC_NET
.sym 31786 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 31787 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31788 EN$SB_IO_IN
.sym 31789 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 31790 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 31791 REG[2]$SB_IO_IN
.sym 31792 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31793 DATA[3]$SB_IO_IN
.sym 31794 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 31797 DATA[4]$SB_IO_IN
.sym 31815 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31821 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 31826 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31830 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 31833 fb0.0.0.0_RDATA_1[176]
.sym 31834 fb0.0.0.0_RDATA_1[128]
.sym 31855 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 31856 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31872 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 31873 fb0.0.0.0_RDATA_1[176]
.sym 31874 fb0.0.0.0_RDATA_1[128]
.sym 31875 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31895 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31900 $PACKER_VCC_NET
.sym 31903 fb0.0.0.0_RDATA_1[131]
.sym 31906 $PACKER_VCC_NET
.sym 31910 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 31911 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 31914 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 31916 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 31917 fb0.0.0.0_RDATA_1[10]
.sym 31918 fb0.0.0.0_RDATA_1[114]
.sym 31919 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 31931 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 31939 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31979 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 31980 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31995 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31998 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 32010 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 32012 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 32016 address_reg[6]
.sym 32019 address_reg[6]
.sym 32028 ram_add[6]
.sym 32034 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 32036 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 32037 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 32038 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 32039 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 32043 REG[1]$SB_IO_IN
.sym 32053 fb0.0.0.0_RDATA_1[177]
.sym 32064 fb0.0.0.0_RDATA_1[72]
.sym 32067 fb0.0.0.0_RDATA_1[117]
.sym 32070 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 32072 fb0.0.0.0_RDATA_1[112]
.sym 32073 fb0.0.0.0_RDATA_1[77]
.sym 32074 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 32076 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 32079 fb0.0.0.0_RDATA_1[113]
.sym 32082 fb0.0.0.0_RDATA_1[72]
.sym 32083 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 32084 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 32085 fb0.0.0.0_RDATA_1[112]
.sym 32112 fb0.0.0.0_RDATA_1[77]
.sym 32113 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 32114 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 32115 fb0.0.0.0_RDATA_1[117]
.sym 32118 fb0.0.0.0_RDATA_1[177]
.sym 32119 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 32120 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 32121 fb0.0.0.0_RDATA_1[113]
.sym 32138 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 32139 EN$SB_IO_IN
.sym 32142 address_reg[8]
.sym 32148 DATA[7]$SB_IO_IN
.sym 32152 fb0.0.0.0_RDATA_1[72]
.sym 32156 fb0.0.0.0_RDATA_1[75]
.sym 32159 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32162 fb0.0.0.0_RDATA_1[28]
.sym 32164 fb0.0.0.0_RDATA_1[74]
.sym 32165 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 32166 fb0.0.0.0_RDATA_1[25]
.sym 32185 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 32186 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 32224 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 32225 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 32243 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 32244 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 32256 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 32257 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 32267 $PACKER_VCC_NET
.sym 32274 $PACKER_VCC_NET
.sym 32278 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 32279 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 32281 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 32282 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 32283 REG[2]$SB_IO_IN
.sym 32284 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32297 fb0.0.0.0_RDATA_1[44]
.sym 32300 fb0.0.0.0_RDATA_1[181]
.sym 32307 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 32308 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 32315 fb0.0.0.0_RDATA_1[45]
.sym 32325 fb0.0.0.0_RDATA_1[180]
.sym 32346 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 32347 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 32348 fb0.0.0.0_RDATA_1[180]
.sym 32349 fb0.0.0.0_RDATA_1[44]
.sym 32358 fb0.0.0.0_RDATA_1[181]
.sym 32359 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 32360 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 32361 fb0.0.0.0_RDATA_1[45]
.sym 32378 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32390 fb0.0.0.0_RDATA_1[145]
.sym 32392 $PACKER_VCC_NET
.sym 32394 fb0.0.0.0_RDATA_1[140]
.sym 32398 $PACKER_VCC_NET
.sym 32403 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 32408 fb0.0.17.0_MASK
.sym 32420 fb0.0.0.0_RDATA_1[43]
.sym 32423 fb0.0.0.0_RDATA_1[41]
.sym 32430 fb0.0.0.0_RDATA_1[42]
.sym 32431 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 32433 fb0.0.0.0_RDATA_1[150]
.sym 32435 fb0.0.0.0_RDATA_1[139]
.sym 32439 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 32442 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 32445 fb0.0.0.0_RDATA_1[142]
.sym 32447 fb0.0.0.0_RDATA_1[137]
.sym 32449 fb0.0.0.0_RDATA_1[146]
.sym 32451 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 32452 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 32453 fb0.0.0.0_RDATA_1[43]
.sym 32454 fb0.0.0.0_RDATA_1[139]
.sym 32463 fb0.0.0.0_RDATA_1[137]
.sym 32464 fb0.0.0.0_RDATA_1[41]
.sym 32465 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 32466 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 32481 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 32482 fb0.0.0.0_RDATA_1[150]
.sym 32483 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 32484 fb0.0.0.0_RDATA_1[142]
.sym 32493 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 32494 fb0.0.0.0_RDATA_1[146]
.sym 32495 fb0.0.0.0_RDATA_1[42]
.sym 32496 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 32510 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32513 $PACKER_VCC_NET
.sym 32516 fb0.0.0.0_RDATA_1[43]
.sym 32518 $PACKER_VCC_NET
.sym 32520 fb0.0.0.0_RDATA_1[46]
.sym 32521 fb0.0.0.0_RDATA_1[150]
.sym 32542 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32549 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 32570 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32574 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32575 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32577 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 32580 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32581 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32582 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 32631 CLK_12M$SB_IO_IN
.sym 32635 fb0.0.17.0_WCLKE
.sym 32762 $PACKER_VCC_NET
.sym 32775 REG[2]$SB_IO_IN
.sym 32793 address_reg[9]
.sym 32799 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 32807 address_reg[8]
.sym 32813 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32820 address_reg[8]
.sym 32821 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 32822 address_reg[9]
.sym 32823 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32838 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32839 address_reg[9]
.sym 32840 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 32841 address_reg[8]
.sym 32881 fb0.0.22.0_WCLKE
.sym 32891 $PACKER_VCC_NET
.sym 32896 fb0.0.18.0_WCLKE
.sym 32900 fb0.0.18.0_MASK
.sym 32903 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 33007 $PACKER_VCC_NET
.sym 33012 $PACKER_VCC_NET
.sym 33033 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 33040 address_reg[9]
.sym 33041 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 33048 address_reg[9]
.sym 33055 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 33057 address_reg[8]
.sym 33072 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 33073 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 33074 address_reg[8]
.sym 33075 address_reg[9]
.sym 33108 address_reg[8]
.sym 33109 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 33110 address_reg[9]
.sym 33111 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 33165 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 33175 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 33182 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 33225 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 33226 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 33228 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 33231 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 33232 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 33233 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 33267 REG[2]$SB_IO_IN
.sym 33413 fast_counter
.sym 33454 fast_counter
.sym 33482 CLK_FAST
.sym 33484 REG[1]$SB_IO_IN
.sym 33486 REG[2]$SB_IO_IN
.sym 33589 VSYNC$SB_IO_OUT
.sym 33591 blue[1]$SB_IO_OUT
.sym 33617 blue[0]$SB_IO_OUT
.sym 33637 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 33657 command_data[1]
.sym 33695 command_data[1]
.sym 33705 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 33706 CLK_FAST
.sym 33715 bgcolor[1]
.sym 33724 fgcolor[0]
.sym 33727 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 33731 command_data[0]
.sym 33740 red_SB_DFFSR_Q_R
.sym 33760 bgcolor_SB_DFFE_Q_E
.sym 33792 $PACKER_VCC_NET
.sym 33800 $PACKER_VCC_NET
.sym 33804 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 33808 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 33811 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 33814 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 33816 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 33817 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 33818 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 33820 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 33821 $nextpnr_ICESTORM_LC_0$O
.sym 33824 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 33827 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 33830 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 33833 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 33835 $PACKER_VCC_NET
.sym 33836 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 33839 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 33841 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 33845 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[4]
.sym 33847 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 33848 $PACKER_VCC_NET
.sym 33851 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[5]
.sym 33853 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 33854 $PACKER_VCC_NET
.sym 33857 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[6]
.sym 33859 $PACKER_VCC_NET
.sym 33860 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 33863 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 33865 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 33866 $PACKER_VCC_NET
.sym 33873 char_SB_LUT4_O_I3[2]
.sym 33875 char_SB_LUT4_O_I3[3]
.sym 33877 char_SB_LUT4_O_I3[4]
.sym 33884 fb0.0.0.0_RDATA_1[166]
.sym 33886 $PACKER_VCC_NET
.sym 33895 ram_add[1]
.sym 33896 command_data[1]
.sym 33897 ram_add[0]
.sym 33898 ram_add[3]
.sym 33901 XPOS[1]
.sym 33903 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 33905 XPOS[7]
.sym 33906 ram_add[7]
.sym 33907 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 33926 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 33928 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 33944 $nextpnr_ICESTORM_LC_1$I3
.sym 33947 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 33954 $nextpnr_ICESTORM_LC_1$I3
.sym 33989 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 33994 char_SB_LUT4_O_I3[5]
.sym 33996 char[4]
.sym 33997 char[5]
.sym 33998 char[6]
.sym 33999 ram_add[2]
.sym 34000 ram_add[1]
.sym 34001 ram_add[0]
.sym 34011 $PACKER_VCC_NET
.sym 34013 $PACKER_VCC_NET
.sym 34015 $PACKER_VCC_NET
.sym 34020 fb0.0.0.0_RDATA_1[160]
.sym 34021 address_reg[7]
.sym 34022 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 34024 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 34025 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 34026 command_data[0]
.sym 34035 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 34036 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
.sym 34038 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 34039 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 34042 $PACKER_VCC_NET
.sym 34046 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 34047 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 34049 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 34050 $PACKER_VCC_NET
.sym 34053 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 34054 YPOS[3]
.sym 34061 YPOS[2]
.sym 34067 $nextpnr_ICESTORM_LC_28$O
.sym 34069 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 34073 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 34075 $PACKER_VCC_NET
.sym 34076 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 34079 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 34081 $PACKER_VCC_NET
.sym 34082 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 34085 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 34087 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 34088 $PACKER_VCC_NET
.sym 34091 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 34094 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 34098 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 34099 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 34100 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
.sym 34101 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 34107 YPOS[2]
.sym 34110 YPOS[3]
.sym 34117 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 34118 ram_add[3]
.sym 34119 ram_add_SB_LUT4_O_6_I3[2]
.sym 34120 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 34121 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 34122 ram_add[7]
.sym 34123 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 34124 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 34126 ram_add[2]
.sym 34134 $PACKER_VCC_NET
.sym 34138 $PACKER_VCC_NET
.sym 34139 ram_add[6]
.sym 34143 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34144 ram_add[7]
.sym 34146 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 34147 ram_add[2]
.sym 34148 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 34149 ram_add[1]
.sym 34150 XPOS[4]
.sym 34151 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 34152 ram_add[3]
.sym 34160 YPOS[2]
.sym 34161 YPOS[3]
.sym 34163 YPOS[5]
.sym 34170 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 34176 vscroll_reg[0]
.sym 34177 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34182 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 34183 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34184 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 34185 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 34192 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 34197 YPOS[3]
.sym 34199 YPOS[5]
.sym 34200 YPOS[2]
.sym 34211 YPOS[5]
.sym 34217 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34221 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 34223 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 34224 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 34233 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34236 vscroll_reg[0]
.sym 34241 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[4]
.sym 34242 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[5]
.sym 34243 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[6]
.sym 34244 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[7]
.sym 34245 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[8]
.sym 34246 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[3]
.sym 34247 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34249 ram_add[7]
.sym 34261 ram_add[3]
.sym 34264 fb0.0.0.0_RDATA[1]
.sym 34266 DE
.sym 34267 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[8]
.sym 34271 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34273 fb0.0.0.0_RDATA[0]
.sym 34274 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 34283 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 34289 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 34290 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34298 line[1]
.sym 34299 ram_add_SB_LUT4_O_5_I1[1]
.sym 34302 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34303 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 34304 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34307 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 34309 fb0.0.24.0_RCLKE_SB_LUT4_O_I3[1]
.sym 34311 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 34312 DE
.sym 34327 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 34329 fb0.0.24.0_RCLKE_SB_LUT4_O_I3[1]
.sym 34338 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 34339 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34340 DE
.sym 34341 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 34344 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 34345 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34346 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34347 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 34356 line[1]
.sym 34357 DE
.sym 34359 ram_add_SB_LUT4_O_5_I1[1]
.sym 34363 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[3]
.sym 34364 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[6]
.sym 34365 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[3]
.sym 34366 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 34367 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 34368 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 34369 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[6]
.sym 34370 DE
.sym 34375 address_reg[6]
.sym 34377 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 34379 address_reg[0]
.sym 34381 fb0.0.24.0_RCLKE
.sym 34382 ram_add_SB_LUT4_O_5_I1[1]
.sym 34383 ram_add[5]
.sym 34387 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[7]
.sym 34388 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[8]
.sym 34390 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 34392 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 34393 fb0.0.8.0_RCLKE
.sym 34394 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 34396 ram_add[3]
.sym 34397 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34398 command_data[1]
.sym 34407 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[1]
.sym 34409 ram_add_SB_LUT4_O_5_I1[5]
.sym 34411 ram_add_SB_LUT4_O_5_I1[7]
.sym 34414 ram_add_SB_LUT4_O_5_I1[2]
.sym 34416 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_2_I3[3]
.sym 34422 command_data[1]
.sym 34423 line[0]
.sym 34425 command_data[0]
.sym 34429 line[5]
.sym 34431 vscroll_reg_SB_DFFE_Q_E
.sym 34433 line[2]
.sym 34435 DE
.sym 34439 command_data[1]
.sym 34443 ram_add_SB_LUT4_O_5_I1[5]
.sym 34444 DE
.sym 34445 ram_add_SB_LUT4_O_5_I1[7]
.sym 34446 line[5]
.sym 34449 line[5]
.sym 34450 ram_add_SB_LUT4_O_5_I1[5]
.sym 34451 DE
.sym 34452 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[1]
.sym 34455 ram_add_SB_LUT4_O_5_I1[2]
.sym 34456 DE
.sym 34457 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_2_I3[3]
.sym 34458 line[2]
.sym 34461 DE
.sym 34462 ram_add_SB_LUT4_O_5_I1[5]
.sym 34463 line[5]
.sym 34464 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[1]
.sym 34469 command_data[0]
.sym 34473 line[2]
.sym 34474 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_2_I3[3]
.sym 34475 DE
.sym 34476 ram_add_SB_LUT4_O_5_I1[2]
.sym 34479 line[0]
.sym 34480 line[2]
.sym 34481 ram_add_SB_LUT4_O_5_I1[2]
.sym 34482 DE
.sym 34483 vscroll_reg_SB_DFFE_Q_E
.sym 34484 CLK_FAST
.sym 34486 show_cursor_SB_LUT4_I3_O[3]
.sym 34487 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[2]
.sym 34488 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34489 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 34491 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 34492 show_cursor_SB_LUT4_I3_O[2]
.sym 34493 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 34502 fb0_char_SB_LUT4_O_I1[1]
.sym 34503 DE
.sym 34506 ram_add_SB_LUT4_O_7_I1[9]
.sym 34510 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 34511 command_data[7]
.sym 34512 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 34513 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 34514 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 34515 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 34517 fb0.0.0.0_RDATA_1[160]
.sym 34519 fb0.0.0.0_RDATA_1[153]
.sym 34520 DE
.sym 34521 address_reg[4]
.sym 34530 line[0]
.sym 34532 line[2]
.sym 34533 line[3]
.sym 34534 DE
.sym 34539 line[1]
.sym 34541 $PACKER_VCC_NET
.sym 34542 DE
.sym 34543 line[5]
.sym 34544 line[6]
.sym 34546 line[4]
.sym 34559 $nextpnr_ICESTORM_LC_25$O
.sym 34561 line[0]
.sym 34565 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[2]
.sym 34568 line[1]
.sym 34571 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[3]
.sym 34573 line[2]
.sym 34575 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[2]
.sym 34577 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[4]
.sym 34578 DE
.sym 34579 line[3]
.sym 34581 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[3]
.sym 34583 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[5]
.sym 34584 DE
.sym 34585 line[4]
.sym 34587 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[4]
.sym 34589 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[6]
.sym 34591 line[5]
.sym 34593 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[5]
.sym 34595 $nextpnr_ICESTORM_LC_26$I3
.sym 34596 DE
.sym 34597 line[6]
.sym 34599 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[6]
.sym 34601 $nextpnr_ICESTORM_LC_26$COUT
.sym 34604 $PACKER_VCC_NET
.sym 34605 $nextpnr_ICESTORM_LC_26$I3
.sym 34611 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 34613 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0]
.sym 34616 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 34620 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 34622 fb0.0.0.0_RDATA_1[170]
.sym 34626 fb0_char_SB_LUT4_O_3_I2[2]
.sym 34629 address_reg[0]
.sym 34630 address_reg[3]
.sym 34633 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34634 address_reg[8]
.sym 34635 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 34639 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 34640 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34644 ram_add[7]
.sym 34645 $nextpnr_ICESTORM_LC_26$COUT
.sym 34653 fb0.0.0.0_RDATA_1[122]
.sym 34660 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34662 fb0.0.0.0_RDATA_1[65]
.sym 34663 ram_add_SB_LUT4_O_5_I1[5]
.sym 34664 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34665 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34666 command_data[5]
.sym 34670 fb0.0.0.0_RDATA_1[170]
.sym 34671 command_data[7]
.sym 34672 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34674 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34676 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 34677 vscroll_reg_SB_DFFE_Q_E
.sym 34678 command_data[2]
.sym 34679 fb0.0.0.0_RDATA_1[153]
.sym 34680 DE
.sym 34683 ram_add_SB_LUT4_O_5_I1[5]
.sym 34684 DE
.sym 34686 $nextpnr_ICESTORM_LC_26$COUT
.sym 34689 DE
.sym 34691 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34695 fb0.0.0.0_RDATA_1[170]
.sym 34696 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34697 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34698 fb0.0.0.0_RDATA_1[122]
.sym 34701 DE
.sym 34703 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34707 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34708 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 34709 fb0.0.0.0_RDATA_1[153]
.sym 34710 fb0.0.0.0_RDATA_1[65]
.sym 34715 command_data[7]
.sym 34719 command_data[5]
.sym 34727 command_data[2]
.sym 34729 vscroll_reg_SB_DFFE_Q_E
.sym 34730 CLK_FAST
.sym 34732 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 34733 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34734 fb0_char_SB_LUT4_O_6_I2[2]
.sym 34735 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34736 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34737 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 34738 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34739 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 34747 fb0.0.0.0_RDATA_1[168]
.sym 34750 bgcolor_SB_DFFE_Q_E
.sym 34752 $PACKER_VCC_NET
.sym 34753 address_reg[3]
.sym 34754 address_reg[9]
.sym 34755 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 34756 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 34757 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 34758 DE
.sym 34759 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34760 fb0.0.0.0_RDATA_1[136]
.sym 34761 fb0.0.0.0_RDATA[0]
.sym 34762 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34763 fb0_char_SB_LUT4_O_2_I2[3]
.sym 34764 fb0.0.0.0_RDATA[1]
.sym 34766 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 34767 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[8]
.sym 34776 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 34778 address_reg[10]
.sym 34779 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 34781 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34784 address_reg[11]
.sym 34791 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34793 fb0.0.0.0_RDATA_1[121]
.sym 34796 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 34799 address_reg[12]
.sym 34800 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34801 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34803 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34804 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 34807 address_reg[12]
.sym 34808 address_reg[11]
.sym 34809 address_reg[10]
.sym 34812 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34815 fb0.0.0.0_RDATA_1[121]
.sym 34820 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 34821 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34831 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34836 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 34838 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 34839 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34842 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 34844 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 34845 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 34849 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34852 DE_$glb_ce
.sym 34853 CLK_FAST
.sym 34856 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 34857 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34858 fb0.0.23.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34859 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 34860 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[3]
.sym 34861 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[2]
.sym 34862 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 34867 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 34868 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34873 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 34877 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 34878 fb0.0.0.0_RDATA_1[155]
.sym 34880 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[1]
.sym 34882 address_reg[10]
.sym 34883 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 34884 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 34885 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 34886 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 34887 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34889 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 34890 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34896 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 34897 DE
.sym 34900 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34903 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 34907 ram_add_SB_LUT4_O_7_I1[9]
.sym 34909 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 34910 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 34913 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34919 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34921 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 34924 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 34926 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 34927 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[8]
.sym 34929 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34932 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 34935 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 34936 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 34947 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 34948 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[8]
.sym 34949 DE
.sym 34950 ram_add_SB_LUT4_O_7_I1[9]
.sym 34953 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 34955 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 34959 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 34961 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 34967 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 34968 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 34971 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34974 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34978 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 34979 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34980 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34981 fb0.0.11.0_RCLKE
.sym 34982 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 34983 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34984 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34985 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 34989 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 34990 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34992 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 34994 vscroll_reg_SB_DFFE_Q_E
.sym 34999 address_reg[0]
.sym 35000 fb0.0.0.0_RDATA_1[152]
.sym 35005 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 35006 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 35012 DE
.sym 35013 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 35020 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 35021 fb0.0.0.0_RDATA_1[90]
.sym 35022 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35023 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 35026 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 35027 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 35028 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 35030 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35031 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 35032 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 35033 fb0.0.0.0_RDATA_1[162]
.sym 35034 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 35043 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 35044 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 35048 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 35049 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 35053 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 35058 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 35059 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 35060 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 35061 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 35064 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35065 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 35066 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 35070 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35071 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 35073 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 35076 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 35078 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35079 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 35082 fb0.0.0.0_RDATA_1[162]
.sym 35083 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 35084 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 35085 fb0.0.0.0_RDATA_1[90]
.sym 35088 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 35094 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 35095 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35096 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 35098 DE_$glb_ce
.sym 35099 CLK_FAST
.sym 35101 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 35102 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35103 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 35104 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 35105 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 35106 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 35107 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 35108 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 35111 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 35113 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 35114 address_reg[0]
.sym 35115 address_reg[0]
.sym 35117 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 35118 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 35120 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35124 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35125 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35126 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 35128 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 35129 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 35131 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 35134 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 35136 ram_add[7]
.sym 35142 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 35146 fb0.0.0.0_RDATA_1[155]
.sym 35147 fb0.0.0.0_RDATA_1[75]
.sym 35149 address_reg[12]
.sym 35150 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 35152 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 35153 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 35156 fb0.0.0.0_RDATA_1[74]
.sym 35157 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 35158 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 35159 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 35161 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 35165 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 35166 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 35169 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 35172 DE
.sym 35175 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 35176 fb0.0.0.0_RDATA_1[74]
.sym 35181 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 35182 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 35183 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 35184 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 35190 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 35194 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 35202 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 35205 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 35207 address_reg[12]
.sym 35211 fb0.0.0.0_RDATA_1[155]
.sym 35212 fb0.0.0.0_RDATA_1[75]
.sym 35213 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 35214 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 35217 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 35219 DE
.sym 35221 DE_$glb_ce
.sym 35222 CLK_FAST
.sym 35225 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 35227 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 35229 fb0_char_SB_LUT4_O_1_I2[2]
.sym 35230 fb0_char_SB_LUT4_O_5_I3[2]
.sym 35231 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 35232 fb0.0.2.0_RCLKE
.sym 35236 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 35238 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 35239 command_data[4]
.sym 35241 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 35242 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35243 command_data[5]
.sym 35244 command_data[0]
.sym 35246 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 35247 command_data[1]
.sym 35248 fb0.0.0.0_RDATA_1[141]
.sym 35249 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35250 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 35251 fb0.0.0.0_RDATA_1[136]
.sym 35253 fb0.0.0.0_RDATA[0]
.sym 35254 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 35255 fb0_char_SB_LUT4_O_2_I2[3]
.sym 35256 fb0.0.0.0_RDATA[1]
.sym 35257 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 35259 fb0.0.0.0_RDATA_1[17]
.sym 35269 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 35270 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 35271 fb0.0.0.0_RDATA_1[134]
.sym 35272 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35276 fb0.0.0.0_RDATA_1[174]
.sym 35278 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 35279 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 35291 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35328 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 35329 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 35330 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 35331 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 35340 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35341 fb0.0.0.0_RDATA_1[174]
.sym 35342 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35343 fb0.0.0.0_RDATA_1[134]
.sym 35364 fb0.0.0.0_RDATA_1[60]
.sym 35368 fb0.0.0.0_RDATA_1[61]
.sym 35370 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 35375 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 35376 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[1]
.sym 35379 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 35380 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 35382 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35390 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 35391 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 35393 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 35394 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 35395 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 35396 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 35397 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35399 EN$SB_IO_IN
.sym 35401 RW$SB_IO_IN
.sym 35402 fb0.0.0.0_RDATA_1[92]
.sym 35403 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 35404 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 35406 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 35407 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 35411 fb0.0.0.0_RDATA_1[76]
.sym 35414 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 35415 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 35419 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 35427 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 35428 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 35429 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 35430 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 35433 RW$SB_IO_IN
.sym 35435 EN$SB_IO_IN
.sym 35439 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 35440 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 35441 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 35442 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35451 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 35452 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 35453 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 35454 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 35463 fb0.0.0.0_RDATA_1[92]
.sym 35464 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 35465 fb0.0.0.0_RDATA_1[76]
.sym 35466 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 35482 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 35487 EN$SB_IO_IN
.sym 35490 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 35492 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 35494 REG[0]$SB_IO_IN
.sym 35498 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 35500 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 35503 fb0.0.0.0_RDATA_1[106]
.sym 35505 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 35512 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 35514 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 35515 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 35517 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 35525 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 35526 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 35528 fb0.0.0.0_RDATA[1]
.sym 35529 fb0.0.0.0_RDATA_1[17]
.sym 35574 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 35575 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 35576 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 35577 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 35586 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 35587 fb0.0.0.0_RDATA_1[17]
.sym 35588 fb0.0.0.0_RDATA[1]
.sym 35589 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 35594 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 35613 fb0.0.0.0_RDATA_1[92]
.sym 35617 ram_add[7]
.sym 35621 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 35622 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35624 ram_add[7]
.sym 35625 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 35634 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35635 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 35647 fb0.0.0.0_RDATA_1[130]
.sym 35651 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 35652 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 35653 fb0.0.0.0_RDATA_1[18]
.sym 35659 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 35660 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 35679 fb0.0.0.0_RDATA_1[130]
.sym 35680 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 35681 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35682 fb0.0.0.0_RDATA_1[18]
.sym 35691 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 35692 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 35693 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 35694 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 35733 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 35737 DATA[5]$SB_IO_IN
.sym 35738 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 35741 DATA[0]$SB_IO_IN
.sym 35744 fb0.0.0.0_RDATA_1[141]
.sym 35745 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 35747 fb0.0.0.0_RDATA_1[136]
.sym 35749 fb0.0.0.0_RDATA_1[9]
.sym 35750 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 35751 fb0.0.0.0_RDATA_1[17]
.sym 35867 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 35872 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 35874 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 35881 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 35884 fb0.0.0.0_RDATA_1[10]
.sym 35885 fb0.0.0.0_RDATA_1[114]
.sym 35894 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 35895 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 35902 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 35907 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 35910 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 35925 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 35926 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 35927 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 35928 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 35937 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 35938 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 35939 fb0.0.0.0_RDATA_1[10]
.sym 35940 fb0.0.0.0_RDATA_1[114]
.sym 35973 REG[1]$SB_IO_IN
.sym 35979 EN$SB_IO_IN
.sym 35981 DATA[4]$SB_IO_IN
.sym 35982 DATA[3]$SB_IO_IN
.sym 35990 REG[0]$SB_IO_IN
.sym 35991 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 36014 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 36019 fb0.0.0.0_RDATA_1[9]
.sym 36022 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 36031 fb0.0.0.0_RDATA_1[73]
.sym 36078 fb0.0.0.0_RDATA_1[73]
.sym 36079 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 36080 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 36081 fb0.0.0.0_RDATA_1[9]
.sym 36108 fb0.0.0.0_RDATA_1[10]
.sym 36110 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 36111 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 36114 ram_add[7]
.sym 36129 fb0.0.0.0_RDATA_1[28]
.sym 36130 fb0.0.0.0_RDATA_1[145]
.sym 36132 fb0.0.0.0_RDATA_1[140]
.sym 36133 fb0.0.0.0_RDATA_1[25]
.sym 36139 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 36144 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 36154 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36171 fb0.0.0.0_RDATA_1[140]
.sym 36172 fb0.0.0.0_RDATA_1[28]
.sym 36173 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 36174 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36177 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36178 fb0.0.0.0_RDATA_1[145]
.sym 36179 fb0.0.0.0_RDATA_1[25]
.sym 36180 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 36210 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 36232 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 36234 fb0.0.0.0_RDATA_1[136]
.sym 36237 DATA[0]$SB_IO_IN
.sym 36238 fb0.0.0.0_RDATA_1[14]
.sym 36239 fb0.0.0.0_RDATA_1[149]
.sym 36240 fb0.0.0.0_RDATA_1[141]
.sym 36252 fb0.0.0.0_RDATA_1[46]
.sym 36253 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 36256 fb0.0.0.0_RDATA_1[14]
.sym 36271 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 36288 fb0.0.0.0_RDATA_1[46]
.sym 36289 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 36290 fb0.0.0.0_RDATA_1[14]
.sym 36291 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 36344 fb0.0.0.0_RDATA_1[28]
.sym 36350 fb0.0.0.0_RDATA_1[25]
.sym 36357 ram_add[3]
.sym 36479 fb0.0.0.0_RDATA_1[40]
.sym 36482 REG[0]$SB_IO_IN
.sym 36601 ram_add[3]
.sym 36602 ram_add[7]
.sym 36724 DATA[0]$SB_IO_IN
.sym 36726 fb0.0.0.0_RDATA_1[149]
.sym 36728 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 36857 ram_add[3]
.sym 36974 REG[0]$SB_IO_IN
.sym 36978 fb0.0.0.0_RDATA_1[40]
.sym 37092 address_reg[6]
.sym 37220 DATA[0]$SB_IO_IN
.sym 37315 DATA[0]$SB_IO_IN
.sym 37317 REG[0]$SB_IO_IN
.sym 37390 blue[0]$SB_IO_OUT
.sym 37393 VSYNC$SB_IO_OUT
.sym 37404 VSYNC$SB_IO_OUT
.sym 37412 blue[0]$SB_IO_OUT
.sym 37415 fgcolor[2]
.sym 37416 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 37419 fgcolor[0]
.sym 37421 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 37422 fgcolor[3]
.sym 37432 ram_add[2]
.sym 37434 ram_add[1]
.sym 37437 ram_add[0]
.sym 37438 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 37450 $PACKER_VCC_NET
.sym 37460 bgcolor[1]
.sym 37461 red_SB_DFFSR_Q_R
.sym 37463 fgcolor[1]
.sym 37485 cur_px
.sym 37487 VSYNC_SB_LUT4_O_I3
.sym 37522 VSYNC_SB_LUT4_O_I3
.sym 37532 bgcolor[1]
.sym 37533 fgcolor[1]
.sym 37534 cur_px
.sym 37537 CLK_PIX_$glb_clk
.sym 37538 red_SB_DFFSR_Q_R
.sym 37547 cur_px
.sym 37549 red_SB_DFFSR_Q_R
.sym 37553 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 37559 command_data[2]
.sym 37577 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 37581 command_data[7]
.sym 37582 VSYNC_SB_LUT4_O_I3
.sym 37585 red_SB_DFFSR_Q_R
.sym 37593 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 37598 ram_add[6]
.sym 37603 command_data[4]
.sym 37631 bgcolor_SB_DFFE_Q_E
.sym 37649 command_data[1]
.sym 37672 command_data[1]
.sym 37699 bgcolor_SB_DFFE_Q_E
.sym 37700 CLK_FAST
.sym 37703 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 37708 fgcolor[4]
.sym 37712 ram_add[3]
.sym 37715 red_SB_DFFSR_Q_R
.sym 37718 command_data[0]
.sym 37722 command_data[5]
.sym 37725 $PACKER_VCC_NET
.sym 37727 ram_add[1]
.sym 37728 DE
.sym 37729 ram_add[0]
.sym 37730 ram_add[6]
.sym 37731 command_data[3]
.sym 37733 XPOS[1]
.sym 37743 $PACKER_VCC_NET
.sym 37753 $PACKER_VCC_NET
.sym 37766 XPOS[2]
.sym 37771 XPOS[4]
.sym 37772 XPOS[3]
.sym 37773 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 37774 XPOS[1]
.sym 37775 $nextpnr_ICESTORM_LC_14$O
.sym 37778 XPOS[1]
.sym 37781 $nextpnr_ICESTORM_LC_15$I3
.sym 37784 XPOS[2]
.sym 37787 $nextpnr_ICESTORM_LC_15$COUT
.sym 37789 $PACKER_VCC_NET
.sym 37791 $nextpnr_ICESTORM_LC_15$I3
.sym 37793 $nextpnr_ICESTORM_LC_16$I3
.sym 37795 XPOS[3]
.sym 37799 $nextpnr_ICESTORM_LC_16$COUT
.sym 37802 $PACKER_VCC_NET
.sym 37803 $nextpnr_ICESTORM_LC_16$I3
.sym 37805 $nextpnr_ICESTORM_LC_17$I3
.sym 37808 XPOS[4]
.sym 37811 $nextpnr_ICESTORM_LC_17$COUT
.sym 37813 $PACKER_VCC_NET
.sym 37815 $nextpnr_ICESTORM_LC_17$I3
.sym 37817 $nextpnr_ICESTORM_LC_18$I3
.sym 37820 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 37825 ram_add[6]
.sym 37841 green[2]$SB_IO_OUT
.sym 37843 red[1]$SB_IO_OUT
.sym 37850 $PACKER_VCC_NET
.sym 37851 ram_add[2]
.sym 37852 command_data[6]
.sym 37853 ram_add[1]
.sym 37854 ram_add[4]
.sym 37855 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 37856 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[0]
.sym 37861 $nextpnr_ICESTORM_LC_18$I3
.sym 37868 $PACKER_VCC_NET
.sym 37870 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 37872 XPOS[7]
.sym 37876 char_SB_LUT4_O_I3[2]
.sym 37878 char_SB_LUT4_O_I3[3]
.sym 37879 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 37880 char_SB_LUT4_O_I3[4]
.sym 37883 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 37886 XPOS[8]
.sym 37887 XPOS[4]
.sym 37889 XPOS[3]
.sym 37895 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 37896 XPOS[9]
.sym 37898 $nextpnr_ICESTORM_LC_18$COUT
.sym 37901 $PACKER_VCC_NET
.sym 37902 $nextpnr_ICESTORM_LC_18$I3
.sym 37904 char_SB_LUT4_O_I3[6]
.sym 37906 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 37910 char_SB_LUT4_O_I3[7]
.sym 37913 XPOS[7]
.sym 37914 char_SB_LUT4_O_I3[6]
.sym 37916 char_SB_LUT4_O_I3[8]
.sym 37918 XPOS[8]
.sym 37920 char_SB_LUT4_O_I3[7]
.sym 37924 XPOS[9]
.sym 37926 char_SB_LUT4_O_I3[8]
.sym 37929 char_SB_LUT4_O_I3[4]
.sym 37930 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 37931 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 37932 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 37935 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 37936 char_SB_LUT4_O_I3[3]
.sym 37937 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 37938 XPOS[4]
.sym 37941 XPOS[3]
.sym 37942 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 37943 char_SB_LUT4_O_I3[2]
.sym 37944 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 37949 this_line_addr[5]
.sym 37950 this_line_addr[6]
.sym 37951 ram_add_SB_LUT4_O_6_I3[1]
.sym 37952 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 37953 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 37954 char_SB_CARRY_I0_CO[6]
.sym 37959 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 37973 char[4]
.sym 37974 ram_add[5]
.sym 37976 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 37979 ram_add[2]
.sym 37980 ram_add[4]
.sym 37981 ram_add[1]
.sym 37982 ram_add[3]
.sym 37983 ram_add[0]
.sym 37990 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[4]
.sym 37992 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 37993 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 37997 char_SB_LUT4_O_I3[5]
.sym 37999 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[5]
.sym 38000 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38003 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[3]
.sym 38004 address_reg[7]
.sym 38009 address_reg[9]
.sym 38010 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 38013 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 38014 ram_add_SB_LUT4_O_7_I1[9]
.sym 38015 ram_add_SB_LUT4_O_6_I3[2]
.sym 38016 ram_add_SB_LUT4_O_6_I3[1]
.sym 38018 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38019 DE
.sym 38022 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38023 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[4]
.sym 38024 ram_add_SB_LUT4_O_7_I1[9]
.sym 38025 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38028 char_SB_LUT4_O_I3[5]
.sym 38029 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38030 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 38031 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38034 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38035 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[3]
.sym 38036 ram_add_SB_LUT4_O_7_I1[9]
.sym 38037 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38040 DE
.sym 38041 address_reg[7]
.sym 38042 ram_add_SB_LUT4_O_6_I3[2]
.sym 38043 ram_add_SB_LUT4_O_6_I3[1]
.sym 38046 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38047 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[5]
.sym 38048 ram_add_SB_LUT4_O_7_I1[9]
.sym 38049 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38052 ram_add_SB_LUT4_O_6_I3[2]
.sym 38053 ram_add_SB_LUT4_O_6_I3[1]
.sym 38054 DE
.sym 38058 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 38059 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 38060 address_reg[9]
.sym 38061 DE
.sym 38064 DE
.sym 38066 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 38067 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 38071 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 38072 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 38073 ram_add[4]
.sym 38074 this_line_addr[4]
.sym 38075 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[0]
.sym 38076 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 38077 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[3]
.sym 38078 ram_add[5]
.sym 38085 ram_add[7]
.sym 38086 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38087 ram_add[3]
.sym 38095 command_data[4]
.sym 38096 ram_add[6]
.sym 38097 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[2]
.sym 38098 ram_add_SB_LUT4_O_7_I1[9]
.sym 38099 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 38100 fb0.0.0.0_RDATA[5]
.sym 38102 ram_add[7]
.sym 38103 ram_add_SB_LUT4_O_7_I1[9]
.sym 38105 line[0]
.sym 38106 fb0_char_SB_LUT4_O_4_I3[2]
.sym 38112 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[3]
.sym 38113 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[6]
.sym 38114 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[3]
.sym 38118 char_SB_CARRY_I0_CO[6]
.sym 38119 DE
.sym 38123 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[6]
.sym 38126 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[6]
.sym 38129 ram_add_SB_LUT4_O_7_I1[9]
.sym 38130 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[5]
.sym 38132 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[7]
.sym 38133 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[8]
.sym 38135 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[2]
.sym 38137 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[7]
.sym 38139 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[4]
.sym 38140 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[5]
.sym 38142 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[4]
.sym 38144 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[4]
.sym 38146 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[2]
.sym 38147 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[3]
.sym 38150 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[5]
.sym 38152 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[3]
.sym 38153 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[4]
.sym 38154 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[4]
.sym 38156 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[6]
.sym 38158 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[5]
.sym 38159 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[4]
.sym 38160 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[5]
.sym 38162 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[7]
.sym 38164 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[5]
.sym 38165 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[6]
.sym 38166 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[6]
.sym 38168 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[8]
.sym 38170 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[6]
.sym 38171 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[7]
.sym 38172 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[7]
.sym 38176 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[7]
.sym 38177 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[8]
.sym 38178 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[8]
.sym 38181 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[3]
.sym 38182 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[2]
.sym 38187 ram_add_SB_LUT4_O_7_I1[9]
.sym 38188 char_SB_CARRY_I0_CO[6]
.sym 38189 DE
.sym 38190 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[6]
.sym 38194 cur_char[1]
.sym 38195 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 38197 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 38200 cur_char[2]
.sym 38201 cur_char[6]
.sym 38205 fb0.0.0.0_RDATA_1[105]
.sym 38207 command_data[5]
.sym 38209 command_data[0]
.sym 38211 address_reg[6]
.sym 38213 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 38214 $PACKER_VCC_NET
.sym 38215 XPOS[0]
.sym 38218 ram_add[4]
.sym 38219 address_reg[10]
.sym 38221 fb0_char_SB_LUT4_O_2_I2[2]
.sym 38222 ram_add[0]
.sym 38223 address_reg[9]
.sym 38224 DE
.sym 38225 address_reg[11]
.sym 38227 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38228 ram_add[5]
.sym 38238 ram_add_SB_LUT4_O_7_I1[9]
.sym 38239 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[7]
.sym 38241 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38243 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 38245 ram_add[4]
.sym 38246 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 38248 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 38249 address_reg[11]
.sym 38250 DE
.sym 38256 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 38257 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[8]
.sym 38258 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[0]
.sym 38262 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[1]
.sym 38263 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_2_I3[3]
.sym 38265 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38266 address_reg[4]
.sym 38268 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[1]
.sym 38269 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[0]
.sym 38276 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_2_I3[3]
.sym 38277 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[8]
.sym 38280 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[1]
.sym 38283 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[0]
.sym 38286 ram_add_SB_LUT4_O_7_I1[9]
.sym 38287 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[7]
.sym 38288 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38289 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38292 address_reg[4]
.sym 38293 ram_add[4]
.sym 38294 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 38295 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 38298 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 38299 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 38300 address_reg[11]
.sym 38301 DE
.sym 38304 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[8]
.sym 38305 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_2_I3[3]
.sym 38310 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38313 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38319 cur_char[3]
.sym 38320 cur_char[0]
.sym 38321 cur_char[5]
.sym 38322 cur_char[4]
.sym 38331 address_reg[8]
.sym 38333 ram_add[7]
.sym 38343 ram_add[2]
.sym 38345 fb0_char_SB_LUT4_O_6_I2[2]
.sym 38346 fb0_char_SB_LUT4_O_2_I2[0]
.sym 38347 fb0_char_SB_LUT4_O_1_I2[2]
.sym 38348 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 38350 ram_add[1]
.sym 38351 command_data[6]
.sym 38358 address_reg[13]
.sym 38359 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 38360 ram_add_SB_LUT4_O_5_I1[2]
.sym 38361 ram_add[2]
.sym 38363 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 38364 show_cursor_SB_LUT4_I3_O[2]
.sym 38365 DE
.sym 38366 show_cursor_SB_LUT4_I3_O[3]
.sym 38368 address_reg[3]
.sym 38369 address_reg[0]
.sym 38370 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 38371 ram_add[3]
.sym 38372 ram_add[7]
.sym 38373 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 38374 address_reg[7]
.sym 38376 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38377 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 38378 address_reg[5]
.sym 38380 line[0]
.sym 38381 address_reg[2]
.sym 38382 ram_add[0]
.sym 38383 address_reg[12]
.sym 38384 line[2]
.sym 38385 address_reg[1]
.sym 38386 ram_add[1]
.sym 38387 show_cursor
.sym 38388 ram_add[5]
.sym 38389 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 38391 ram_add[3]
.sym 38392 ram_add[1]
.sym 38393 address_reg[1]
.sym 38394 address_reg[3]
.sym 38397 DE
.sym 38398 ram_add_SB_LUT4_O_5_I1[2]
.sym 38399 line[2]
.sym 38400 line[0]
.sym 38403 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38404 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 38405 address_reg[12]
.sym 38406 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 38409 ram_add[7]
.sym 38410 address_reg[7]
.sym 38411 ram_add[5]
.sym 38412 address_reg[5]
.sym 38421 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 38422 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 38423 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 38424 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 38427 show_cursor
.sym 38428 address_reg[2]
.sym 38429 address_reg[13]
.sym 38430 ram_add[2]
.sym 38433 show_cursor_SB_LUT4_I3_O[3]
.sym 38434 show_cursor_SB_LUT4_I3_O[2]
.sym 38435 ram_add[0]
.sym 38436 address_reg[0]
.sym 38443 fb0.0.19.0_RCLKE
.sym 38444 fb0.0.21.0_RCLKE
.sym 38447 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 38452 address_reg[13]
.sym 38455 fb0_char_SB_LUT4_O_2_I2[3]
.sym 38465 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38467 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 38468 ram_add[4]
.sym 38469 fb0_char_SB_LUT4_O_6_I2[3]
.sym 38470 ram_add[3]
.sym 38472 ram_add[2]
.sym 38473 fb0_char_SB_LUT4_O_5_I3[2]
.sym 38474 ram_add[1]
.sym 38475 ram_add[0]
.sym 38481 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 38482 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38484 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 38487 fb0.0.0.0_RDATA_1[168]
.sym 38492 fb0.0.0.0_RDATA_1[160]
.sym 38495 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38497 address_reg[8]
.sym 38502 address_reg[10]
.sym 38509 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38527 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38538 fb0.0.0.0_RDATA_1[168]
.sym 38539 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38540 fb0.0.0.0_RDATA_1[160]
.sym 38541 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38556 address_reg[10]
.sym 38557 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 38558 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 38559 address_reg[8]
.sym 38560 DE_$glb_ce
.sym 38561 CLK_FAST
.sym 38563 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 38566 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 38573 ram_add[2]
.sym 38581 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 38586 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38587 command_data[4]
.sym 38588 ram_add[6]
.sym 38589 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 38590 fb0.0.0.0_RDATA_1[66]
.sym 38591 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38592 fb0.0.0.0_RDATA_1[184]
.sym 38593 fb0.0.0.0_RDATA[5]
.sym 38595 fb0.0.0.0_RDATA_1[147]
.sym 38596 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 38598 fb0_char_SB_LUT4_O_4_I3[2]
.sym 38607 DE
.sym 38608 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 38609 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 38611 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 38613 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 38615 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 38616 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0]
.sym 38617 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[3]
.sym 38618 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[2]
.sym 38620 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 38622 address_reg[11]
.sym 38623 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38625 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38626 address_reg[12]
.sym 38627 address_reg[10]
.sym 38629 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38631 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38633 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[1]
.sym 38634 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 38635 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 38637 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 38639 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 38640 DE
.sym 38643 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38644 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38646 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38649 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[3]
.sym 38650 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[2]
.sym 38651 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[1]
.sym 38652 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0]
.sym 38655 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 38656 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 38658 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38661 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38663 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 38664 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 38668 address_reg[12]
.sym 38669 address_reg[10]
.sym 38670 address_reg[11]
.sym 38676 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38679 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 38680 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 38681 DE
.sym 38683 DE_$glb_ce
.sym 38684 CLK_FAST
.sym 38686 fb0.0.23.0_RCLKE
.sym 38687 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38688 fb0_char_SB_LUT4_O_3_I2[3]
.sym 38689 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38690 fb0_char_SB_LUT4_O_1_I2[3]
.sym 38691 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 38692 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 38699 $PACKER_VCC_NET
.sym 38700 command_data[5]
.sym 38701 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 38702 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 38703 fb0.0.0.0_RDATA_1[153]
.sym 38706 address_reg[7]
.sym 38708 command_data[0]
.sym 38712 address_reg[12]
.sym 38714 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 38716 ram_add[5]
.sym 38717 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 38719 ram_add[0]
.sym 38720 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 38721 DE
.sym 38727 fb0.0.0.0_RDATA_1[136]
.sym 38730 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38731 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 38733 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38734 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 38735 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 38736 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38739 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 38740 fb0.0.0.0_RDATA_1[152]
.sym 38741 fb0.0.0.0_RDATA_1[144]
.sym 38746 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38748 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 38752 fb0.0.0.0_RDATA_1[184]
.sym 38753 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 38756 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 38757 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 38758 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 38766 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 38768 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 38772 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 38774 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 38779 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38780 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38781 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 38785 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 38787 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 38790 fb0.0.0.0_RDATA_1[144]
.sym 38791 fb0.0.0.0_RDATA_1[184]
.sym 38792 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38793 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38796 fb0.0.0.0_RDATA_1[136]
.sym 38797 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 38798 fb0.0.0.0_RDATA_1[152]
.sym 38799 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 38802 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 38804 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 38809 fb0.0.13.0_RCLKE
.sym 38810 fb0_char_SB_LUT4_O_1_I2[1]
.sym 38812 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 38813 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 38814 fb0_char_SB_LUT4_O_4_I3[2]
.sym 38816 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38819 ram_add[0]
.sym 38822 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38824 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38827 ram_add[7]
.sym 38828 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 38829 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38834 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 38835 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38837 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38839 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 38840 ram_add[2]
.sym 38842 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 38843 fb0_char_SB_LUT4_O_1_I2[2]
.sym 38844 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 38850 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 38852 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 38853 DE
.sym 38854 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 38856 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 38857 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 38858 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 38859 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 38862 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38865 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 38868 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 38869 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38870 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 38871 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 38872 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 38873 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 38875 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38878 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 38879 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38880 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 38881 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38883 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 38884 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 38885 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 38886 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 38889 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 38890 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38891 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38895 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38897 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 38898 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38901 DE
.sym 38902 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38907 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 38908 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38909 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 38910 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 38914 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 38915 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38916 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 38920 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 38921 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 38922 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38925 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 38926 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 38927 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 38928 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 38932 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 38933 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 38934 fb0.0.1.0_RCLKE
.sym 38935 fb0.0.7.0_RCLKE
.sym 38936 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 38937 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 38938 fb0.0.2.0_RCLKE
.sym 38939 fb0.0.4.0_RCLKE
.sym 38942 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 38945 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 38948 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 38951 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 38953 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 38954 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 38955 DE
.sym 38956 ram_add[4]
.sym 38957 fb0_char_SB_LUT4_O_5_I3[2]
.sym 38958 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 38959 fb0.0.11.0_RCLKE
.sym 38960 ram_add[2]
.sym 38961 fb0_char_SB_LUT4_O_6_I2[3]
.sym 38962 ram_add[3]
.sym 38963 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 38964 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 38965 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 38966 ram_add[1]
.sym 38967 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 38974 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38975 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38977 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38980 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 38982 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38984 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 38985 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38986 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38988 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 38989 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 38990 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 38991 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 38992 fb0.0.0.0_RDATA_1[105]
.sym 38993 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 38994 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 38995 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38996 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 39000 fb0.0.0.0_RDATA_1[97]
.sym 39001 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 39002 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 39003 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 39004 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 39006 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 39007 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 39008 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 39009 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 39012 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 39013 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 39014 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 39015 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 39018 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 39019 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 39020 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 39021 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 39027 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 39030 fb0.0.0.0_RDATA_1[97]
.sym 39031 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 39032 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 39033 fb0.0.0.0_RDATA_1[105]
.sym 39039 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 39042 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 39043 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 39044 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 39045 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 39051 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 39052 DE_$glb_ce
.sym 39053 CLK_FAST
.sym 39057 fb0_char_SB_LUT4_O_I1[2]
.sym 39060 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 39069 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 39072 fb0.0.4.0_RCLKE
.sym 39073 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 39075 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 39077 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 39079 fb0.0.0.0_RDATA_1[147]
.sym 39080 ram_add[6]
.sym 39081 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 39082 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 39085 fb0.0.0.0_RDATA[5]
.sym 39087 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 39088 fb0.0.0.0_RDATA_1[88]
.sym 39090 fb0.0.0.0_RDATA_1[93]
.sym 39097 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 39101 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 39102 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 39103 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 39104 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 39105 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 39106 fb0.0.0.0_RDATA_1[61]
.sym 39109 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 39110 fb0.0.0.0_RDATA_1[60]
.sym 39111 fb0.0.0.0_RDATA[5]
.sym 39113 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 39114 fb0.0.0.0_RDATA_1[93]
.sym 39120 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 39121 fb0.0.0.0_RDATA_1[141]
.sym 39122 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 39123 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 39125 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 39135 fb0.0.0.0_RDATA_1[61]
.sym 39136 fb0.0.0.0_RDATA_1[141]
.sym 39137 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 39138 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 39147 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 39148 fb0.0.0.0_RDATA_1[93]
.sym 39149 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 39150 fb0.0.0.0_RDATA[5]
.sym 39159 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 39160 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 39161 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 39162 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 39165 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 39166 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 39167 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 39168 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 39171 fb0.0.0.0_RDATA_1[60]
.sym 39174 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 39180 fb0_char_SB_LUT4_O_6_I2[3]
.sym 39181 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 39187 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 39188 ram_add[3]
.sym 39197 command_data[0]
.sym 39199 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 39201 $PACKER_VCC_NET
.sym 39202 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 39205 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 39208 ram_add[5]
.sym 39209 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 39211 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 39212 ram_add[0]
.sym 39303 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 39304 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 39314 DATA[1]$SB_IO_IN
.sym 39317 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 39319 DATA[2]$SB_IO_IN
.sym 39326 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 39327 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 39330 fb0.0.0.0_RDATA_1[178]
.sym 39332 ram_add[2]
.sym 39334 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 39335 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 39336 fb0.0.0.0_RDATA_1[133]
.sym 39424 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 39425 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 39427 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 39428 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 39432 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 39435 fb0.0.0.0_RDATA_1[9]
.sym 39436 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 39437 command_data[2]
.sym 39442 fb0.0.0.0_RDATA[0]
.sym 39447 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 39448 ram_add[2]
.sym 39451 ram_add[1]
.sym 39452 ram_add[2]
.sym 39454 ram_add[3]
.sym 39455 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 39456 ram_add[4]
.sym 39459 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 39472 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 39478 fb0.0.0.0_RDATA_1[106]
.sym 39486 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 39490 fb0.0.0.0_RDATA_1[178]
.sym 39504 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 39505 fb0.0.0.0_RDATA_1[178]
.sym 39506 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 39507 fb0.0.0.0_RDATA_1[106]
.sym 39548 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 39568 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 39571 fb0.0.0.0_RDATA_1[147]
.sym 39573 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 39575 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 39582 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 39678 fb0.0.0.0_RDATA_1[105]
.sym 39681 fb0.0.0.0_RDATA_1[17]
.sym 39682 $PACKER_VCC_NET
.sym 39689 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 39692 fb0.0.0.0_RDATA_1[106]
.sym 39700 ram_add[5]
.sym 39704 fb0.0.0.0_RDATA_1[18]
.sym 39821 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 39937 command_data[3]
.sym 39941 ram_add[4]
.sym 39943 ram_add[1]
.sym 40046 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 40048 ram_add[2]
.sym 40063 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 40073 fb0.0.0.0_RDATA_1[13]
.sym 40074 fb0.0.0.0_RDATA_1[147]
.sym 40093 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 40099 fb0.0.0.0_RDATA_1[13]
.sym 40109 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 40110 fb0.0.0.0_RDATA_1[149]
.sym 40125 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 40126 fb0.0.0.0_RDATA_1[149]
.sym 40127 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 40128 fb0.0.0.0_RDATA_1[13]
.sym 40174 fb0.0.0.0_RDATA_1[40]
.sym 40180 $PACKER_VCC_NET
.sym 40294 ram_add[0]
.sym 40429 fb0.0.0.0_RDATA_1[14]
.sym 40436 CLK_12M$SB_IO_IN
.sym 40558 fb0.0.0.0_RDATA_1[147]
.sym 40663 ram_add[3]
.sym 40798 ram_add[3]
.sym 40908 fb0.0.0.0_RDATA_1[9]
.sym 40924 CLK_12M$SB_IO_IN
.sym 41150 fb0.0.0.0_RDATA_1[17]
.sym 41186 REG[0]$SB_IO_IN
.sym 41248 red[0]$SB_IO_OUT
.sym 41249 blue[0]$SB_IO_OUT
.sym 41250 green[1]$SB_IO_OUT
.sym 41251 green[0]$SB_IO_OUT
.sym 41253 red[2]$SB_IO_OUT
.sym 41270 ram_add[6]
.sym 41290 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 41293 command_data[7]
.sym 41295 command_data[2]
.sym 41297 command_data[3]
.sym 41299 command_data[5]
.sym 41317 command_data[0]
.sym 41324 command_data[2]
.sym 41329 command_data[7]
.sym 41347 command_data[0]
.sym 41357 command_data[5]
.sym 41364 command_data[3]
.sym 41367 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 41368 CLK_FAST
.sym 41376 bgcolor[3]
.sym 41377 bgcolor[2]
.sym 41378 bgcolor[7]
.sym 41379 bgcolor[5]
.sym 41381 bgcolor[0]
.sym 41384 fb0_char_SB_LUT4_O_1_I2[1]
.sym 41396 DE
.sym 41397 command_data[3]
.sym 41411 red_SB_DFFSR_Q_R
.sym 41418 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 41420 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 41456 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 41473 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 41475 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 41478 XPOS[1]
.sym 41481 DE
.sym 41508 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 41509 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 41510 XPOS[1]
.sym 41511 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 41521 DE
.sym 41530 DE_$glb_ce
.sym 41531 CLK_FAST
.sym 41538 green[2]$SB_IO_OUT
.sym 41539 red[1]$SB_IO_OUT
.sym 41548 command_data[7]
.sym 41553 $PACKER_VCC_NET
.sym 41562 ram_add[6]
.sym 41564 command_data[6]
.sym 41565 command_data[3]
.sym 41568 command_data[2]
.sym 41575 command_data[4]
.sym 41592 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 41605 command_data[6]
.sym 41616 command_data[6]
.sym 41644 command_data[4]
.sym 41653 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 41654 CLK_FAST
.sym 41662 bgcolor[6]
.sym 41663 bgcolor[4]
.sym 41669 red_SB_DFFSR_Q_R
.sym 41670 XPOS[2]
.sym 41673 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 41688 ram_add[6]
.sym 41699 this_line_addr[6]
.sym 41708 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[2]
.sym 41711 DE
.sym 41714 ram_add_SB_LUT4_O_7_I1[9]
.sym 41730 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[2]
.sym 41731 ram_add_SB_LUT4_O_7_I1[9]
.sym 41732 this_line_addr[6]
.sym 41733 DE
.sym 41790 fb0_char_SB_LUT4_O_I1[2]
.sym 41791 ram_add[6]
.sym 41792 command_data[4]
.sym 41796 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[2]
.sym 41803 cur_char[1]
.sym 41806 ram_add[5]
.sym 41808 fb0_char_SB_LUT4_O_5_I3[1]
.sym 41810 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 41812 ram_add[4]
.sym 41823 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[0]
.sym 41825 $PACKER_VCC_NET
.sym 41832 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[0]
.sym 41837 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[4]
.sym 41838 char[4]
.sym 41839 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[6]
.sym 41842 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[2]
.sym 41846 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[5]
.sym 41847 char[5]
.sym 41848 char[6]
.sym 41850 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[3]
.sym 41852 char_SB_CARRY_I0_CO[1]
.sym 41854 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[0]
.sym 41855 char[4]
.sym 41858 char_SB_CARRY_I0_CO[2]
.sym 41860 char[5]
.sym 41861 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[0]
.sym 41862 char_SB_CARRY_I0_CO[1]
.sym 41864 char_SB_CARRY_I0_CO[3]
.sym 41866 char[6]
.sym 41867 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[2]
.sym 41868 char_SB_CARRY_I0_CO[2]
.sym 41870 char_SB_CARRY_I0_CO[4]
.sym 41873 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[3]
.sym 41874 char_SB_CARRY_I0_CO[3]
.sym 41876 char_SB_CARRY_I0_CO[5]
.sym 41878 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[4]
.sym 41880 char_SB_CARRY_I0_CO[4]
.sym 41882 $nextpnr_ICESTORM_LC_13$I3
.sym 41885 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[5]
.sym 41886 char_SB_CARRY_I0_CO[5]
.sym 41888 $nextpnr_ICESTORM_LC_13$COUT
.sym 41890 $PACKER_VCC_NET
.sym 41892 $nextpnr_ICESTORM_LC_13$I3
.sym 41894 char_SB_CARRY_I0_CO[7]
.sym 41897 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[6]
.sym 41913 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 41914 ram_add[1]
.sym 41921 address_reg[10]
.sym 41922 address_reg[11]
.sym 41924 ram_add[0]
.sym 41927 cur_char[2]
.sym 41929 cur_char[6]
.sym 41930 cur_char[3]
.sym 41931 fb0_char_SB_LUT4_O_6_I2[0]
.sym 41932 cur_char[0]
.sym 41933 $PACKER_VCC_NET
.sym 41934 cur_char[5]
.sym 41936 cur_char[4]
.sym 41937 fb0_char_SB_LUT4_O_4_I3[1]
.sym 41938 char_SB_CARRY_I0_CO[7]
.sym 41947 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 41948 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[8]
.sym 41949 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[3]
.sym 41951 address_reg[8]
.sym 41952 this_line_addr[5]
.sym 41954 this_line_addr[4]
.sym 41955 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[7]
.sym 41956 char[4]
.sym 41960 address_reg[9]
.sym 41962 line[0]
.sym 41963 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[0]
.sym 41964 ram_add_SB_LUT4_O_5_I1[1]
.sym 41966 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 41967 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41969 ram_add_SB_LUT4_O_7_I1[9]
.sym 41970 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 41974 DE
.sym 41975 char_SB_CARRY_I0_CO[8]
.sym 41977 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[7]
.sym 41979 char_SB_CARRY_I0_CO[7]
.sym 41982 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[8]
.sym 41985 char_SB_CARRY_I0_CO[8]
.sym 41988 this_line_addr[4]
.sym 41989 line[0]
.sym 41990 DE
.sym 41991 ram_add_SB_LUT4_O_7_I1[9]
.sym 41995 char[4]
.sym 41997 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[0]
.sym 42002 DE
.sym 42003 line[0]
.sym 42006 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 42007 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 42008 address_reg[9]
.sym 42009 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[3]
.sym 42012 DE
.sym 42013 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42014 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 42015 address_reg[8]
.sym 42018 ram_add_SB_LUT4_O_7_I1[9]
.sym 42019 this_line_addr[5]
.sym 42020 ram_add_SB_LUT4_O_5_I1[1]
.sym 42021 DE
.sym 42038 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 42039 fb0_char_SB_LUT4_O_2_I2[0]
.sym 42041 address_reg[3]
.sym 42046 address_reg[3]
.sym 42047 address_reg[8]
.sym 42049 command_data[3]
.sym 42050 ram_add[4]
.sym 42051 fb0_char_SB_LUT4_O_1_I2[0]
.sym 42052 command_data[2]
.sym 42053 fb0.0.0.0_RDATA_1[173]
.sym 42056 fb0_char_SB_LUT4_O_3_I2[0]
.sym 42058 fb0.0.0.0_RDATA_1[164]
.sym 42060 ram_add[5]
.sym 42066 address_reg[6]
.sym 42071 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42073 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 42074 fb0_char_SB_LUT4_O_5_I3[2]
.sym 42077 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 42078 fb0_char_SB_LUT4_O_5_I3[1]
.sym 42079 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42081 fb0_char_SB_LUT4_O_4_I3[2]
.sym 42082 address_reg[10]
.sym 42085 ram_add[6]
.sym 42087 fb0_char_SB_LUT4_O_1_I2[1]
.sym 42088 address_reg[11]
.sym 42089 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 42092 fb0_char_SB_LUT4_O_I1[1]
.sym 42093 fb0_char_SB_LUT4_O_I1[2]
.sym 42095 fb0_char_SB_LUT4_O_1_I2[1]
.sym 42097 fb0_char_SB_LUT4_O_4_I3[1]
.sym 42099 fb0_char_SB_LUT4_O_1_I2[1]
.sym 42100 fb0_char_SB_LUT4_O_5_I3[2]
.sym 42102 fb0_char_SB_LUT4_O_5_I3[1]
.sym 42105 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42106 address_reg[6]
.sym 42107 ram_add[6]
.sym 42108 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 42117 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 42118 address_reg[10]
.sym 42119 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 42120 address_reg[11]
.sym 42135 fb0_char_SB_LUT4_O_4_I3[1]
.sym 42137 fb0_char_SB_LUT4_O_4_I3[2]
.sym 42138 fb0_char_SB_LUT4_O_1_I2[1]
.sym 42142 fb0_char_SB_LUT4_O_1_I2[1]
.sym 42143 fb0_char_SB_LUT4_O_I1[1]
.sym 42144 fb0_char_SB_LUT4_O_I1[2]
.sym 42145 DE_$glb_ce
.sym 42146 CLK_FAST
.sym 42147 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42160 address_reg[6]
.sym 42163 ram_add[3]
.sym 42164 ram_add[1]
.sym 42166 ram_add[0]
.sym 42167 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42168 ram_add[2]
.sym 42169 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 42170 fb0_char_SB_LUT4_O_5_I3[2]
.sym 42173 ram_add[6]
.sym 42178 fb0.0.0.0_RDATA[3]
.sym 42196 fb0_char_SB_LUT4_O_2_I2[2]
.sym 42201 fb0_char_SB_LUT4_O_6_I2[0]
.sym 42202 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42203 fb0_char_SB_LUT4_O_2_I2[3]
.sym 42207 fb0_char_SB_LUT4_O_1_I2[1]
.sym 42208 fb0_char_SB_LUT4_O_3_I2[2]
.sym 42209 fb0_char_SB_LUT4_O_2_I2[0]
.sym 42210 fb0_char_SB_LUT4_O_6_I2[2]
.sym 42211 fb0_char_SB_LUT4_O_1_I2[0]
.sym 42212 fb0_char_SB_LUT4_O_1_I2[2]
.sym 42213 fb0_char_SB_LUT4_O_3_I2[3]
.sym 42214 fb0_char_SB_LUT4_O_6_I2[3]
.sym 42216 fb0_char_SB_LUT4_O_3_I2[0]
.sym 42217 fb0_char_SB_LUT4_O_1_I2[3]
.sym 42234 fb0_char_SB_LUT4_O_3_I2[0]
.sym 42235 fb0_char_SB_LUT4_O_3_I2[3]
.sym 42236 fb0_char_SB_LUT4_O_1_I2[1]
.sym 42237 fb0_char_SB_LUT4_O_3_I2[2]
.sym 42240 fb0_char_SB_LUT4_O_6_I2[0]
.sym 42241 fb0_char_SB_LUT4_O_1_I2[1]
.sym 42242 fb0_char_SB_LUT4_O_6_I2[2]
.sym 42243 fb0_char_SB_LUT4_O_6_I2[3]
.sym 42246 fb0_char_SB_LUT4_O_1_I2[1]
.sym 42247 fb0_char_SB_LUT4_O_1_I2[2]
.sym 42248 fb0_char_SB_LUT4_O_1_I2[0]
.sym 42249 fb0_char_SB_LUT4_O_1_I2[3]
.sym 42252 fb0_char_SB_LUT4_O_2_I2[3]
.sym 42253 fb0_char_SB_LUT4_O_1_I2[1]
.sym 42254 fb0_char_SB_LUT4_O_2_I2[2]
.sym 42255 fb0_char_SB_LUT4_O_2_I2[0]
.sym 42268 DE_$glb_ce
.sym 42269 CLK_FAST
.sym 42270 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42271 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 42283 address_reg[5]
.sym 42295 fb0.0.21.0_RCLKE
.sym 42299 fb0_char_SB_LUT4_O_3_I2[3]
.sym 42300 fb0.0.0.0_RDATA_1[165]
.sym 42302 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 42303 fb0_char_SB_LUT4_O_1_I2[3]
.sym 42305 DE
.sym 42306 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 42325 fb0.0.0.0_RDATA_1[173]
.sym 42327 DE
.sym 42337 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42339 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42342 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 42364 DE
.sym 42366 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42369 DE
.sym 42371 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42389 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 42390 fb0.0.0.0_RDATA_1[173]
.sym 42406 address_reg[9]
.sym 42413 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 42414 fb0.0.19.0_RCLKE
.sym 42417 fb0_char_SB_LUT4_O_2_I2[2]
.sym 42418 fb0.0.0.0_RDATA_1[82]
.sym 42421 fb0.0.0.0_RDATA_1[187]
.sym 42429 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42440 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 42442 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 42450 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 42456 address_reg[10]
.sym 42462 address_reg[11]
.sym 42464 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 42468 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 42469 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 42470 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 42471 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 42488 address_reg[10]
.sym 42489 address_reg[11]
.sym 42521 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 42529 address_reg[1]
.sym 42532 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 42533 command_data[6]
.sym 42535 command_data[1]
.sym 42536 command_data[7]
.sym 42537 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 42538 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 42544 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 42545 command_data[3]
.sym 42548 command_data[2]
.sym 42549 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 42551 $PACKER_VCC_NET
.sym 42552 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 42558 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 42559 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 42561 fb0.0.23.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42562 fb0.0.0.0_RDATA_1[147]
.sym 42566 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 42569 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42570 fb0.0.0.0_RDATA_1[165]
.sym 42574 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42575 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 42576 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 42577 DE
.sym 42578 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 42579 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 42581 fb0.0.0.0_RDATA_1[187]
.sym 42582 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 42584 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 42585 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 42586 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42587 fb0.0.0.0_RDATA_1[29]
.sym 42588 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 42592 fb0.0.23.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42594 DE
.sym 42597 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 42599 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42603 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 42604 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 42605 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 42606 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 42611 fb0.0.23.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42615 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 42616 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 42617 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 42618 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 42621 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 42622 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42623 fb0.0.0.0_RDATA_1[165]
.sym 42624 fb0.0.0.0_RDATA_1[29]
.sym 42627 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42628 fb0.0.0.0_RDATA_1[187]
.sym 42629 fb0.0.0.0_RDATA_1[147]
.sym 42630 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 42637 DE_$glb_ce
.sym 42638 CLK_FAST
.sym 42640 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 42642 fb0.0.10.0_RCLKE
.sym 42646 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 42652 fb0.0.23.0_RCLKE
.sym 42655 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 42660 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42662 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 42664 fb0.0.0.0_RDATA_1[174]
.sym 42665 ram_add[6]
.sym 42666 ram_add[6]
.sym 42667 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42668 fb0.0.0.0_RDATA_1[107]
.sym 42669 fb0.0.0.0_RDATA_1[110]
.sym 42670 fb0.0.0.0_RDATA_1[59]
.sym 42671 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 42672 fb0.0.13.0_RCLKE
.sym 42673 fb0.0.0.0_RDATA_1[29]
.sym 42674 fb0.0.0.0_RDATA_1[102]
.sym 42675 fb0.0.0.0_RDATA[3]
.sym 42681 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 42683 fb0.0.0.0_RDATA_1[66]
.sym 42684 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 42686 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 42689 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 42690 fb0.0.0.0_RDATA_1[82]
.sym 42691 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 42693 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 42696 DE
.sym 42699 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 42702 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42704 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 42705 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 42706 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 42707 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42708 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 42714 DE
.sym 42717 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42720 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 42721 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 42722 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 42732 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 42733 fb0.0.0.0_RDATA_1[82]
.sym 42734 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 42735 fb0.0.0.0_RDATA_1[66]
.sym 42741 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42744 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 42745 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 42746 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 42747 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 42756 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 42758 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42759 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 42760 DE_$glb_ce
.sym 42761 CLK_FAST
.sym 42763 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 42764 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 42765 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 42767 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 42769 fb0.0.6.0_RCLKE
.sym 42770 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42774 ram_add[6]
.sym 42776 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 42777 command_data[0]
.sym 42778 fb0.0.0.0_RDATA_1[184]
.sym 42782 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 42784 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 42785 command_data[7]
.sym 42786 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 42789 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 42794 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[2]
.sym 42795 fb0.0.0.0_RDATA_1[96]
.sym 42797 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 42804 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 42805 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 42809 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 42811 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 42813 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 42814 DE
.sym 42815 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 42817 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 42820 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 42821 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42822 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42825 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42828 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 42830 fb0.0.0.0_RDATA_1[59]
.sym 42834 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42835 fb0.0.0.0_RDATA[3]
.sym 42837 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 42838 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 42839 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 42840 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 42845 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42851 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42852 DE
.sym 42855 DE
.sym 42857 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42861 fb0.0.0.0_RDATA[3]
.sym 42862 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 42863 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 42864 fb0.0.0.0_RDATA_1[59]
.sym 42867 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 42868 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 42869 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 42870 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 42874 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42876 DE
.sym 42879 DE
.sym 42881 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42883 DE_$glb_ce
.sym 42884 CLK_FAST
.sym 42900 DE
.sym 42901 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 42902 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 42905 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 42906 fb0.0.7.0_RCLKE
.sym 42909 fb0.0.3.0_RCLKE
.sym 42911 fb0.0.1.0_RCLKE
.sym 42916 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 42917 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 42931 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 42932 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 42934 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42936 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 42938 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 42939 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 42944 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 42956 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 42972 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 42973 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 42974 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 42975 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42990 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 42991 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 42992 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 42993 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 43011 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 43021 command_data[4]
.sym 43025 command_data[6]
.sym 43027 command_data[1]
.sym 43028 address_reg[1]
.sym 43031 command_data[7]
.sym 43032 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 43036 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 43037 command_data[2]
.sym 43041 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 43044 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 43052 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 43055 fb0.0.0.0_RDATA_1[88]
.sym 43061 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 43064 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[2]
.sym 43065 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 43067 fb0.0.0.0_RDATA_1[96]
.sym 43072 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 43076 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 43095 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 43096 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 43097 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 43098 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[2]
.sym 43101 fb0.0.0.0_RDATA_1[88]
.sym 43102 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 43103 fb0.0.0.0_RDATA_1[96]
.sym 43104 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 43145 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 43150 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 43152 DATA[6]$SB_IO_IN
.sym 43154 fb0.0.11.0_RCLKE
.sym 43155 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 43156 fb0.0.0.0_RDATA_1[27]
.sym 43158 fb0.0.13.0_WCLKE
.sym 43163 ram_add[6]
.sym 43176 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 43178 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 43182 fb0.0.0.0_RDATA[0]
.sym 43184 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 43185 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 43188 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 43197 fb0.0.0.0_RDATA_1[24]
.sym 43204 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 43218 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 43219 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 43220 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 43221 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 43224 fb0.0.0.0_RDATA_1[24]
.sym 43225 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 43226 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 43227 fb0.0.0.0_RDATA[0]
.sym 43261 fb0.0.13.0_MASK
.sym 43262 fb0.0.13.0_WCLKE
.sym 43269 command_data[4]
.sym 43270 address_reg[6]
.sym 43272 fb0.0.0.0_RDATA_1[88]
.sym 43274 fb0.0.0.0_RDATA_1[93]
.sym 43276 command_data[0]
.sym 43277 command_data[7]
.sym 43283 fb0.0.0.0_RDATA_1[24]
.sym 43284 fb0.0.0.0_RDATA_1[37]
.sym 43287 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 43290 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 43298 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 43301 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 43302 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 43304 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 43306 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 43308 fb0.0.0.0_RDATA_1[37]
.sym 43311 fb0.0.0.0_RDATA_1[133]
.sym 43312 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 43313 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 43314 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 43315 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 43316 fb0.0.0.0_RDATA_1[27]
.sym 43318 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 43320 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 43321 fb0.0.0.0_RDATA_1[131]
.sym 43329 fb0.0.0.0_RDATA_1[27]
.sym 43330 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 43331 fb0.0.0.0_RDATA_1[131]
.sym 43332 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 43335 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 43336 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 43337 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 43338 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 43347 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 43348 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 43349 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 43350 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 43353 fb0.0.0.0_RDATA_1[133]
.sym 43354 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 43355 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 43356 fb0.0.0.0_RDATA_1[37]
.sym 43391 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 43419 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 43430 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 43459 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 43461 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 43511 fb0.0.0.0_RDATA_1[18]
.sym 43513 command_data[4]
.sym 43523 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 43531 $PACKER_VCC_NET
.sym 43638 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 43759 command_data[1]
.sym 43774 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 43779 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 43924 fb0.0.0.0_RDATA_1[40]
.sym 43928 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 43939 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 43942 fb0.0.0.0_RDATA_1[8]
.sym 43986 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 43987 fb0.0.0.0_RDATA_1[8]
.sym 43988 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 43989 fb0.0.0.0_RDATA_1[40]
.sym 44019 $PACKER_VCC_NET
.sym 44028 fb0.0.0.0_RDATA_1[8]
.sym 44135 CLK_12M$SB_IO_IN
.sym 44147 $PACKER_VCC_NET
.sym 44247 ram_add[6]
.sym 44254 fb0.0.0.0_RDATA_1[13]
.sym 44869 address_reg[8]
.sym 44982 fb0.0.0.0_RDATA_1[18]
.sym 45021 CLK_12M$SB_IO_IN
.sym 45032 CLK_12M$SB_IO_IN
.sym 45119 fgcolor[2]
.sym 45121 bgcolor[3]
.sym 45122 bgcolor[2]
.sym 45123 red_SB_DFFSR_Q_R
.sym 45124 bgcolor[5]
.sym 45126 fgcolor[3]
.sym 45128 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 45131 bgcolor[7]
.sym 45133 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 45134 bgcolor[0]
.sym 45139 cur_px
.sym 45140 fgcolor[0]
.sym 45147 cur_px
.sym 45165 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 45166 cur_px
.sym 45167 bgcolor[5]
.sym 45170 cur_px
.sym 45171 bgcolor[0]
.sym 45172 fgcolor[0]
.sym 45176 bgcolor[3]
.sym 45178 cur_px
.sym 45179 fgcolor[3]
.sym 45182 bgcolor[2]
.sym 45183 fgcolor[2]
.sym 45184 cur_px
.sym 45194 cur_px
.sym 45195 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 45196 bgcolor[7]
.sym 45199 CLK_PIX_$glb_clk
.sym 45200 red_SB_DFFSR_Q_R
.sym 45220 $PACKER_VCC_NET
.sym 45223 red[0]$SB_IO_OUT
.sym 45227 green[1]$SB_IO_OUT
.sym 45251 DE
.sym 45254 red[2]$SB_IO_OUT
.sym 45267 green[0]$SB_IO_OUT
.sym 45274 blue[0]$SB_IO_OUT
.sym 45288 command_data[7]
.sym 45300 command_data[0]
.sym 45304 command_data[5]
.sym 45305 command_data[2]
.sym 45309 bgcolor_SB_DFFE_Q_E
.sym 45310 command_data[3]
.sym 45330 command_data[3]
.sym 45333 command_data[2]
.sym 45341 command_data[7]
.sym 45348 command_data[5]
.sym 45360 command_data[0]
.sym 45361 bgcolor_SB_DFFE_Q_E
.sym 45362 CLK_FAST
.sym 45395 bgcolor_SB_DFFE_Q_E
.sym 45409 red_SB_DFFSR_Q_R
.sym 45411 bgcolor[6]
.sym 45412 bgcolor[4]
.sym 45414 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 45419 fgcolor[4]
.sym 45425 cur_px
.sym 45433 cur_px
.sym 45468 fgcolor[4]
.sym 45470 bgcolor[4]
.sym 45471 cur_px
.sym 45474 bgcolor[6]
.sym 45475 cur_px
.sym 45476 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 45485 CLK_PIX_$glb_clk
.sym 45486 red_SB_DFFSR_Q_R
.sym 45499 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 45501 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 45504 $PACKER_VCC_NET
.sym 45506 char_data_line[5]
.sym 45507 cur_char[1]
.sym 45510 $PACKER_GND_NET
.sym 45518 fb0.0.0.0_RDATA_1[166]
.sym 45539 command_data[6]
.sym 45540 command_data[4]
.sym 45555 bgcolor_SB_DFFE_Q_E
.sym 45597 command_data[6]
.sym 45603 command_data[4]
.sym 45607 bgcolor_SB_DFFE_Q_E
.sym 45608 CLK_FAST
.sym 45622 cur_char[0]
.sym 45624 cur_char[3]
.sym 45625 cur_char[4]
.sym 45626 ram_add[2]
.sym 45629 cur_char[2]
.sym 45630 $PACKER_VCC_NET
.sym 45631 cur_char[6]
.sym 45633 cur_char[5]
.sym 45636 DE
.sym 45642 DE
.sym 45745 ram_add[4]
.sym 45747 ram_add[6]
.sym 45748 $PACKER_VCC_NET
.sym 45750 scrolled_ypos[0]
.sym 45756 fb0_char_SB_LUT4_O_1_I2[0]
.sym 45869 address_reg[4]
.sym 45871 address_reg[5]
.sym 45878 address_reg[2]
.sym 45879 ram_add[6]
.sym 45891 bgcolor_SB_DFFE_Q_E
.sym 45992 address_reg[7]
.sym 45995 ram_add[4]
.sym 45997 fb0_char_SB_LUT4_O_5_I3[1]
.sym 45999 fb0.0.21.0_RCLKE
.sym 46001 ram_add[5]
.sym 46006 fb0.0.0.0_RDATA_1[166]
.sym 46009 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 46114 address_reg[7]
.sym 46117 fb0_char_SB_LUT4_O_6_I2[0]
.sym 46118 scrolled_ypos[1]
.sym 46120 scrolled_ypos[2]
.sym 46121 fb0_char_SB_LUT4_O_4_I3[1]
.sym 46122 address_reg[1]
.sym 46143 fb0.0.0.0_RDATA_1[164]
.sym 46158 fb0.0.0.0_RDATA_1[172]
.sym 46160 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 46169 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 46176 fb0.0.0.0_RDATA_1[164]
.sym 46177 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 46178 fb0.0.0.0_RDATA_1[172]
.sym 46179 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 46237 ram_add[4]
.sym 46238 fb0_char_SB_LUT4_O_3_I2[0]
.sym 46239 ram_add[5]
.sym 46240 $PACKER_VCC_NET
.sym 46243 address_reg[1]
.sym 46244 fb0.0.0.0_RDATA_1[173]
.sym 46245 command_data[2]
.sym 46246 fb0.0.0.0_RDATA_1[172]
.sym 46253 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 46361 fb0.0.0.0_RDATA_1[174]
.sym 46372 address_reg[9]
.sym 46380 command_data[1]
.sym 46382 command_data[5]
.sym 46395 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 46403 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 46413 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 46414 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 46446 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 46447 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 46448 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 46449 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 46476 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 46485 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 46499 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 46503 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 46504 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 46505 fb0.0.0.0_RDATA_1[62]
.sym 46506 fb0.0.0.0_RDATA_1[166]
.sym 46524 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 46529 DE
.sym 46533 fb0.0.0.0_RDATA_1[107]
.sym 46537 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46547 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46558 DE
.sym 46559 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46582 fb0.0.0.0_RDATA_1[107]
.sym 46584 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 46591 DE_$glb_ce
.sym 46592 CLK_FAST
.sym 46606 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 46607 fb0.0.0.0_RDATA_1[82]
.sym 46608 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 46610 fb0.0.0.0_RDATA_1[187]
.sym 46612 fb0.0.0.0_RDATA_1[90]
.sym 46617 address_reg[7]
.sym 46619 fb0.0.10.0_RCLKE
.sym 46622 fb0.0.6.0_RCLKE
.sym 46626 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 46635 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 46640 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 46642 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 46644 fb0.0.0.0_RDATA_1[110]
.sym 46645 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 46649 fb0.0.0.0_RDATA_1[102]
.sym 46650 DE
.sym 46652 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 46653 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 46654 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 46655 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 46657 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 46658 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46661 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 46662 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 46664 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 46665 fb0.0.0.0_RDATA_1[62]
.sym 46666 fb0.0.0.0_RDATA_1[166]
.sym 46669 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46674 fb0.0.0.0_RDATA_1[62]
.sym 46675 fb0.0.0.0_RDATA_1[166]
.sym 46676 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 46677 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 46680 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 46681 fb0.0.0.0_RDATA_1[102]
.sym 46682 fb0.0.0.0_RDATA_1[110]
.sym 46683 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 46692 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 46693 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 46694 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 46695 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 46704 DE
.sym 46707 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46710 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 46711 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 46712 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 46713 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 46714 DE_$glb_ce
.sym 46715 CLK_FAST
.sym 46723 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 46729 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 46730 command_data[6]
.sym 46731 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 46734 command_data[2]
.sym 46735 $PACKER_VCC_NET
.sym 46739 command_data[3]
.sym 46853 fb0.0.0.0_RDATA_1[30]
.sym 46857 fb0.0.13.0_RCLKE
.sym 46858 fb0.0.0.0_RDATA_1[110]
.sym 46859 fb0.0.0.0_RDATA_1[107]
.sym 46860 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 46861 fb0.0.0.0_RDATA_1[59]
.sym 46862 fb0.0.0.0_RDATA_1[29]
.sym 46866 address_reg[5]
.sym 46869 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 46872 address_reg[9]
.sym 46873 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 46884 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 46885 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 46887 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 46905 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 46926 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 46927 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 46928 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 46929 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 46963 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 46978 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 46980 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 46983 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 46988 fb0.0.13.0_MASK
.sym 46992 fb0.0.0.0_RDATA_1[16]
.sym 46996 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 47099 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 47102 $PACKER_VCC_NET
.sym 47106 fb0.0.1.0_RCLKE
.sym 47110 address_reg[5]
.sym 47144 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 47156 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 47198 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 47199 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 47203 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 47204 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 47209 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 47224 command_data[2]
.sym 47226 $PACKER_VCC_NET
.sym 47228 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 47230 $PACKER_VCC_NET
.sym 47354 fb0.0.0.0_RDATA_1[27]
.sym 47355 fb0.0.13.0_WCLKE
.sym 47357 address_reg[9]
.sym 47467 fb0.0.0.0_RDATA_1[24]
.sym 47470 fb0.0.0.0_RDATA_1[37]
.sym 47592 $PACKER_VCC_NET
.sym 47718 $PACKER_VCC_NET
.sym 47837 $PACKER_VCC_NET
.sym 47844 $PACKER_VCC_NET
.sym 48090 $PACKER_VCC_NET
.sym 48212 fb0.0.0.0_RDATA_1[8]
.sym 48584 address_reg[0]
.sym 48882 DE
.sym 48897 DE
.sym 48941 red[2]$SB_IO_OUT
.sym 48942 CLK_CPU$SB_IO_IN
.sym 48943 green[0]$SB_IO_OUT
.sym 49071 $PACKER_VCC_NET
.sym 49097 char_data_line[0]
.sym 49195 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 49196 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 49198 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 49199 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 49210 $PACKER_VCC_NET
.sym 49330 char_data_line[4]
.sym 49331 char_data_line[6]
.sym 49334 $PACKER_VCC_NET
.sym 49335 DE
.sym 49336 char_data_line[3]
.sym 49337 char_data_line[2]
.sym 49339 $PACKER_VCC_NET
.sym 49343 $PACKER_VCC_NET
.sym 49348 XPOS[0]
.sym 49349 $PACKER_VCC_NET
.sym 49456 ram_add[6]
.sym 49462 $PACKER_VCC_NET
.sym 49578 $PACKER_VCC_NET
.sym 49581 ram_add[3]
.sym 49697 address_reg[5]
.sym 49699 fb0.0.24.0_RCLKE
.sym 49703 address_reg[0]
.sym 49704 address_reg[6]
.sym 49707 ram_add[5]
.sym 49825 fb0_char_SB_LUT4_O_I1[1]
.sym 49843 $PACKER_VCC_NET
.sym 49947 fb0.0.0.0_RDATA_1[170]
.sym 49950 address_reg[3]
.sym 49952 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 49953 address_reg[0]
.sym 49959 address_reg[8]
.sym 50070 address_reg[3]
.sym 50071 command_data[5]
.sym 50073 fb0.0.0.0_RDATA_1[168]
.sym 50076 $PACKER_VCC_NET
.sym 50079 command_data[1]
.sym 50192 fb0.0.0.0_RDATA_1[155]
.sym 50197 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 50208 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 50316 address_reg[0]
.sym 50318 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 50321 fb0.0.0.0_RDATA_1[152]
.sym 50331 $PACKER_VCC_NET
.sym 50358 fb0.0.0.0_RDATA_1[158]
.sym 50368 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 50407 fb0.0.0.0_RDATA_1[158]
.sym 50409 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 50439 address_reg[0]
.sym 50442 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 50443 address_reg[0]
.sym 50446 fb0.0.0.0_RDATA_1[158]
.sym 50447 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 50453 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 50459 address_reg[8]
.sym 50560 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 50561 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 50563 command_data[4]
.sym 50565 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 50567 command_data[1]
.sym 50568 command_data[0]
.sym 50569 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 50570 command_data[5]
.sym 50580 fb0.0.11.0_WCLKE
.sym 50593 fb0.0.0.0_RDATA_1[30]
.sym 50606 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 50658 fb0.0.0.0_RDATA_1[30]
.sym 50661 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 50673 fb0.0.11.0_WCLKE
.sym 50686 fb0.0.0.0_RDATA_1[62]
.sym 50688 fb0.0.0.0_RDATA_1[60]
.sym 50689 fb0.0.0.0_RDATA_1[61]
.sym 50694 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 50806 fb0.0.10.0_RCLKE
.sym 50809 fb0.0.6.0_RCLKE
.sym 50811 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 50813 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 50819 $PACKER_VCC_NET
.sym 50823 $PACKER_VCC_NET
.sym 50848 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 50863 fb0.0.0.0_RDATA_1[16]
.sym 50868 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 50869 fb0.0.0.0_RDATA_1[16]
.sym 50937 fb0.0.0.0_RDATA_1[92]
.sym 50946 DATA[2]$SB_IO_IN
.sym 50947 DATA[1]$SB_IO_IN
.sym 50950 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 50951 address_reg[8]
.sym 51052 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 51058 DATA[5]$SB_IO_IN
.sym 51063 address_reg[5]
.sym 51102 address_reg[9]
.sym 51110 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 51111 address_reg[8]
.sym 51115 address_reg[9]
.sym 51116 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 51117 address_reg[8]
.sym 51163 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 51164 fb0.0.10.0_WCLKE
.sym 51172 address_reg[5]
.sym 51173 address_reg[5]
.sym 51181 fb0.0.0.0_RDATA_1[16]
.sym 51183 fb0.0.13.0_MASK
.sym 51300 DATA[3]$SB_IO_IN
.sym 51307 address_reg[5]
.sym 51315 $PACKER_VCC_NET
.sym 51432 fb0.0.0.0_RDATA_1[10]
.sym 51438 DATA[2]$SB_IO_IN
.sym 51439 DATA[1]$SB_IO_IN
.sym 51668 fb0.0.0.0_RDATA_1[28]
.sym 51671 fb0.0.0.0_RDATA_1[25]
.sym 51801 command_data[1]
.sym 51930 DATA[1]$SB_IO_IN
.sym 51934 DATA[2]$SB_IO_IN
.sym 52416 address_reg[6]
.sym 52418 DATA[2]$SB_IO_IN
.sym 52422 DATA[1]$SB_IO_IN
.sym 52521 CLK_PIX
.sym 52530 address_reg[7]
.sym 52639 DATA[2]$SB_IO_IN
.sym 52641 DATA[1]$SB_IO_IN
.sym 52644 address_reg[5]
.sym 52713 CLK_CPU$SB_IO_IN
.sym 52717 green[0]$SB_IO_OUT
.sym 52730 green[0]$SB_IO_OUT
.sym 52737 CLK_CPU$SB_IO_IN
.sym 52933 char_data_line[1]
.sym 53032 $PACKER_GND_NET
.sym 53046 $PACKER_VCC_NET
.sym 53057 char_data_line[7]
.sym 53068 char_data_line[3]
.sym 53071 char_data_line[6]
.sym 53073 char_data_line[7]
.sym 53075 char_data_line[2]
.sym 53077 char_data_line[0]
.sym 53080 char_data_line[4]
.sym 53085 XPOS[0]
.sym 53088 char_data_line[5]
.sym 53090 XPOS[2]
.sym 53091 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 53098 char_data_line[1]
.sym 53100 XPOS[0]
.sym 53101 char_data_line[5]
.sym 53102 char_data_line[1]
.sym 53103 XPOS[2]
.sym 53106 char_data_line[0]
.sym 53107 XPOS[0]
.sym 53108 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 53109 char_data_line[4]
.sym 53118 char_data_line[3]
.sym 53119 char_data_line[7]
.sym 53120 XPOS[2]
.sym 53121 XPOS[0]
.sym 53124 char_data_line[6]
.sym 53125 char_data_line[2]
.sym 53126 XPOS[0]
.sym 53127 XPOS[2]
.sym 53163 green[2]$SB_IO_OUT
.sym 53170 red[1]$SB_IO_OUT
.sym 53293 char_data_line[0]
.sym 53409 ram_add[7]
.sym 53414 ram_add[3]
.sym 53527 address_reg[1]
.sym 53528 address_reg[1]
.sym 53533 address_reg[6]
.sym 53534 command_data[0]
.sym 53536 command_data[5]
.sym 53660 ram_add[7]
.sym 53661 address_reg[8]
.sym 53670 command_data[1]
.sym 53792 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 53899 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 53914 command_data[7]
.sym 54024 command_data[5]
.sym 54025 command_data[0]
.sym 54029 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 54030 address_reg[7]
.sym 54031 fb0.0.0.0_RDATA_1[153]
.sym 54038 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 54042 fb0_char_SB_LUT4_O_2_I2[2]
.sym 54148 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 54151 ram_add[7]
.sym 54272 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 54277 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 54392 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 54396 fb0.0.4.0_RCLKE
.sym 54399 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 54401 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 54406 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 54410 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 54521 command_data[0]
.sym 54529 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 54548 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 54566 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 54570 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 54588 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 54589 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 54591 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 54643 fb0.0.11.0_WCLKE
.sym 54644 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 54756 address_reg[6]
.sym 54765 fb0.0.11.0_WCLKE
.sym 54767 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 54771 command_data[2]
.sym 54777 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 54886 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 54900 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 54902 fb0.0.10.0_WCLKE
.sym 54906 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 55004 address_reg[1]
.sym 55013 fb0.0.0.0_RDATA_1[106]
.sym 55051 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 55066 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 55068 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 55070 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 55075 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 55077 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 55261 command_data[3]
.sym 55633 command_data[0]
.sym 55750 fb0.0.0.0_RDATA_1[14]
.sym 56122 ram_add[3]
.sym 56232 address_reg[6]
.sym 56417 CLK_PIX
.sym 56452 CLK_PIX
.sym 56468 fast_counter_$glb_clk
.sym 56475 address_reg[1]
.sym 56514 CLK_PIX
.sym 56529 CLK_PIX
.sym 56704 $PACKER_VCC_NET
.sym 56709 char_data_line[7]
.sym 56715 DE
.sym 56733 green[1]$SB_IO_OUT
.sym 56741 $PACKER_VCC_NET
.sym 56752 $PACKER_GND_NET
.sym 56759 $PACKER_VCC_NET
.sym 56873 $PACKER_VCC_NET
.sym 56890 $PACKER_VCC_NET
.sym 57121 char_data_line[1]
.sym 57134 $PACKER_GND_NET
.sym 57243 ram_add[0]
.sym 57244 address_reg[10]
.sym 57245 address_reg[11]
.sym 57247 ram_add[1]
.sym 57256 $PACKER_VCC_NET
.sym 57361 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 57364 fb0_char_SB_LUT4_O_2_I2[0]
.sym 57366 command_data[1]
.sym 57367 address_reg[3]
.sym 57369 address_reg[3]
.sym 57382 $PACKER_VCC_NET
.sym 57485 ram_add[1]
.sym 57486 ram_add[3]
.sym 57489 ram_add[0]
.sym 57490 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 57491 ram_add[2]
.sym 57606 address_reg[5]
.sym 57610 command_data[7]
.sym 57611 address_reg[5]
.sym 57616 address_reg[5]
.sym 57626 $PACKER_GND_NET
.sym 57729 address_reg[9]
.sym 57737 fb0.0.19.0_RCLKE
.sym 57748 $PACKER_VCC_NET
.sym 57853 command_data[7]
.sym 57854 command_data[6]
.sym 57855 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 57856 command_data[6]
.sym 57857 address_reg[1]
.sym 57858 command_data[1]
.sym 57859 command_data[7]
.sym 57860 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 57864 command_data[6]
.sym 57865 ram_add[4]
.sym 57867 command_data[3]
.sym 57870 $PACKER_VCC_NET
.sym 57874 $PACKER_VCC_NET
.sym 57968 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 57980 fb0.0.23.0_RCLKE
.sym 57984 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 57985 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 57986 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 58100 command_data[0]
.sym 58101 fb0.0.0.0_RDATA_1[184]
.sym 58103 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 58104 command_data[7]
.sym 58108 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 58109 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 58118 $PACKER_GND_NET
.sym 58219 command_data[0]
.sym 58221 fb0.0.3.0_RCLKE
.sym 58222 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 58224 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 58227 fb0_char_SB_LUT4_O_2_I2[2]
.sym 58228 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 58229 fb0.0.7.0_RCLKE
.sym 58234 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 58235 fb0.0.0.0_RDATA_1[94]
.sym 58236 $PACKER_VCC_NET
.sym 58242 fb0.0.0.0_RDATA_1[86]
.sym 58336 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 58338 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 58345 address_reg[1]
.sym 58349 command_data[4]
.sym 58350 command_data[7]
.sym 58351 command_data[6]
.sym 58353 command_data[1]
.sym 58354 command_data[7]
.sym 58356 command_data[6]
.sym 58357 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 58358 command_data[2]
.sym 58362 $PACKER_VCC_NET
.sym 58365 command_data[3]
.sym 58367 $PACKER_VCC_NET
.sym 58468 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 58473 fb0.0.11.0_RCLKE
.sym 58475 DATA[6]$SB_IO_IN
.sym 58591 command_data[4]
.sym 58592 command_data[0]
.sym 58593 command_data[7]
.sym 58595 fb0.0.0.0_RDATA_1[88]
.sym 58599 address_reg[6]
.sym 58600 command_data[7]
.sym 58601 fb0.0.0.0_RDATA_1[93]
.sym 58606 $PACKER_GND_NET
.sym 58607 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 58715 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 58723 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 58736 $PACKER_VCC_NET
.sym 58839 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 58841 command_data[4]
.sym 58846 command_data[4]
.sym 58850 $PACKER_VCC_NET
.sym 58855 command_data[2]
.sym 58963 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 58965 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 58971 $PACKER_VCC_NET
.sym 59084 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 59087 command_data[1]
.sym 59090 fb0.0.10.0_WCLKE
.sym 59092 command_data[1]
.sym 59097 command_data[7]
.sym 59103 $PACKER_GND_NET
.sym 59224 $PACKER_VCC_NET
.sym 59341 command_data[7]
.sym 59343 command_data[2]
.sym 59463 address_reg[3]
.sym 59468 $PACKER_VCC_NET
.sym 59579 fb0.0.0.0_RDATA_1[13]
.sym 59595 $PACKER_GND_NET
.sym 59821 command_data[0]
.sym 59834 command_data[7]
.sym 60083 $PACKER_GND_NET
.sym 60192 address_reg[8]
.sym 60374 green[1]$SB_IO_OUT
.sym 60385 green[1]$SB_IO_OUT
.sym 60416 $PACKER_VCC_NET
.sym 60548 red[0]$SB_IO_OUT
.sym 60570 $PACKER_VCC_NET
.sym 60588 $PACKER_VCC_NET
.sym 60721 $PACKER_VCC_NET
.sym 60821 $PACKER_GND_NET
.sym 60825 cur_char[1]
.sym 60828 $PACKER_GND_NET
.sym 60832 char_data_line[5]
.sym 60944 cur_char[5]
.sym 60946 cur_char[3]
.sym 60947 cur_char[4]
.sym 60949 cur_char[0]
.sym 60951 ram_add[2]
.sym 60952 $PACKER_GND_NET
.sym 60953 cur_char[6]
.sym 60954 cur_char[2]
.sym 61067 ram_add[4]
.sym 61068 fb0_char_SB_LUT4_O_1_I2[0]
.sym 61072 scrolled_ypos[0]
.sym 61074 $PACKER_VCC_NET
.sym 61075 ram_add[6]
.sym 61085 $PACKER_VCC_NET
.sym 61193 address_reg[2]
.sym 61196 address_reg[4]
.sym 61197 ram_add[6]
.sym 61199 address_reg[5]
.sym 61202 $PACKER_VCC_NET
.sym 61209 $PACKER_VCC_NET
.sym 61314 fb0_char_SB_LUT4_O_5_I3[1]
.sym 61315 ram_add[4]
.sym 61321 fb0.0.21.0_RCLKE
.sym 61323 ram_add[5]
.sym 61324 address_reg[7]
.sym 61436 $PACKER_VCC_NET
.sym 61438 scrolled_ypos[1]
.sym 61439 fb0_char_SB_LUT4_O_6_I2[0]
.sym 61440 fb0_char_SB_LUT4_O_4_I3[1]
.sym 61441 address_reg[7]
.sym 61442 scrolled_ypos[2]
.sym 61444 address_reg[1]
.sym 61557 $PACKER_VCC_NET
.sym 61560 ram_add[5]
.sym 61562 fb0.0.0.0_RDATA_1[172]
.sym 61563 fb0.0.0.0_RDATA_1[173]
.sym 61565 address_reg[1]
.sym 61566 fb0_char_SB_LUT4_O_3_I2[0]
.sym 61567 command_data[6]
.sym 61568 command_data[3]
.sym 61569 ram_add[4]
.sym 61570 command_data[2]
.sym 61571 fb0.0.0.0_RDATA_1[189]
.sym 61573 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 61670 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 61684 fb0.0.0.0_RDATA_1[174]
.sym 61697 $PACKER_VCC_NET
.sym 61699 $PACKER_VCC_NET
.sym 61701 command_data[0]
.sym 61704 command_data[4]
.sym 61705 address_reg[3]
.sym 61798 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 61799 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 61807 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 61816 fb0.0.0.0_RDATA_1[157]
.sym 61819 fb0.0.0.0_RDATA_1[156]
.sym 61823 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 61825 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 61839 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 61845 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 61856 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 61898 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 61899 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 61900 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 61916 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 61917 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 61919 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 61922 fb0_char_SB_LUT4_O_2_I2[2]
.sym 61923 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 61928 address_reg[7]
.sym 61929 fb0.0.0.0_RDATA_1[82]
.sym 61930 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 61931 fb0.0.0.0_RDATA_1[187]
.sym 61932 fb0.0.0.0_RDATA_1[50]
.sym 61933 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 61934 fb0.0.0.0_RDATA_1[90]
.sym 61937 fb0.0.0.0_RDATA_1[154]
.sym 61941 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 61949 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 62041 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 62042 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 62045 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 62049 address_reg[3]
.sym 62050 command_data[7]
.sym 62051 ram_add[4]
.sym 62054 command_data[3]
.sym 62055 fb0.0.0.0_RDATA_1[12]
.sym 62057 fb0.0.0.0_RDATA_1[188]
.sym 62059 command_data[2]
.sym 62060 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 62062 command_data[6]
.sym 62063 fb0.0.0.0_RDATA_1[186]
.sym 62064 fb0.0.0.0_RDATA_1[81]
.sym 62065 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 62066 fb0.0.0.0_RDATA_1[83]
.sym 62067 fb0.0.0.0_RDATA_1[91]
.sym 62070 fb0.0.0.0_RDATA_1[49]
.sym 62072 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 62073 fb0.0.0.0_RDATA_1[52]
.sym 62169 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 62174 fb0.0.0.0_RDATA_1[29]
.sym 62176 fb0.0.0.0_RDATA_1[30]
.sym 62178 fb0.0.0.0_RDATA_1[107]
.sym 62180 fb0.0.0.0_RDATA_1[59]
.sym 62182 fb0.0.13.0_RCLKE
.sym 62184 fb0.0.0.0_RDATA_1[110]
.sym 62185 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 62187 $PACKER_VCC_NET
.sym 62191 $PACKER_VCC_NET
.sym 62193 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 62195 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 62196 command_data[0]
.sym 62208 fb0.0.0.0_RDATA_1[86]
.sym 62216 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 62217 fb0.0.0.0_RDATA_1[94]
.sym 62226 fb0.0.0.0_RDATA_1[83]
.sym 62227 fb0.0.0.0_RDATA_1[91]
.sym 62232 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 62260 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 62261 fb0.0.0.0_RDATA_1[83]
.sym 62262 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 62263 fb0.0.0.0_RDATA_1[91]
.sym 62272 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 62273 fb0.0.0.0_RDATA_1[94]
.sym 62274 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 62275 fb0.0.0.0_RDATA_1[86]
.sym 62302 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 62312 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 62314 fb0.0.0.0_RDATA_1[104]
.sym 62315 fb0.0.0.0_RDATA_1[32]
.sym 62316 fb0.0.0.0_RDATA_1[109]
.sym 62317 fb0.0.0.0_RDATA_1[33]
.sym 62318 fb0.0.0.0_RDATA_1[108]
.sym 62319 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 62409 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 62410 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 62411 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 62415 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 62422 fb0.0.0.0_RDATA_1[94]
.sym 62424 fb0.0.1.0_RCLKE
.sym 62427 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 62430 fb0.0.0.0_RDATA_1[86]
.sym 62434 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 62437 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 62441 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 62543 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 62546 command_data[2]
.sym 62552 command_data[6]
.sym 62553 command_data[3]
.sym 62554 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 62556 fb0.0.0.0_RDATA_1[48]
.sym 62558 fb0.0.0.0_RDATA_1[53]
.sym 62559 fb0.0.0.0_RDATA_1[11]
.sym 62560 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 62562 fb0.0.0.0_RDATA_1[51]
.sym 62563 fb0.0.0.0_RDATA_1[81]
.sym 62564 fb0.0.0.0_RDATA_1[84]
.sym 62565 fb0.0.0.0_RDATA_1[52]
.sym 62566 fb0.0.0.0_RDATA_1[49]
.sym 62656 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 62658 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 62659 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 62660 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 62661 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 62666 fb0.0.13.0_WCLKE
.sym 62676 fb0.0.0.0_RDATA_1[27]
.sym 62683 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 62684 $PACKER_VCC_NET
.sym 62685 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 62686 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 62689 DATA[5]$SB_IO_IN
.sym 62789 fb0.0.0.0_RDATA_1[24]
.sym 62790 fb0.0.0.0_RDATA_1[38]
.sym 62791 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 62792 fb0.0.0.0_RDATA_1[36]
.sym 62794 fb0.0.0.0_RDATA_1[37]
.sym 62802 fb0.0.0.0_RDATA_1[21]
.sym 62805 fb0.0.0.0_RDATA_1[35]
.sym 62806 fb0.0.0.0_RDATA_1[16]
.sym 62808 fb0.0.0.0_RDATA_1[20]
.sym 62809 fb0.0.0.0_RDATA_1[33]
.sym 62810 fb0.0.0.0_RDATA_1[22]
.sym 62811 fb0.0.0.0_RDATA_1[32]
.sym 62812 fb0.0.0.0_RDATA_1[19]
.sym 62924 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 62935 DATA[3]$SB_IO_IN
.sym 63032 $PACKER_VCC_NET
.sym 63035 command_data[2]
.sym 63044 fb0.0.4.0_WCLKE
.sym 63049 command_data[3]
.sym 63050 fb0.0.0.0_RDATA_1[49]
.sym 63052 fb0.0.0.0_RDATA_1[48]
.sym 63054 fb0.0.0.0_RDATA_1[53]
.sym 63056 fb0.0.0.0_RDATA_1[52]
.sym 63058 fb0.0.0.0_RDATA_1[51]
.sym 63160 command_data[6]
.sym 63176 $PACKER_VCC_NET
.sym 63290 fb0.0.6.0_WCLKE
.sym 63291 command_data[7]
.sym 63293 command_data[3]
.sym 63296 fb0.0.0.0_RDATA_1[25]
.sym 63298 fb0.0.0.0_RDATA_1[16]
.sym 63300 fb0.0.0.0_RDATA_1[20]
.sym 63304 fb0.0.0.0_RDATA_1[19]
.sym 63406 command_data[4]
.sym 63421 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 63422 DATA[3]$SB_IO_IN
.sym 63531 command_data[2]
.sym 63536 fb0.0.3.0_WCLKE
.sym 63537 command_data[2]
.sym 63538 fb0.0.0.0_RDATA_1[8]
.sym 63541 command_data[3]
.sym 63656 $PACKER_VCC_NET
.sym 63659 address_reg[3]
.sym 63668 $PACKER_VCC_NET
.sym 63785 command_data[3]
.sym 63790 fb0.0.0.0_RDATA_1[16]
.sym 63796 fb0.0.0.0_RDATA_1[19]
.sym 63893 address_reg[0]
.sym 63897 fb0.0.2.0_WCLKE
.sym 63906 address_reg[0]
.sym 63913 DATA[3]$SB_IO_IN
.sym 64030 command_data[7]
.sym 64130 DATA[5]$SB_IO_IN
.sym 64132 DATA[3]$SB_IO_IN
.sym 64156 $PACKER_VCC_NET
.sym 64174 $PACKER_GND_NET
.sym 64196 $PACKER_GND_NET
.sym 64263 red[2]$SB_IO_OUT
.sym 64264 CLK_CPU$SB_IO_IN
.sym 64403 green[2]$SB_IO_OUT
.sym 64532 $PACKER_VCC_NET
.sym 64533 $PACKER_VCC_NET
.sym 64652 char_data_line[4]
.sym 64653 char_data_line[3]
.sym 64659 char_data_line[6]
.sym 64660 DE
.sym 64662 $PACKER_VCC_NET
.sym 64663 char_data_line[2]
.sym 64776 $PACKER_VCC_NET
.sym 64779 ram_add[6]
.sym 64784 $PACKER_VCC_NET
.sym 64899 $PACKER_VCC_NET
.sym 64900 $PACKER_VCC_NET
.sym 64903 ram_add[3]
.sym 65021 fb0.0.24.0_RCLKE
.sym 65024 address_reg[6]
.sym 65025 address_reg[0]
.sym 65032 ram_add[5]
.sym 65044 ram_add[7]
.sym 65147 fb0_char_SB_LUT4_O_I1[1]
.sym 65268 $PACKER_VCC_NET
.sym 65270 address_reg[3]
.sym 65271 address_reg[0]
.sym 65274 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 65276 fb0.0.0.0_RDATA_1[170]
.sym 65278 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 65286 address_reg[8]
.sym 65390 $PACKER_VCC_NET
.sym 65391 address_reg[3]
.sym 65393 command_data[5]
.sym 65396 command_data[4]
.sym 65397 command_data[1]
.sym 65398 command_data[0]
.sym 65399 fb0.0.0.0_RDATA_1[168]
.sym 65511 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 65518 fb0.0.0.0_RDATA_1[156]
.sym 65519 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 65520 fb0.0.0.0_RDATA_1[155]
.sym 65525 ram_add[7]
.sym 65526 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 65528 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65542 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 65546 fb0.0.0.0_RDATA_1[189]
.sym 65554 fb0.0.0.0_RDATA_1[157]
.sym 65559 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 65575 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 65576 fb0.0.0.0_RDATA_1[157]
.sym 65577 fb0.0.0.0_RDATA_1[189]
.sym 65578 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 65638 address_reg[0]
.sym 65640 fb0.0.0.0_RDATA_1[152]
.sym 65644 address_reg[0]
.sym 65654 fb0.0.0.0_RDATA_1[58]
.sym 65658 address_reg[7]
.sym 65667 fb0.0.0.0_RDATA_1[154]
.sym 65672 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 65674 fb0.0.0.0_RDATA_1[185]
.sym 65678 fb0.0.0.0_RDATA_1[81]
.sym 65679 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 65680 fb0.0.0.0_RDATA_1[50]
.sym 65686 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 65688 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65728 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 65729 fb0.0.0.0_RDATA_1[50]
.sym 65730 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65731 fb0.0.0.0_RDATA_1[154]
.sym 65734 fb0.0.0.0_RDATA_1[185]
.sym 65735 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 65736 fb0.0.0.0_RDATA_1[81]
.sym 65737 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 65759 address_reg[0]
.sym 65760 fb0.0.0.0_RDATA_1[189]
.sym 65761 address_reg[0]
.sym 65762 fb0.0.0.0_RDATA_1[158]
.sym 65766 fb0.0.0.0_RDATA_1[81]
.sym 65767 address_reg[0]
.sym 65768 fb0.0.0.0_RDATA_1[186]
.sym 65770 fb0.0.0.0_RDATA_1[185]
.sym 65776 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 65779 address_reg[8]
.sym 65790 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 65792 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 65794 fb0.0.0.0_RDATA_1[156]
.sym 65795 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 65796 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 65797 fb0.0.0.0_RDATA_1[188]
.sym 65798 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 65799 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65800 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 65803 fb0.0.0.0_RDATA_1[12]
.sym 65805 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65807 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 65808 fb0.0.0.0_RDATA_1[186]
.sym 65812 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 65813 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 65814 fb0.0.0.0_RDATA_1[58]
.sym 65816 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 65817 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 65818 fb0.0.0.0_RDATA_1[52]
.sym 65821 fb0.0.0.0_RDATA_1[188]
.sym 65822 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65823 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 65824 fb0.0.0.0_RDATA_1[52]
.sym 65827 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 65828 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 65829 fb0.0.0.0_RDATA_1[58]
.sym 65830 fb0.0.0.0_RDATA_1[186]
.sym 65839 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 65840 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65841 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 65842 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 65857 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 65858 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 65859 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 65860 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 65863 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 65864 fb0.0.0.0_RDATA_1[12]
.sym 65865 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 65866 fb0.0.0.0_RDATA_1[156]
.sym 65880 command_data[3]
.sym 65882 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 65883 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 65884 address_reg[3]
.sym 65885 command_data[5]
.sym 65887 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65888 command_data[5]
.sym 65889 command_data[1]
.sym 65891 command_data[4]
.sym 65892 $PACKER_VCC_NET
.sym 65893 command_data[0]
.sym 65913 fb0.0.0.0_RDATA_1[33]
.sym 65915 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 65918 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 65920 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 65925 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 65926 fb0.0.0.0_RDATA_1[34]
.sym 65931 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 65956 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 65958 fb0.0.0.0_RDATA_1[34]
.sym 65962 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 65963 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 65964 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 65965 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 65980 fb0.0.0.0_RDATA_1[33]
.sym 65982 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 66006 fb0.0.0.0_RDATA_1[61]
.sym 66009 fb0.0.0.0_RDATA_1[33]
.sym 66010 fb0.0.0.0_RDATA_1[60]
.sym 66011 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 66014 fb0.0.0.0_RDATA_1[34]
.sym 66015 fb0.0.0.0_RDATA_1[62]
.sym 66016 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 66017 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 66019 fb0.0.4.0_RCLKE
.sym 66025 ram_add[7]
.sym 66037 fb0.0.0.0_RDATA_1[49]
.sym 66045 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66111 fb0.0.0.0_RDATA_1[49]
.sym 66112 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66131 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66132 fb0.0.6.0_RCLKE
.sym 66133 fb0.0.10.0_RCLKE
.sym 66143 address_reg[7]
.sym 66151 command_data[0]
.sym 66256 fb0.0.0.0_RDATA_1[92]
.sym 66258 fb0.0.0.0_RDATA_1[91]
.sym 66262 fb0.0.0.0_RDATA_1[83]
.sym 66267 address_reg[8]
.sym 66282 fb0.0.0.0_RDATA_1[32]
.sym 66285 fb0.0.0.0_RDATA_1[108]
.sym 66288 fb0.0.0.0_RDATA_1[85]
.sym 66289 fb0.0.0.0_RDATA_1[104]
.sym 66291 fb0.0.0.0_RDATA_1[109]
.sym 66293 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66295 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 66297 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 66301 fb0.0.0.0_RDATA_1[48]
.sym 66304 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 66309 fb0.0.0.0_RDATA_1[84]
.sym 66310 fb0.0.0.0_RDATA_1[80]
.sym 66319 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 66320 fb0.0.0.0_RDATA_1[32]
.sym 66321 fb0.0.0.0_RDATA_1[80]
.sym 66322 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 66325 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66326 fb0.0.0.0_RDATA_1[48]
.sym 66327 fb0.0.0.0_RDATA_1[104]
.sym 66328 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 66331 fb0.0.0.0_RDATA_1[108]
.sym 66332 fb0.0.0.0_RDATA_1[84]
.sym 66333 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 66334 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 66355 fb0.0.0.0_RDATA_1[85]
.sym 66356 fb0.0.0.0_RDATA_1[109]
.sym 66357 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 66358 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 66374 $PACKER_VCC_NET
.sym 66377 command_data[0]
.sym 66381 address_reg[5]
.sym 66384 fb0.0.0.0_RDATA_1[85]
.sym 66389 command_data[2]
.sym 66396 fb0.0.0.0_RDATA_1[80]
.sym 66397 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 66498 fb0.0.0.0_RDATA_1[109]
.sym 66500 fb0.0.0.0_RDATA_1[104]
.sym 66502 fb0.0.0.0_RDATA_1[108]
.sym 66505 fb0.0.13.0_MASK
.sym 66510 ram_add[7]
.sym 66511 fb0.0.4.0_RCLKE
.sym 66529 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66533 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 66534 fb0.0.0.0_RDATA_1[11]
.sym 66537 fb0.0.0.0_RDATA_1[51]
.sym 66538 fb0.0.0.0_RDATA_1[38]
.sym 66540 fb0.0.0.0_RDATA_1[36]
.sym 66541 fb0.0.0.0_RDATA_1[53]
.sym 66542 fb0.0.0.0_RDATA_1[35]
.sym 66546 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 66547 fb0.0.0.0_RDATA_1[21]
.sym 66549 fb0.0.0.0_RDATA_1[19]
.sym 66553 fb0.0.0.0_RDATA_1[20]
.sym 66555 fb0.0.0.0_RDATA_1[22]
.sym 66557 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 66571 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 66572 fb0.0.0.0_RDATA_1[36]
.sym 66573 fb0.0.0.0_RDATA_1[20]
.sym 66574 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 66583 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 66584 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66585 fb0.0.0.0_RDATA_1[51]
.sym 66586 fb0.0.0.0_RDATA_1[19]
.sym 66589 fb0.0.0.0_RDATA_1[11]
.sym 66590 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 66591 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 66592 fb0.0.0.0_RDATA_1[35]
.sym 66595 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 66596 fb0.0.0.0_RDATA_1[38]
.sym 66597 fb0.0.0.0_RDATA_1[22]
.sym 66598 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 66601 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66602 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 66603 fb0.0.0.0_RDATA_1[21]
.sym 66604 fb0.0.0.0_RDATA_1[53]
.sym 66619 DATA[5]$SB_IO_IN
.sym 66622 address_reg[5]
.sym 66632 command_data[0]
.sym 66635 address_reg[7]
.sym 66743 fb0.0.0.0_RDATA_1[11]
.sym 66744 fb0.0.0.0_RDATA_1[10]
.sym 66748 fb0.0.0.0_RDATA_1[84]
.sym 66754 fb0.0.0.0_RDATA_1[81]
.sym 66759 address_reg[8]
.sym 66867 $PACKER_VCC_NET
.sym 66871 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 66881 command_data[2]
.sym 66990 fb0.0.0.0_RDATA_1[28]
.sym 66992 fb0.0.0.0_RDATA_1[32]
.sym 66994 fb0.0.0.0_RDATA_1[22]
.sym 66996 fb0.0.0.0_RDATA_1[35]
.sym 66997 command_data[3]
.sym 66998 fb0.0.0.0_RDATA_1[21]
.sym 67000 fb0.0.0.0_RDATA_1[33]
.sym 67112 command_data[1]
.sym 67236 fb0.0.0.0_RDATA_1[53]
.sym 67238 fb0.0.0.0_RDATA_1[48]
.sym 67240 fb0.0.0.0_RDATA_1[52]
.sym 67242 fb0.0.0.0_RDATA_1[51]
.sym 67246 fb0.0.0.0_RDATA_1[49]
.sym 67359 $PACKER_VCC_NET
.sym 67381 fb0.0.0.0_RDATA_1[14]
.sym 67482 fb0.0.0.0_RDATA_1[20]
.sym 67490 command_data[3]
.sym 67492 fb0.0.0.0_RDATA_1[25]
.sym 67604 fb0.0.1.0_WCLKE
.sym 67606 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 67734 address_reg[6]
.sym 67738 command_data[3]
.sym 67852 address_reg[7]
.sym 67858 ram_add[2]
.sym 67961 DATA[4]$SB_IO_IN
.sym 67970 command_data[3]
.sym 67972 fb0.0.0.0_RDATA_1[16]
.sym 67976 fb0.0.0.0_RDATA_1[19]
.sym 68005 $PACKER_VCC_NET
.sym 68022 $PACKER_VCC_NET
.sym 68036 green[2]$SB_IO_OUT
.sym 68049 green[2]$SB_IO_OUT
.sym 68187 CLK_CPU$SB_IO_IN
.sym 68488 red[1]$SB_IO_OUT
.sym 68495 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 68497 $PACKER_VCC_NET
.sym 68594 fb0.0.24.0_MASK
.sym 68597 fb0.0.24.0_WCLKE
.sym 68612 char_data_line[0]
.sym 68622 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 68730 ram_add[7]
.sym 68739 ram_add[3]
.sym 68842 fb0.0.21.0_WCLKE
.sym 68845 fb0.0.21.0_MASK
.sym 68855 address_reg[6]
.sym 68858 command_data[5]
.sym 68859 command_data[0]
.sym 68869 ram_add[0]
.sym 68985 ram_add[7]
.sym 68988 address_reg[3]
.sym 68989 $PACKER_VCC_NET
.sym 68993 command_data[7]
.sym 68994 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 68997 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 68998 command_data[6]
.sym 69110 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 69112 ram_add[1]
.sym 69115 ram_add[3]
.sym 69117 ram_add[2]
.sym 69118 ram_add[0]
.sym 69211 fb0.0.19.0_WCLKE
.sym 69215 fb0.0.19.0_MASK
.sym 69227 ram_add[7]
.sym 69233 fb0.0.23.0_WCLKE
.sym 69235 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 69237 address_reg[5]
.sym 69242 address_reg[5]
.sym 69337 fb0.0.23.0_MASK
.sym 69338 fb0.0.23.0_WCLKE
.sym 69346 command_data[5]
.sym 69347 command_data[0]
.sym 69350 fb0.0.0.0_RDATA_1[153]
.sym 69351 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 69355 address_reg[7]
.sym 69360 address_reg[9]
.sym 69362 ram_add[0]
.sym 69467 ram_add[7]
.sym 69480 address_reg[3]
.sym 69481 $PACKER_VCC_NET
.sym 69486 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 69489 $PACKER_VCC_NET
.sym 69580 fb0.0.7.0_WCLKE
.sym 69585 fb0.0.7.0_MASK
.sym 69603 ram_add[3]
.sym 69609 ram_add[2]
.sym 69610 ram_add[0]
.sym 69612 ram_add[1]
.sym 69714 ram_add[7]
.sym 69725 address_reg[5]
.sym 69727 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 69734 address_reg[5]
.sym 69831 fb0.0.11.0_WCLKE_SB_LUT4_I3_O
.sym 69837 command_data[0]
.sym 69839 address_reg[7]
.sym 69840 fb0.0.0.0_RDATA_1[58]
.sym 69848 ram_add[0]
.sym 69849 fb0.0.3.0_RCLKE
.sym 69852 address_reg[9]
.sym 69854 ram_add[0]
.sym 69858 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 69965 fb0.0.11.0_WCLKE
.sym 69972 address_reg[3]
.sym 69973 $PACKER_VCC_NET
.sym 69974 $PACKER_VCC_NET
.sym 69977 command_data[1]
.sym 69978 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 69980 command_data[7]
.sym 69981 $PACKER_VCC_NET
.sym 69982 command_data[6]
.sym 70082 command_data[2]
.sym 70085 fb0.0.11.0_WCLKE
.sym 70095 ram_add[3]
.sym 70097 ram_add[1]
.sym 70098 ram_add[0]
.sym 70101 DATA[6]$SB_IO_IN
.sym 70217 command_data[7]
.sym 70222 address_reg[5]
.sym 70223 address_reg[6]
.sym 70224 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 70225 address_reg[5]
.sym 70227 command_data[7]
.sym 70330 command_data[0]
.sym 70332 fb0.0.0.0_RDATA_1[106]
.sym 70338 address_reg[7]
.sym 70340 address_reg[9]
.sym 70342 fb0.0.3.0_RCLKE
.sym 70345 ram_add[0]
.sym 70350 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 70450 DATA[4]$SB_IO_IN
.sym 70464 address_reg[3]
.sym 70465 command_data[1]
.sym 70468 command_data[7]
.sym 70469 $PACKER_VCC_NET
.sym 70470 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 70472 command_data[4]
.sym 70473 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 70474 $PACKER_VCC_NET
.sym 70567 fb0.0.4.0_WCLKE
.sym 70568 fb0.0.4.0_MASK
.sym 70576 command_data[3]
.sym 70578 command_data[2]
.sym 70582 fb0.0.0.0_RDATA_1[80]
.sym 70588 ram_add[3]
.sym 70597 DATA[6]$SB_IO_IN
.sym 70702 fb0.0.4.0_RCLKE
.sym 70705 ram_add[7]
.sym 70711 command_data[1]
.sym 70712 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 70715 address_reg[5]
.sym 70719 command_data[7]
.sym 70809 fb0.0.6.0_MASK
.sym 70813 fb0.0.6.0_WCLKE
.sym 70817 command_data[6]
.sym 70821 command_data[0]
.sym 70830 address_reg[7]
.sym 70832 address_reg[9]
.sym 70839 fb0.0.3.0_RCLKE
.sym 70842 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 70950 address_reg[8]
.sym 70962 $PACKER_VCC_NET
.sym 71057 fb0.0.3.0_MASK
.sym 71059 fb0.0.3.0_WCLKE
.sym 71076 command_data[2]
.sym 71084 DATA[6]$SB_IO_IN
.sym 71203 address_reg[5]
.sym 71205 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 71208 command_data[1]
.sym 71209 fb0.0.0.0_RDATA_1[13]
.sym 71211 command_data[7]
.sym 71302 fb0.0.1.0_MASK
.sym 71304 fb0.0.1.0_WCLKE
.sym 71324 ram_add[0]
.sym 71332 address_reg[9]
.sym 71334 address_reg[8]
.sym 71424 fb0.0.2.0_MASK
.sym 71425 fb0.0.2.0_WCLKE
.sym 71444 ram_add[3]
.sym 71447 command_data[0]
.sym 71560 fb0.0.0.0_RDATA_1[14]
.sym 71575 DATA[6]$SB_IO_IN
.sym 71792 DATA[7]$SB_IO_IN
.sym 71794 DATA[6]$SB_IO_IN
.sym 71894 char_data_line[7]
.sym 71898 char_data_line[6]
.sym 72018 CLK_12M$SB_IO_IN
.sym 72022 char_data_line[5]
.sym 72026 char_data_line[4]
.sym 72041 DE
.sym 72043 char_data_line[7]
.sym 72045 red[0]$SB_IO_OUT
.sym 72063 cur_char[1]
.sym 72068 $PACKER_GND_NET
.sym 72071 char_data_line[5]
.sym 72075 cur_char[5]
.sym 72077 cur_char[2]
.sym 72080 scrolled_ypos[2]
.sym 72081 cur_char[6]
.sym 72082 scrolled_ypos[1]
.sym 72083 cur_char[0]
.sym 72085 cur_char[4]
.sym 72086 cur_char[3]
.sym 72181 char_data_line[3]
.sym 72185 char_data_line[2]
.sym 72205 scrolled_ypos[0]
.sym 72304 char_data_line[1]
.sym 72308 char_data_line[0]
.sym 72435 ram_add[0]
.sym 72448 char_data_line[1]
.sym 72449 fb0_char_SB_LUT4_O_5_I3[1]
.sym 72451 address_reg[7]
.sym 72453 $PACKER_GND_NET
.sym 72471 address_reg[10]
.sym 72475 address_reg[11]
.sym 72478 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 72495 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 72499 address_reg[11]
.sym 72500 address_reg[10]
.sym 72501 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 72502 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 72517 address_reg[10]
.sym 72518 address_reg[11]
.sym 72519 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 72520 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 72549 fb0_char_SB_LUT4_O_I1[1]
.sym 72550 fb0_char_SB_LUT4_O_1_I2[0]
.sym 72551 fb0_char_SB_LUT4_O_2_I2[0]
.sym 72552 fb0_char_SB_LUT4_O_3_I2[0]
.sym 72553 fb0_char_SB_LUT4_O_4_I3[1]
.sym 72554 fb0_char_SB_LUT4_O_5_I3[1]
.sym 72555 fb0_char_SB_LUT4_O_6_I2[0]
.sym 72566 ram_add[0]
.sym 72567 address_reg[10]
.sym 72570 ram_add[1]
.sym 72571 address_reg[11]
.sym 72575 fb0_char_SB_LUT4_O_4_I3[1]
.sym 72576 ram_add[2]
.sym 72577 scrolled_ypos[2]
.sym 72579 fb0_char_SB_LUT4_O_6_I2[0]
.sym 72583 scrolled_ypos[1]
.sym 72683 command_data[7]
.sym 72685 command_data[6]
.sym 72686 fb0_char_SB_LUT4_O_2_I2[0]
.sym 72690 address_reg[3]
.sym 72692 command_data[1]
.sym 72694 $PACKER_VCC_NET
.sym 72695 fb0_char_SB_LUT4_O_1_I2[0]
.sym 72696 command_data[6]
.sym 72697 command_data[2]
.sym 72699 fb0_char_SB_LUT4_O_3_I2[0]
.sym 72701 command_data[3]
.sym 72703 fb0.0.0.0_RDATA_1[173]
.sym 72704 command_data[3]
.sym 72705 fb0.0.0.0_RDATA_1[172]
.sym 72706 $PACKER_VCC_NET
.sym 72712 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 72739 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 72742 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 72757 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 72759 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 72760 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 72775 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 72776 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 72778 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 72795 fb0.0.0.0_RDATA_1[174]
.sym 72796 fb0.0.0.0_RDATA_1[173]
.sym 72797 fb0.0.0.0_RDATA_1[172]
.sym 72798 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 72799 fb0.0.0.0_RDATA_1[170]
.sym 72800 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 72801 fb0.0.0.0_RDATA_1[168]
.sym 72808 ram_add[1]
.sym 72809 ram_add[3]
.sym 72814 ram_add[2]
.sym 72815 ram_add[0]
.sym 72816 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 72822 ram_add[6]
.sym 72823 address_reg[2]
.sym 72824 address_reg[5]
.sym 72826 address_reg[4]
.sym 72828 address_reg[2]
.sym 72829 fb0.0.0.0_RDATA_1[174]
.sym 72931 command_data[7]
.sym 72935 address_reg[5]
.sym 72945 $PACKER_GND_NET
.sym 72949 fb0.0.0.0_RDATA_1[157]
.sym 73041 fb0.0.0.0_RDATA_1[158]
.sym 73042 fb0.0.0.0_RDATA_1[157]
.sym 73043 fb0.0.0.0_RDATA_1[156]
.sym 73044 fb0.0.0.0_RDATA_1[155]
.sym 73045 fb0.0.0.0_RDATA_1[154]
.sym 73046 fb0.0.0.0_RDATA_1[153]
.sym 73047 fb0.0.0.0_RDATA_1[152]
.sym 73058 ram_add[0]
.sym 73060 fb0.0.19.0_RCLKE
.sym 73065 $PACKER_VCC_NET
.sym 73067 fb0.0.0.0_RDATA_1[154]
.sym 73068 $PACKER_VCC_NET
.sym 73089 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 73093 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 73101 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 73126 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 73127 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 73129 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 73151 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 73152 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 73153 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 73175 address_reg[3]
.sym 73182 command_data[6]
.sym 73183 address_reg[1]
.sym 73184 command_data[1]
.sym 73185 command_data[7]
.sym 73186 $PACKER_VCC_NET
.sym 73187 $PACKER_VCC_NET
.sym 73188 command_data[2]
.sym 73189 command_data[6]
.sym 73191 command_data[3]
.sym 73192 address_reg[1]
.sym 73193 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 73194 ram_add[5]
.sym 73196 ram_add[4]
.sym 73197 fb0.0.0.0_RDATA_1[188]
.sym 73211 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 73218 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 73231 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 73267 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 73269 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 73270 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 73273 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 73274 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 73276 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 73287 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 73288 fb0.0.0.0_RDATA_1[189]
.sym 73289 fb0.0.0.0_RDATA_1[188]
.sym 73290 fb0.0.0.0_RDATA_1[187]
.sym 73291 fb0.0.0.0_RDATA_1[186]
.sym 73292 fb0.0.0.0_RDATA_1[185]
.sym 73293 fb0.0.0.0_RDATA_1[184]
.sym 73298 ram_add[2]
.sym 73303 ram_add[0]
.sym 73304 ram_add[3]
.sym 73306 fb0.0.23.0_RCLKE
.sym 73307 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 73309 ram_add[1]
.sym 73313 ram_add[1]
.sym 73314 ram_add[6]
.sym 73315 address_reg[2]
.sym 73316 address_reg[5]
.sym 73318 address_reg[4]
.sym 73319 ram_add[6]
.sym 73320 address_reg[2]
.sym 73425 address_reg[5]
.sym 73426 fb0.0.0.0_RDATA_1[184]
.sym 73427 command_data[7]
.sym 73429 command_data[0]
.sym 73430 fb0.0.23.0_WCLKE
.sym 73435 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 73442 $PACKER_GND_NET
.sym 73444 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 73460 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 73461 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 73475 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 73495 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 73496 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 73497 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 73526 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 73527 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 73528 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 73533 fb0.0.0.0_RDATA_1[62]
.sym 73534 fb0.0.0.0_RDATA_1[61]
.sym 73535 fb0.0.0.0_RDATA_1[60]
.sym 73536 fb0.0.0.0_RDATA_1[59]
.sym 73537 fb0.0.0.0_RDATA_1[58]
.sym 73538 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 73539 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 73545 ram_add[0]
.sym 73548 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 73552 fb0.0.7.0_RCLKE
.sym 73556 fb0.0.0.0_RDATA_1[82]
.sym 73557 address_reg[7]
.sym 73559 fb0.0.0.0_RDATA_1[50]
.sym 73560 $PACKER_VCC_NET
.sym 73565 $PACKER_VCC_NET
.sym 73567 fb0.0.0.0_RDATA_1[90]
.sym 73667 command_data[7]
.sym 73670 command_data[4]
.sym 73675 address_reg[3]
.sym 73676 command_data[1]
.sym 73677 command_data[6]
.sym 73678 address_reg[1]
.sym 73680 address_reg[1]
.sym 73682 command_data[6]
.sym 73683 ram_add[4]
.sym 73684 command_data[3]
.sym 73685 address_reg[1]
.sym 73686 ram_add[5]
.sym 73687 ram_add[5]
.sym 73688 fb0.0.0.0_RDATA_1[12]
.sym 73689 command_data[2]
.sym 73705 fb0.0.11.0_WCLKE
.sym 73774 fb0.0.11.0_WCLKE
.sym 73779 fb0.0.0.0_RDATA_1[94]
.sym 73780 fb0.0.0.0_RDATA_1[93]
.sym 73781 fb0.0.0.0_RDATA_1[92]
.sym 73782 fb0.0.0.0_RDATA_1[91]
.sym 73783 fb0.0.0.0_RDATA_1[90]
.sym 73784 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 73785 fb0.0.0.0_RDATA_1[88]
.sym 73790 ram_add[2]
.sym 73793 ram_add[1]
.sym 73795 ram_add[0]
.sym 73798 ram_add[3]
.sym 73799 fb0.0.11.0_RCLKE
.sym 73802 ram_add[6]
.sym 73803 fb0.0.0.0_RDATA_1[29]
.sym 73805 fb0.0.0.0_RDATA_1[110]
.sym 73806 ram_add[1]
.sym 73807 ram_add[6]
.sym 73809 fb0.0.13.0_RCLKE
.sym 73810 address_reg[4]
.sym 73811 fb0.0.0.0_RDATA_1[107]
.sym 73812 address_reg[2]
.sym 73813 fb0.0.0.0_RDATA_1[30]
.sym 73911 ram_add[0]
.sym 73914 command_data[0]
.sym 73918 fb0.0.0.0_RDATA_1[88]
.sym 73919 command_data[4]
.sym 73922 command_data[7]
.sym 73923 address_reg[5]
.sym 73924 fb0.0.0.0_RDATA_1[93]
.sym 73932 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 73934 $PACKER_GND_NET
.sym 74025 fb0.0.0.0_RDATA_1[110]
.sym 74026 fb0.0.0.0_RDATA_1[109]
.sym 74027 fb0.0.0.0_RDATA_1[108]
.sym 74028 fb0.0.0.0_RDATA_1[107]
.sym 74029 fb0.0.0.0_RDATA_1[106]
.sym 74030 fb0.0.0.0_RDATA_1[105]
.sym 74031 fb0.0.0.0_RDATA_1[104]
.sym 74045 ram_add[0]
.sym 74048 $PACKER_VCC_NET
.sym 74049 address_reg[7]
.sym 74050 address_reg[7]
.sym 74051 fb0.0.0.0_RDATA_1[86]
.sym 74052 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 74054 fb0.0.1.0_RCLKE
.sym 74055 fb0.0.0.0_RDATA_1[50]
.sym 74057 $PACKER_VCC_NET
.sym 74059 fb0.0.0.0_RDATA_1[82]
.sym 74159 address_reg[3]
.sym 74160 command_data[1]
.sym 74161 command_data[6]
.sym 74163 command_data[7]
.sym 74165 command_data[4]
.sym 74170 $PACKER_VCC_NET
.sym 74171 ram_add[4]
.sym 74172 address_reg[1]
.sym 74174 ram_add[5]
.sym 74175 fb0.0.0.0_RDATA_1[12]
.sym 74176 command_data[2]
.sym 74177 command_data[6]
.sym 74178 ram_add[5]
.sym 74180 command_data[3]
.sym 74182 address_reg[1]
.sym 74271 fb0.0.0.0_RDATA_1[86]
.sym 74272 fb0.0.0.0_RDATA_1[85]
.sym 74273 fb0.0.0.0_RDATA_1[84]
.sym 74274 fb0.0.0.0_RDATA_1[83]
.sym 74275 fb0.0.0.0_RDATA_1[82]
.sym 74276 fb0.0.0.0_RDATA_1[81]
.sym 74277 fb0.0.0.0_RDATA_1[80]
.sym 74281 DATA[7]$SB_IO_IN
.sym 74282 ram_add[3]
.sym 74286 ram_add[1]
.sym 74289 ram_add[0]
.sym 74295 ram_add[6]
.sym 74298 address_reg[4]
.sym 74299 fb0.0.0.0_RDATA_1[29]
.sym 74300 ram_add[6]
.sym 74302 ram_add[6]
.sym 74303 fb0.0.0.0_RDATA_1[27]
.sym 74304 address_reg[2]
.sym 74305 fb0.0.0.0_RDATA_1[30]
.sym 74406 command_data[7]
.sym 74407 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 74410 address_reg[5]
.sym 74411 command_data[1]
.sym 74413 fb0.0.10.0_WCLKE
.sym 74414 address_reg[6]
.sym 74420 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 74423 fb0.0.0.0_RDATA_1[38]
.sym 74424 fb0.0.0.0_RDATA_1[24]
.sym 74425 fb0.0.0.0_RDATA_1[37]
.sym 74426 $PACKER_GND_NET
.sym 74427 fb0.0.0.0_RDATA_1[36]
.sym 74440 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 74445 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 74453 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 74498 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 74499 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 74500 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 74503 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 74504 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 74505 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 74517 fb0.0.0.0_RDATA_1[38]
.sym 74518 fb0.0.0.0_RDATA_1[37]
.sym 74519 fb0.0.0.0_RDATA_1[36]
.sym 74520 fb0.0.0.0_RDATA_1[35]
.sym 74521 fb0.0.0.0_RDATA_1[34]
.sym 74522 fb0.0.0.0_RDATA_1[33]
.sym 74523 fb0.0.0.0_RDATA_1[32]
.sym 74530 ram_add[0]
.sym 74541 address_reg[7]
.sym 74542 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 74543 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 74545 $PACKER_VCC_NET
.sym 74546 fb0.0.1.0_RCLKE
.sym 74547 address_reg[7]
.sym 74549 $PACKER_VCC_NET
.sym 74550 $PACKER_VCC_NET
.sym 74551 fb0.0.0.0_RDATA_1[50]
.sym 74652 $PACKER_VCC_NET
.sym 74653 command_data[7]
.sym 74655 command_data[4]
.sym 74656 command_data[1]
.sym 74659 address_reg[3]
.sym 74663 ram_add[4]
.sym 74664 command_data[2]
.sym 74666 fb0.0.0.0_RDATA_1[12]
.sym 74668 ram_add[4]
.sym 74669 fb0.0.4.0_WCLKE
.sym 74670 address_reg[1]
.sym 74671 ram_add[5]
.sym 74672 command_data[3]
.sym 74674 address_reg[1]
.sym 74688 address_reg[8]
.sym 74690 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 74702 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 74705 address_reg[9]
.sym 74719 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 74720 address_reg[9]
.sym 74721 address_reg[8]
.sym 74722 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 74743 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 74744 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 74745 address_reg[8]
.sym 74746 address_reg[9]
.sym 74763 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 74764 fb0.0.0.0_RDATA_1[53]
.sym 74765 fb0.0.0.0_RDATA_1[52]
.sym 74766 fb0.0.0.0_RDATA_1[51]
.sym 74767 fb0.0.0.0_RDATA_1[50]
.sym 74768 fb0.0.0.0_RDATA_1[49]
.sym 74769 fb0.0.0.0_RDATA_1[48]
.sym 74785 ram_add[3]
.sym 74786 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 74787 ram_add[6]
.sym 74788 command_data[6]
.sym 74789 fb0.0.0.0_RDATA_1[30]
.sym 74790 address_reg[4]
.sym 74791 fb0.0.0.0_RDATA_1[29]
.sym 74792 address_reg[2]
.sym 74794 ram_add[6]
.sym 74795 fb0.0.0.0_RDATA_1[27]
.sym 74797 command_data[6]
.sym 74902 command_data[1]
.sym 74904 command_data[7]
.sym 74909 command_data[7]
.sym 74911 fb0.0.0.0_RDATA_1[24]
.sym 74914 ram_add[0]
.sym 74915 fb0.0.6.0_WCLKE
.sym 74919 $PACKER_GND_NET
.sym 74929 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 74946 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 74950 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 74977 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 74978 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 74979 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 74989 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 74990 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 74991 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 75009 fb0.0.0.0_RDATA_1[30]
.sym 75010 fb0.0.0.0_RDATA_1[29]
.sym 75011 fb0.0.0.0_RDATA_1[28]
.sym 75012 fb0.0.0.0_RDATA_1[27]
.sym 75013 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 75014 fb0.0.0.0_RDATA_1[25]
.sym 75015 fb0.0.0.0_RDATA_1[24]
.sym 75028 fb0.0.3.0_RCLKE
.sym 75033 command_data[4]
.sym 75036 ram_add[6]
.sym 75037 $PACKER_VCC_NET
.sym 75038 fb0.0.1.0_RCLKE
.sym 75040 address_reg[7]
.sym 75041 $PACKER_VCC_NET
.sym 75042 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 75043 command_data[4]
.sym 75143 $PACKER_VCC_NET
.sym 75154 command_data[0]
.sym 75157 fb0.0.0.0_RDATA_1[8]
.sym 75158 command_data[2]
.sym 75159 ram_add[5]
.sym 75160 ram_add[4]
.sym 75161 fb0.0.3.0_WCLKE
.sym 75162 address_reg[1]
.sym 75164 command_data[2]
.sym 75165 fb0.0.0.0_RDATA_1[12]
.sym 75166 address_reg[1]
.sym 75180 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 75190 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 75202 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 75217 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 75218 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 75220 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 75229 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 75230 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 75232 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 75255 fb0.0.0.0_RDATA_1[14]
.sym 75256 fb0.0.0.0_RDATA_1[13]
.sym 75257 fb0.0.0.0_RDATA_1[12]
.sym 75258 fb0.0.0.0_RDATA_1[11]
.sym 75259 fb0.0.0.0_RDATA_1[10]
.sym 75260 fb0.0.0.0_RDATA_1[9]
.sym 75261 fb0.0.0.0_RDATA_1[8]
.sym 75278 command_data[6]
.sym 75279 address_reg[3]
.sym 75280 ram_add[6]
.sym 75283 $PACKER_VCC_NET
.sym 75284 address_reg[2]
.sym 75286 $PACKER_VCC_NET
.sym 75287 address_reg[4]
.sym 75288 fb0.0.2.0_MASK
.sym 75289 ram_add[3]
.sym 75301 address_reg[8]
.sym 75307 address_reg[9]
.sym 75308 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 75314 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 75334 address_reg[9]
.sym 75335 address_reg[8]
.sym 75336 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 75337 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 75340 address_reg[8]
.sym 75341 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 75342 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 75343 address_reg[9]
.sym 75389 command_data[1]
.sym 75394 address_reg[5]
.sym 75396 command_data[7]
.sym 75400 fb0.0.0.0_RDATA_1[13]
.sym 75404 $PACKER_GND_NET
.sym 75501 fb0.0.0.0_RDATA_1[22]
.sym 75502 fb0.0.0.0_RDATA_1[21]
.sym 75503 fb0.0.0.0_RDATA_1[20]
.sym 75504 fb0.0.0.0_RDATA_1[19]
.sym 75505 fb0.0.0.0_RDATA_1[18]
.sym 75506 fb0.0.0.0_RDATA_1[17]
.sym 75507 fb0.0.0.0_RDATA_1[16]
.sym 75521 ram_add[0]
.sym 75524 command_data[4]
.sym 75533 address_reg[0]
.sym 75535 fb0.0.2.0_WCLKE
.sym 75623 EN$SB_IO_IN
.sym 75640 command_data[0]
.sym 75646 command_data[7]
.sym 75647 command_data[2]
.sym 75698 red[2]$SB_IO_OUT
.sym 75720 red[2]$SB_IO_OUT
.sym 75744 CLK_12M$SB_IO_IN
.sym 75755 red[0]$SB_IO_OUT
.sym 75765 DE
.sym 75766 scrolled_ypos[0]
.sym 75780 scrolled_ypos[2]
.sym 75781 cur_char[6]
.sym 75783 cur_char[0]
.sym 75784 cur_char[5]
.sym 75785 cur_char[4]
.sym 75786 cur_char[3]
.sym 75789 cur_char[1]
.sym 75790 scrolled_ypos[1]
.sym 75792 $PACKER_VCC_NET
.sym 75794 cur_char[2]
.sym 75815 scrolled_ypos[0]
.sym 75816 scrolled_ypos[1]
.sym 75818 scrolled_ypos[2]
.sym 75819 cur_char[0]
.sym 75820 cur_char[1]
.sym 75821 cur_char[2]
.sym 75822 cur_char[3]
.sym 75823 cur_char[4]
.sym 75824 cur_char[5]
.sym 75825 cur_char[6]
.sym 75826 CLK_FAST
.sym 75827 DE
.sym 75828 $PACKER_VCC_NET
.sym 75846 scrolled_ypos[0]
.sym 75861 $PACKER_VCC_NET
.sym 75867 $PACKER_VCC_NET
.sym 75870 char_data_line[4]
.sym 75875 char_data_line[6]
.sym 75916 $PACKER_GND_NET
.sym 75918 $PACKER_VCC_NET
.sym 75964 $PACKER_GND_NET_$glb_clk
.sym 75965 $PACKER_GND_NET
.sym 75974 $PACKER_VCC_NET
.sym 76008 scrolled_ypos[2]
.sym 76009 cur_char[6]
.sym 76011 cur_char[0]
.sym 76012 cur_char[5]
.sym 76013 cur_char[4]
.sym 76014 cur_char[3]
.sym 76017 cur_char[1]
.sym 76018 scrolled_ypos[1]
.sym 76022 cur_char[2]
.sym 76026 scrolled_ypos[0]
.sym 76034 DE
.sym 76036 $PACKER_VCC_NET
.sym 76055 scrolled_ypos[0]
.sym 76056 scrolled_ypos[1]
.sym 76058 scrolled_ypos[2]
.sym 76059 cur_char[0]
.sym 76060 cur_char[1]
.sym 76061 cur_char[2]
.sym 76062 cur_char[3]
.sym 76063 cur_char[4]
.sym 76064 cur_char[5]
.sym 76065 cur_char[6]
.sym 76066 CLK_FAST
.sym 76067 DE
.sym 76068 $PACKER_VCC_NET
.sym 76085 cur_char[1]
.sym 76095 ram_add[5]
.sym 76100 fb0.0.24.0_RCLKE
.sym 76111 $PACKER_GND_NET
.sym 76129 $PACKER_VCC_NET
.sym 76168 $PACKER_GND_NET_$glb_clk
.sym 76169 $PACKER_GND_NET
.sym 76178 $PACKER_VCC_NET
.sym 76182 ram_add[1]
.sym 76187 $PACKER_GND_NET
.sym 76202 fb0_char_SB_LUT4_O_I1[1]
.sym 76212 ram_add[0]
.sym 76214 ram_add[4]
.sym 76224 ram_add[1]
.sym 76225 ram_add[6]
.sym 76227 ram_add[3]
.sym 76231 $PACKER_VCC_NET
.sym 76233 ram_add[5]
.sym 76234 $PACKER_VCC_NET
.sym 76235 ram_add[2]
.sym 76236 ram_add[7]
.sym 76238 fb0.0.24.0_RCLKE
.sym 76242 $PACKER_VCC_NET
.sym 76251 $PACKER_VCC_NET
.sym 76252 $PACKER_VCC_NET
.sym 76253 $PACKER_VCC_NET
.sym 76254 $PACKER_VCC_NET
.sym 76255 $PACKER_VCC_NET
.sym 76256 $PACKER_VCC_NET
.sym 76257 $PACKER_VCC_NET
.sym 76258 $PACKER_VCC_NET
.sym 76259 ram_add[0]
.sym 76260 ram_add[1]
.sym 76262 ram_add[2]
.sym 76263 ram_add[3]
.sym 76264 ram_add[4]
.sym 76265 ram_add[5]
.sym 76266 ram_add[6]
.sym 76267 ram_add[7]
.sym 76270 CLK_FAST
.sym 76271 fb0.0.24.0_RCLKE
.sym 76272 $PACKER_VCC_NET
.sym 76290 ram_add[4]
.sym 76293 ram_add[6]
.sym 76297 $PACKER_VCC_NET
.sym 76298 $PACKER_VCC_NET
.sym 76303 ram_add[6]
.sym 76313 address_reg[3]
.sym 76316 address_reg[2]
.sym 76317 $PACKER_VCC_NET
.sym 76318 command_data[7]
.sym 76319 address_reg[7]
.sym 76321 address_reg[4]
.sym 76323 command_data[1]
.sym 76324 address_reg[5]
.sym 76326 address_reg[1]
.sym 76328 command_data[6]
.sym 76329 fb0.0.24.0_MASK
.sym 76332 address_reg[6]
.sym 76335 command_data[2]
.sym 76336 address_reg[0]
.sym 76337 fb0.0.24.0_MASK
.sym 76338 command_data[4]
.sym 76339 command_data[3]
.sym 76340 fb0.0.24.0_WCLKE
.sym 76341 command_data[5]
.sym 76342 command_data[0]
.sym 76353 fb0.0.24.0_MASK
.sym 76354 fb0.0.24.0_MASK
.sym 76355 fb0.0.24.0_MASK
.sym 76356 fb0.0.24.0_MASK
.sym 76357 fb0.0.24.0_MASK
.sym 76358 fb0.0.24.0_MASK
.sym 76359 fb0.0.24.0_MASK
.sym 76360 fb0.0.24.0_MASK
.sym 76361 address_reg[0]
.sym 76362 address_reg[1]
.sym 76364 address_reg[2]
.sym 76365 address_reg[3]
.sym 76366 address_reg[4]
.sym 76367 address_reg[5]
.sym 76368 address_reg[6]
.sym 76369 address_reg[7]
.sym 76372 CLK_FAST
.sym 76373 fb0.0.24.0_WCLKE
.sym 76374 command_data[0]
.sym 76375 command_data[1]
.sym 76376 command_data[2]
.sym 76377 command_data[3]
.sym 76378 command_data[4]
.sym 76379 command_data[5]
.sym 76380 command_data[6]
.sym 76381 command_data[7]
.sym 76382 $PACKER_VCC_NET
.sym 76387 address_reg[4]
.sym 76390 address_reg[2]
.sym 76392 address_reg[5]
.sym 76401 ram_add[3]
.sym 76402 fb0.0.0.0_RDATA_1[168]
.sym 76403 command_data[1]
.sym 76404 command_data[4]
.sym 76406 command_data[0]
.sym 76407 ram_add[2]
.sym 76408 ram_add[3]
.sym 76409 command_data[5]
.sym 76410 $PACKER_VCC_NET
.sym 76415 ram_add[5]
.sym 76416 ram_add[4]
.sym 76417 fb0.0.21.0_RCLKE
.sym 76418 ram_add[2]
.sym 76421 ram_add[3]
.sym 76425 ram_add[0]
.sym 76430 ram_add[1]
.sym 76431 ram_add[7]
.sym 76433 $PACKER_VCC_NET
.sym 76435 $PACKER_VCC_NET
.sym 76436 $PACKER_VCC_NET
.sym 76441 ram_add[6]
.sym 76455 $PACKER_VCC_NET
.sym 76456 $PACKER_VCC_NET
.sym 76457 $PACKER_VCC_NET
.sym 76458 $PACKER_VCC_NET
.sym 76459 $PACKER_VCC_NET
.sym 76460 $PACKER_VCC_NET
.sym 76461 $PACKER_VCC_NET
.sym 76462 $PACKER_VCC_NET
.sym 76463 ram_add[0]
.sym 76464 ram_add[1]
.sym 76466 ram_add[2]
.sym 76467 ram_add[3]
.sym 76468 ram_add[4]
.sym 76469 ram_add[5]
.sym 76470 ram_add[6]
.sym 76471 ram_add[7]
.sym 76474 CLK_FAST
.sym 76475 fb0.0.21.0_RCLKE
.sym 76476 $PACKER_VCC_NET
.sym 76490 ram_add[4]
.sym 76493 fb0.0.21.0_RCLKE
.sym 76499 ram_add[5]
.sym 76511 address_reg[6]
.sym 76519 address_reg[1]
.sym 76522 command_data[3]
.sym 76523 command_data[2]
.sym 76524 command_data[7]
.sym 76526 address_reg[5]
.sym 76528 address_reg[7]
.sym 76530 command_data[6]
.sym 76534 address_reg[4]
.sym 76535 fb0.0.21.0_WCLKE
.sym 76536 address_reg[6]
.sym 76537 $PACKER_VCC_NET
.sym 76538 fb0.0.21.0_MASK
.sym 76539 address_reg[3]
.sym 76540 address_reg[0]
.sym 76541 command_data[1]
.sym 76542 command_data[4]
.sym 76544 command_data[0]
.sym 76545 address_reg[2]
.sym 76546 fb0.0.21.0_MASK
.sym 76547 command_data[5]
.sym 76557 fb0.0.21.0_MASK
.sym 76558 fb0.0.21.0_MASK
.sym 76559 fb0.0.21.0_MASK
.sym 76560 fb0.0.21.0_MASK
.sym 76561 fb0.0.21.0_MASK
.sym 76562 fb0.0.21.0_MASK
.sym 76563 fb0.0.21.0_MASK
.sym 76564 fb0.0.21.0_MASK
.sym 76565 address_reg[0]
.sym 76566 address_reg[1]
.sym 76568 address_reg[2]
.sym 76569 address_reg[3]
.sym 76570 address_reg[4]
.sym 76571 address_reg[5]
.sym 76572 address_reg[6]
.sym 76573 address_reg[7]
.sym 76576 CLK_FAST
.sym 76577 fb0.0.21.0_WCLKE
.sym 76578 command_data[0]
.sym 76579 command_data[1]
.sym 76580 command_data[2]
.sym 76581 command_data[3]
.sym 76582 command_data[4]
.sym 76583 command_data[5]
.sym 76584 command_data[6]
.sym 76585 command_data[7]
.sym 76586 $PACKER_VCC_NET
.sym 76595 address_reg[1]
.sym 76596 address_reg[7]
.sym 76604 address_reg[0]
.sym 76606 fb0.0.0.0_RDATA_1[152]
.sym 76620 ram_add[0]
.sym 76627 ram_add[6]
.sym 76628 ram_add[5]
.sym 76630 fb0.0.19.0_RCLKE
.sym 76631 ram_add[4]
.sym 76635 ram_add[3]
.sym 76636 ram_add[2]
.sym 76637 $PACKER_VCC_NET
.sym 76639 ram_add[7]
.sym 76640 $PACKER_VCC_NET
.sym 76648 $PACKER_VCC_NET
.sym 76650 ram_add[1]
.sym 76659 $PACKER_VCC_NET
.sym 76660 $PACKER_VCC_NET
.sym 76661 $PACKER_VCC_NET
.sym 76662 $PACKER_VCC_NET
.sym 76663 $PACKER_VCC_NET
.sym 76664 $PACKER_VCC_NET
.sym 76665 $PACKER_VCC_NET
.sym 76666 $PACKER_VCC_NET
.sym 76667 ram_add[0]
.sym 76668 ram_add[1]
.sym 76670 ram_add[2]
.sym 76671 ram_add[3]
.sym 76672 ram_add[4]
.sym 76673 ram_add[5]
.sym 76674 ram_add[6]
.sym 76675 ram_add[7]
.sym 76678 CLK_FAST
.sym 76679 fb0.0.19.0_RCLKE
.sym 76680 $PACKER_VCC_NET
.sym 76699 ram_add[4]
.sym 76704 ram_add[5]
.sym 76707 ram_add[6]
.sym 76711 ram_add[6]
.sym 76715 fb0.0.0.0_RDATA_1[158]
.sym 76721 command_data[6]
.sym 76722 address_reg[4]
.sym 76723 fb0.0.19.0_WCLKE
.sym 76725 $PACKER_VCC_NET
.sym 76726 command_data[7]
.sym 76727 fb0.0.19.0_MASK
.sym 76731 command_data[1]
.sym 76732 address_reg[1]
.sym 76733 address_reg[2]
.sym 76734 address_reg[3]
.sym 76735 fb0.0.19.0_MASK
.sym 76736 address_reg[5]
.sym 76740 address_reg[6]
.sym 76741 command_data[4]
.sym 76742 address_reg[0]
.sym 76745 command_data[3]
.sym 76746 address_reg[7]
.sym 76747 command_data[5]
.sym 76748 command_data[0]
.sym 76750 command_data[2]
.sym 76761 fb0.0.19.0_MASK
.sym 76762 fb0.0.19.0_MASK
.sym 76763 fb0.0.19.0_MASK
.sym 76764 fb0.0.19.0_MASK
.sym 76765 fb0.0.19.0_MASK
.sym 76766 fb0.0.19.0_MASK
.sym 76767 fb0.0.19.0_MASK
.sym 76768 fb0.0.19.0_MASK
.sym 76769 address_reg[0]
.sym 76770 address_reg[1]
.sym 76772 address_reg[2]
.sym 76773 address_reg[3]
.sym 76774 address_reg[4]
.sym 76775 address_reg[5]
.sym 76776 address_reg[6]
.sym 76777 address_reg[7]
.sym 76780 CLK_FAST
.sym 76781 fb0.0.19.0_WCLKE
.sym 76782 command_data[0]
.sym 76783 command_data[1]
.sym 76784 command_data[2]
.sym 76785 command_data[3]
.sym 76786 command_data[4]
.sym 76787 command_data[5]
.sym 76788 command_data[6]
.sym 76789 command_data[7]
.sym 76790 $PACKER_VCC_NET
.sym 76807 command_data[4]
.sym 76809 ram_add[3]
.sym 76811 command_data[1]
.sym 76814 address_reg[3]
.sym 76816 ram_add[3]
.sym 76817 command_data[5]
.sym 76818 $PACKER_VCC_NET
.sym 76827 ram_add[1]
.sym 76828 ram_add[2]
.sym 76832 ram_add[3]
.sym 76834 fb0.0.23.0_RCLKE
.sym 76836 $PACKER_VCC_NET
.sym 76837 ram_add[0]
.sym 76839 ram_add[7]
.sym 76840 $PACKER_VCC_NET
.sym 76845 ram_add[5]
.sym 76847 ram_add[4]
.sym 76848 $PACKER_VCC_NET
.sym 76849 ram_add[6]
.sym 76863 $PACKER_VCC_NET
.sym 76864 $PACKER_VCC_NET
.sym 76865 $PACKER_VCC_NET
.sym 76866 $PACKER_VCC_NET
.sym 76867 $PACKER_VCC_NET
.sym 76868 $PACKER_VCC_NET
.sym 76869 $PACKER_VCC_NET
.sym 76870 $PACKER_VCC_NET
.sym 76871 ram_add[0]
.sym 76872 ram_add[1]
.sym 76874 ram_add[2]
.sym 76875 ram_add[3]
.sym 76876 ram_add[4]
.sym 76877 ram_add[5]
.sym 76878 ram_add[6]
.sym 76879 ram_add[7]
.sym 76882 CLK_FAST
.sym 76883 fb0.0.23.0_RCLKE
.sym 76884 $PACKER_VCC_NET
.sym 76896 CLK_12M$SB_IO_IN
.sym 76911 fb0.0.0.0_RDATA_1[62]
.sym 76919 address_reg[6]
.sym 76925 address_reg[7]
.sym 76926 command_data[7]
.sym 76927 fb0.0.23.0_WCLKE
.sym 76929 $PACKER_VCC_NET
.sym 76931 command_data[6]
.sym 76933 command_data[3]
.sym 76934 address_reg[1]
.sym 76936 command_data[0]
.sym 76938 command_data[2]
.sym 76940 address_reg[5]
.sym 76942 address_reg[4]
.sym 76944 address_reg[6]
.sym 76945 command_data[4]
.sym 76946 fb0.0.23.0_MASK
.sym 76948 address_reg[0]
.sym 76949 command_data[1]
.sym 76952 address_reg[3]
.sym 76953 address_reg[2]
.sym 76954 fb0.0.23.0_MASK
.sym 76955 command_data[5]
.sym 76965 fb0.0.23.0_MASK
.sym 76966 fb0.0.23.0_MASK
.sym 76967 fb0.0.23.0_MASK
.sym 76968 fb0.0.23.0_MASK
.sym 76969 fb0.0.23.0_MASK
.sym 76970 fb0.0.23.0_MASK
.sym 76971 fb0.0.23.0_MASK
.sym 76972 fb0.0.23.0_MASK
.sym 76973 address_reg[0]
.sym 76974 address_reg[1]
.sym 76976 address_reg[2]
.sym 76977 address_reg[3]
.sym 76978 address_reg[4]
.sym 76979 address_reg[5]
.sym 76980 address_reg[6]
.sym 76981 address_reg[7]
.sym 76984 CLK_FAST
.sym 76985 fb0.0.23.0_WCLKE
.sym 76986 command_data[0]
.sym 76987 command_data[1]
.sym 76988 command_data[2]
.sym 76989 command_data[3]
.sym 76990 command_data[4]
.sym 76991 command_data[5]
.sym 76992 command_data[6]
.sym 76993 command_data[7]
.sym 76994 $PACKER_VCC_NET
.sym 76999 address_reg[7]
.sym 77009 fb0.0.0.0_RDATA_1[187]
.sym 77013 ram_add[2]
.sym 77022 address_reg[0]
.sym 77030 ram_add[2]
.sym 77032 ram_add[6]
.sym 77033 ram_add[5]
.sym 77035 ram_add[4]
.sym 77038 fb0.0.7.0_RCLKE
.sym 77039 ram_add[0]
.sym 77043 ram_add[3]
.sym 77045 $PACKER_VCC_NET
.sym 77048 $PACKER_VCC_NET
.sym 77052 ram_add[7]
.sym 77056 $PACKER_VCC_NET
.sym 77058 ram_add[1]
.sym 77067 $PACKER_VCC_NET
.sym 77068 $PACKER_VCC_NET
.sym 77069 $PACKER_VCC_NET
.sym 77070 $PACKER_VCC_NET
.sym 77071 $PACKER_VCC_NET
.sym 77072 $PACKER_VCC_NET
.sym 77073 $PACKER_VCC_NET
.sym 77074 $PACKER_VCC_NET
.sym 77075 ram_add[0]
.sym 77076 ram_add[1]
.sym 77078 ram_add[2]
.sym 77079 ram_add[3]
.sym 77080 ram_add[4]
.sym 77081 ram_add[5]
.sym 77082 ram_add[6]
.sym 77083 ram_add[7]
.sym 77086 CLK_FAST
.sym 77087 fb0.0.7.0_RCLKE
.sym 77088 $PACKER_VCC_NET
.sym 77099 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 77114 address_reg[0]
.sym 77115 ram_add[7]
.sym 77119 ram_add[6]
.sym 77120 address_reg[0]
.sym 77123 ram_add[6]
.sym 77124 address_reg[0]
.sym 77130 address_reg[4]
.sym 77132 address_reg[2]
.sym 77133 address_reg[1]
.sym 77134 command_data[7]
.sym 77135 command_data[4]
.sym 77139 command_data[1]
.sym 77140 address_reg[3]
.sym 77142 command_data[6]
.sym 77143 address_reg[0]
.sym 77144 address_reg[5]
.sym 77146 command_data[3]
.sym 77147 fb0.0.7.0_WCLKE
.sym 77148 address_reg[6]
.sym 77151 command_data[2]
.sym 77152 fb0.0.7.0_MASK
.sym 77154 command_data[0]
.sym 77156 address_reg[7]
.sym 77157 command_data[5]
.sym 77158 $PACKER_VCC_NET
.sym 77160 fb0.0.7.0_MASK
.sym 77169 fb0.0.7.0_MASK
.sym 77170 fb0.0.7.0_MASK
.sym 77171 fb0.0.7.0_MASK
.sym 77172 fb0.0.7.0_MASK
.sym 77173 fb0.0.7.0_MASK
.sym 77174 fb0.0.7.0_MASK
.sym 77175 fb0.0.7.0_MASK
.sym 77176 fb0.0.7.0_MASK
.sym 77177 address_reg[0]
.sym 77178 address_reg[1]
.sym 77180 address_reg[2]
.sym 77181 address_reg[3]
.sym 77182 address_reg[4]
.sym 77183 address_reg[5]
.sym 77184 address_reg[6]
.sym 77185 address_reg[7]
.sym 77188 CLK_FAST
.sym 77189 fb0.0.7.0_WCLKE
.sym 77190 command_data[0]
.sym 77191 command_data[1]
.sym 77192 command_data[2]
.sym 77193 command_data[3]
.sym 77194 command_data[4]
.sym 77195 command_data[5]
.sym 77196 command_data[6]
.sym 77197 command_data[7]
.sym 77198 $PACKER_VCC_NET
.sym 77213 fb0.0.0.0_RDATA_1[59]
.sym 77215 $PACKER_VCC_NET
.sym 77216 command_data[4]
.sym 77217 address_reg[3]
.sym 77218 command_data[0]
.sym 77219 command_data[1]
.sym 77220 command_data[5]
.sym 77222 address_reg[3]
.sym 77223 command_data[5]
.sym 77224 ram_add[3]
.sym 77225 ram_add[3]
.sym 77226 $PACKER_VCC_NET
.sym 77233 fb0.0.11.0_RCLKE
.sym 77236 ram_add[2]
.sym 77237 ram_add[1]
.sym 77239 $PACKER_VCC_NET
.sym 77242 ram_add[3]
.sym 77244 $PACKER_VCC_NET
.sym 77245 ram_add[0]
.sym 77252 ram_add[4]
.sym 77253 ram_add[7]
.sym 77256 ram_add[5]
.sym 77257 ram_add[6]
.sym 77271 $PACKER_VCC_NET
.sym 77272 $PACKER_VCC_NET
.sym 77273 $PACKER_VCC_NET
.sym 77274 $PACKER_VCC_NET
.sym 77275 $PACKER_VCC_NET
.sym 77276 $PACKER_VCC_NET
.sym 77277 $PACKER_VCC_NET
.sym 77278 $PACKER_VCC_NET
.sym 77279 ram_add[0]
.sym 77280 ram_add[1]
.sym 77282 ram_add[2]
.sym 77283 ram_add[3]
.sym 77284 ram_add[4]
.sym 77285 ram_add[5]
.sym 77286 ram_add[6]
.sym 77287 ram_add[7]
.sym 77290 CLK_FAST
.sym 77291 fb0.0.11.0_RCLKE
.sym 77292 $PACKER_VCC_NET
.sym 77317 ram_add[7]
.sym 77320 address_reg[6]
.sym 77323 fb0.0.0.0_RDATA_1[34]
.sym 77328 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 77333 address_reg[7]
.sym 77334 command_data[3]
.sym 77335 address_reg[1]
.sym 77337 command_data[0]
.sym 77341 address_reg[0]
.sym 77342 command_data[4]
.sym 77343 command_data[7]
.sym 77345 address_reg[6]
.sym 77346 address_reg[5]
.sym 77348 command_data[6]
.sym 77349 command_data[2]
.sym 77350 address_reg[4]
.sym 77352 address_reg[2]
.sym 77353 $PACKER_VCC_NET
.sym 77355 address_reg[3]
.sym 77356 fb0.0.11.0_WCLKE_SB_LUT4_I3_O
.sym 77357 command_data[1]
.sym 77360 fb0.0.11.0_WCLKE
.sym 77361 command_data[5]
.sym 77364 fb0.0.11.0_WCLKE_SB_LUT4_I3_O
.sym 77373 fb0.0.11.0_WCLKE_SB_LUT4_I3_O
.sym 77374 fb0.0.11.0_WCLKE_SB_LUT4_I3_O
.sym 77375 fb0.0.11.0_WCLKE_SB_LUT4_I3_O
.sym 77376 fb0.0.11.0_WCLKE_SB_LUT4_I3_O
.sym 77377 fb0.0.11.0_WCLKE_SB_LUT4_I3_O
.sym 77378 fb0.0.11.0_WCLKE_SB_LUT4_I3_O
.sym 77379 fb0.0.11.0_WCLKE_SB_LUT4_I3_O
.sym 77380 fb0.0.11.0_WCLKE_SB_LUT4_I3_O
.sym 77381 address_reg[0]
.sym 77382 address_reg[1]
.sym 77384 address_reg[2]
.sym 77385 address_reg[3]
.sym 77386 address_reg[4]
.sym 77387 address_reg[5]
.sym 77388 address_reg[6]
.sym 77389 address_reg[7]
.sym 77392 CLK_FAST
.sym 77393 fb0.0.11.0_WCLKE
.sym 77394 command_data[0]
.sym 77395 command_data[1]
.sym 77396 command_data[2]
.sym 77397 command_data[3]
.sym 77398 command_data[4]
.sym 77399 command_data[5]
.sym 77400 command_data[6]
.sym 77401 command_data[7]
.sym 77402 $PACKER_VCC_NET
.sym 77406 ram_add[1]
.sym 77411 fb0.0.0.0_RDATA_1[94]
.sym 77421 fb0.0.10.0_RCLKE
.sym 77425 fb0.0.6.0_RCLKE
.sym 77426 address_reg[0]
.sym 77429 ram_add[2]
.sym 77435 ram_add[1]
.sym 77440 ram_add[4]
.sym 77441 ram_add[5]
.sym 77445 ram_add[0]
.sym 77446 fb0.0.13.0_RCLKE
.sym 77447 ram_add[6]
.sym 77451 ram_add[3]
.sym 77453 $PACKER_VCC_NET
.sym 77454 ram_add[2]
.sym 77455 ram_add[7]
.sym 77456 $PACKER_VCC_NET
.sym 77464 $PACKER_VCC_NET
.sym 77475 $PACKER_VCC_NET
.sym 77476 $PACKER_VCC_NET
.sym 77477 $PACKER_VCC_NET
.sym 77478 $PACKER_VCC_NET
.sym 77479 $PACKER_VCC_NET
.sym 77480 $PACKER_VCC_NET
.sym 77481 $PACKER_VCC_NET
.sym 77482 $PACKER_VCC_NET
.sym 77483 ram_add[0]
.sym 77484 ram_add[1]
.sym 77486 ram_add[2]
.sym 77487 ram_add[3]
.sym 77488 ram_add[4]
.sym 77489 ram_add[5]
.sym 77490 ram_add[6]
.sym 77491 ram_add[7]
.sym 77494 CLK_FAST
.sym 77495 fb0.0.13.0_RCLKE
.sym 77496 $PACKER_VCC_NET
.sym 77521 address_reg[0]
.sym 77523 ram_add[7]
.sym 77527 ram_add[6]
.sym 77528 address_reg[0]
.sym 77529 fb0.0.0.0_RDATA_1[83]
.sym 77531 ram_add[6]
.sym 77538 address_reg[4]
.sym 77540 address_reg[2]
.sym 77541 $PACKER_VCC_NET
.sym 77543 address_reg[5]
.sym 77544 command_data[7]
.sym 77546 command_data[4]
.sym 77547 address_reg[6]
.sym 77548 fb0.0.13.0_WCLKE
.sym 77549 command_data[1]
.sym 77550 address_reg[3]
.sym 77551 address_reg[0]
.sym 77552 command_data[6]
.sym 77553 address_reg[7]
.sym 77555 command_data[0]
.sym 77556 fb0.0.13.0_MASK
.sym 77558 command_data[3]
.sym 77562 command_data[2]
.sym 77564 fb0.0.13.0_MASK
.sym 77565 command_data[5]
.sym 77568 address_reg[1]
.sym 77577 fb0.0.13.0_MASK
.sym 77578 fb0.0.13.0_MASK
.sym 77579 fb0.0.13.0_MASK
.sym 77580 fb0.0.13.0_MASK
.sym 77581 fb0.0.13.0_MASK
.sym 77582 fb0.0.13.0_MASK
.sym 77583 fb0.0.13.0_MASK
.sym 77584 fb0.0.13.0_MASK
.sym 77585 address_reg[0]
.sym 77586 address_reg[1]
.sym 77588 address_reg[2]
.sym 77589 address_reg[3]
.sym 77590 address_reg[4]
.sym 77591 address_reg[5]
.sym 77592 address_reg[6]
.sym 77593 address_reg[7]
.sym 77596 CLK_FAST
.sym 77597 fb0.0.13.0_WCLKE
.sym 77598 command_data[0]
.sym 77599 command_data[1]
.sym 77600 command_data[2]
.sym 77601 command_data[3]
.sym 77602 command_data[4]
.sym 77603 command_data[5]
.sym 77604 command_data[6]
.sym 77605 command_data[7]
.sym 77606 $PACKER_VCC_NET
.sym 77610 address_reg[6]
.sym 77616 fb0.0.13.0_WCLKE
.sym 77623 $PACKER_VCC_NET
.sym 77624 command_data[5]
.sym 77625 command_data[4]
.sym 77626 address_reg[3]
.sym 77627 address_reg[5]
.sym 77629 ram_add[3]
.sym 77630 address_reg[3]
.sym 77631 command_data[5]
.sym 77632 fb0.0.0.0_RDATA_1[85]
.sym 77633 command_data[0]
.sym 77634 command_data[0]
.sym 77643 $PACKER_VCC_NET
.sym 77644 $PACKER_VCC_NET
.sym 77647 ram_add[0]
.sym 77650 fb0.0.10.0_RCLKE
.sym 77652 ram_add[3]
.sym 77654 ram_add[1]
.sym 77656 ram_add[4]
.sym 77657 ram_add[5]
.sym 77658 ram_add[2]
.sym 77661 ram_add[7]
.sym 77665 ram_add[6]
.sym 77679 $PACKER_VCC_NET
.sym 77680 $PACKER_VCC_NET
.sym 77681 $PACKER_VCC_NET
.sym 77682 $PACKER_VCC_NET
.sym 77683 $PACKER_VCC_NET
.sym 77684 $PACKER_VCC_NET
.sym 77685 $PACKER_VCC_NET
.sym 77686 $PACKER_VCC_NET
.sym 77687 ram_add[0]
.sym 77688 ram_add[1]
.sym 77690 ram_add[2]
.sym 77691 ram_add[3]
.sym 77692 ram_add[4]
.sym 77693 ram_add[5]
.sym 77694 ram_add[6]
.sym 77695 ram_add[7]
.sym 77698 CLK_FAST
.sym 77699 fb0.0.10.0_RCLKE
.sym 77700 $PACKER_VCC_NET
.sym 77712 EN$SB_IO_IN
.sym 77731 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 77735 fb0.0.0.0_RDATA_1[34]
.sym 77741 address_reg[7]
.sym 77742 command_data[1]
.sym 77743 command_data[6]
.sym 77747 address_reg[5]
.sym 77748 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77751 address_reg[6]
.sym 77752 fb0.0.10.0_WCLKE
.sym 77753 command_data[7]
.sym 77754 address_reg[1]
.sym 77755 address_reg[0]
.sym 77756 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77759 command_data[2]
.sym 77760 address_reg[2]
.sym 77761 $PACKER_VCC_NET
.sym 77762 address_reg[4]
.sym 77763 command_data[4]
.sym 77767 command_data[3]
.sym 77768 address_reg[3]
.sym 77769 command_data[5]
.sym 77772 command_data[0]
.sym 77781 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77782 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77783 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77784 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77785 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77786 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77787 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77788 fb0.0.10.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77789 address_reg[0]
.sym 77790 address_reg[1]
.sym 77792 address_reg[2]
.sym 77793 address_reg[3]
.sym 77794 address_reg[4]
.sym 77795 address_reg[5]
.sym 77796 address_reg[6]
.sym 77797 address_reg[7]
.sym 77800 CLK_FAST
.sym 77801 fb0.0.10.0_WCLKE
.sym 77802 command_data[0]
.sym 77803 command_data[1]
.sym 77804 command_data[2]
.sym 77805 command_data[3]
.sym 77806 command_data[4]
.sym 77807 command_data[5]
.sym 77808 command_data[6]
.sym 77809 command_data[7]
.sym 77810 $PACKER_VCC_NET
.sym 77829 fb0.0.6.0_RCLKE
.sym 77830 address_reg[0]
.sym 77837 ram_add[2]
.sym 77838 address_reg[5]
.sym 77844 ram_add[4]
.sym 77848 ram_add[2]
.sym 77849 ram_add[5]
.sym 77850 ram_add[0]
.sym 77852 $PACKER_VCC_NET
.sym 77853 ram_add[6]
.sym 77858 ram_add[3]
.sym 77863 $PACKER_VCC_NET
.sym 77865 ram_add[7]
.sym 77870 fb0.0.4.0_RCLKE
.sym 77871 $PACKER_VCC_NET
.sym 77874 ram_add[1]
.sym 77883 $PACKER_VCC_NET
.sym 77884 $PACKER_VCC_NET
.sym 77885 $PACKER_VCC_NET
.sym 77886 $PACKER_VCC_NET
.sym 77887 $PACKER_VCC_NET
.sym 77888 $PACKER_VCC_NET
.sym 77889 $PACKER_VCC_NET
.sym 77890 $PACKER_VCC_NET
.sym 77891 ram_add[0]
.sym 77892 ram_add[1]
.sym 77894 ram_add[2]
.sym 77895 ram_add[3]
.sym 77896 ram_add[4]
.sym 77897 ram_add[5]
.sym 77898 ram_add[6]
.sym 77899 ram_add[7]
.sym 77902 CLK_FAST
.sym 77903 fb0.0.4.0_RCLKE
.sym 77904 $PACKER_VCC_NET
.sym 77930 fb0.0.0.0_RDATA_1[11]
.sym 77931 ram_add[7]
.sym 77934 address_reg[0]
.sym 77935 fb0.0.0.0_RDATA_1[10]
.sym 77939 ram_add[6]
.sym 77948 address_reg[2]
.sym 77949 $PACKER_VCC_NET
.sym 77950 address_reg[4]
.sym 77952 command_data[7]
.sym 77956 address_reg[3]
.sym 77957 address_reg[0]
.sym 77958 command_data[6]
.sym 77959 command_data[1]
.sym 77960 command_data[4]
.sym 77961 address_reg[7]
.sym 77963 fb0.0.4.0_WCLKE
.sym 77964 command_data[3]
.sym 77967 fb0.0.4.0_MASK
.sym 77969 address_reg[6]
.sym 77970 command_data[0]
.sym 77972 address_reg[1]
.sym 77973 command_data[5]
.sym 77974 command_data[2]
.sym 77975 fb0.0.4.0_MASK
.sym 77976 address_reg[5]
.sym 77985 fb0.0.4.0_MASK
.sym 77986 fb0.0.4.0_MASK
.sym 77987 fb0.0.4.0_MASK
.sym 77988 fb0.0.4.0_MASK
.sym 77989 fb0.0.4.0_MASK
.sym 77990 fb0.0.4.0_MASK
.sym 77991 fb0.0.4.0_MASK
.sym 77992 fb0.0.4.0_MASK
.sym 77993 address_reg[0]
.sym 77994 address_reg[1]
.sym 77996 address_reg[2]
.sym 77997 address_reg[3]
.sym 77998 address_reg[4]
.sym 77999 address_reg[5]
.sym 78000 address_reg[6]
.sym 78001 address_reg[7]
.sym 78004 CLK_FAST
.sym 78005 fb0.0.4.0_WCLKE
.sym 78006 command_data[0]
.sym 78007 command_data[1]
.sym 78008 command_data[2]
.sym 78009 command_data[3]
.sym 78010 command_data[4]
.sym 78011 command_data[5]
.sym 78012 command_data[6]
.sym 78013 command_data[7]
.sym 78014 $PACKER_VCC_NET
.sym 78031 command_data[0]
.sym 78032 fb0.0.2.0_RCLKE
.sym 78033 command_data[5]
.sym 78034 command_data[0]
.sym 78035 command_data[5]
.sym 78037 ram_add[3]
.sym 78038 $PACKER_VCC_NET
.sym 78039 command_data[5]
.sym 78040 address_reg[5]
.sym 78042 address_reg[3]
.sym 78051 ram_add[3]
.sym 78052 ram_add[0]
.sym 78058 fb0.0.6.0_RCLKE
.sym 78060 $PACKER_VCC_NET
.sym 78061 $PACKER_VCC_NET
.sym 78064 ram_add[4]
.sym 78066 ram_add[2]
.sym 78069 ram_add[7]
.sym 78072 ram_add[5]
.sym 78074 ram_add[1]
.sym 78077 ram_add[6]
.sym 78087 $PACKER_VCC_NET
.sym 78088 $PACKER_VCC_NET
.sym 78089 $PACKER_VCC_NET
.sym 78090 $PACKER_VCC_NET
.sym 78091 $PACKER_VCC_NET
.sym 78092 $PACKER_VCC_NET
.sym 78093 $PACKER_VCC_NET
.sym 78094 $PACKER_VCC_NET
.sym 78095 ram_add[0]
.sym 78096 ram_add[1]
.sym 78098 ram_add[2]
.sym 78099 ram_add[3]
.sym 78100 ram_add[4]
.sym 78101 ram_add[5]
.sym 78102 ram_add[6]
.sym 78103 ram_add[7]
.sym 78106 CLK_FAST
.sym 78107 fb0.0.6.0_RCLKE
.sym 78108 $PACKER_VCC_NET
.sym 78123 ram_add[0]
.sym 78133 fb0.0.0.0_RDATA_1[21]
.sym 78135 fb0.0.0.0_RDATA_1[22]
.sym 78139 fb0.0.0.0_RDATA_1[28]
.sym 78143 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 78149 address_reg[7]
.sym 78153 $PACKER_VCC_NET
.sym 78154 command_data[3]
.sym 78155 command_data[4]
.sym 78157 command_data[7]
.sym 78161 address_reg[0]
.sym 78163 command_data[1]
.sym 78164 address_reg[1]
.sym 78165 command_data[2]
.sym 78166 fb0.0.6.0_MASK
.sym 78167 fb0.0.6.0_WCLKE
.sym 78169 command_data[0]
.sym 78170 address_reg[4]
.sym 78172 address_reg[2]
.sym 78173 command_data[5]
.sym 78174 fb0.0.6.0_MASK
.sym 78176 command_data[6]
.sym 78177 address_reg[6]
.sym 78178 address_reg[5]
.sym 78180 address_reg[3]
.sym 78189 fb0.0.6.0_MASK
.sym 78190 fb0.0.6.0_MASK
.sym 78191 fb0.0.6.0_MASK
.sym 78192 fb0.0.6.0_MASK
.sym 78193 fb0.0.6.0_MASK
.sym 78194 fb0.0.6.0_MASK
.sym 78195 fb0.0.6.0_MASK
.sym 78196 fb0.0.6.0_MASK
.sym 78197 address_reg[0]
.sym 78198 address_reg[1]
.sym 78200 address_reg[2]
.sym 78201 address_reg[3]
.sym 78202 address_reg[4]
.sym 78203 address_reg[5]
.sym 78204 address_reg[6]
.sym 78205 address_reg[7]
.sym 78208 CLK_FAST
.sym 78209 fb0.0.6.0_WCLKE
.sym 78210 command_data[0]
.sym 78211 command_data[1]
.sym 78212 command_data[2]
.sym 78213 command_data[3]
.sym 78214 command_data[4]
.sym 78215 command_data[5]
.sym 78216 command_data[6]
.sym 78217 command_data[7]
.sym 78218 $PACKER_VCC_NET
.sym 78226 ram_add[6]
.sym 78231 command_data[4]
.sym 78235 address_reg[5]
.sym 78236 command_data[1]
.sym 78237 ram_add[2]
.sym 78238 address_reg[0]
.sym 78252 ram_add[4]
.sym 78254 ram_add[2]
.sym 78260 ram_add[5]
.sym 78262 fb0.0.3.0_RCLKE
.sym 78263 ram_add[6]
.sym 78265 $PACKER_VCC_NET
.sym 78266 ram_add[3]
.sym 78271 $PACKER_VCC_NET
.sym 78273 ram_add[7]
.sym 78279 ram_add[0]
.sym 78282 ram_add[1]
.sym 78291 $PACKER_VCC_NET
.sym 78292 $PACKER_VCC_NET
.sym 78293 $PACKER_VCC_NET
.sym 78294 $PACKER_VCC_NET
.sym 78295 $PACKER_VCC_NET
.sym 78296 $PACKER_VCC_NET
.sym 78297 $PACKER_VCC_NET
.sym 78298 $PACKER_VCC_NET
.sym 78299 ram_add[0]
.sym 78300 ram_add[1]
.sym 78302 ram_add[2]
.sym 78303 ram_add[3]
.sym 78304 ram_add[4]
.sym 78305 ram_add[5]
.sym 78306 ram_add[6]
.sym 78307 ram_add[7]
.sym 78310 CLK_FAST
.sym 78311 fb0.0.3.0_RCLKE
.sym 78312 $PACKER_VCC_NET
.sym 78339 ram_add[7]
.sym 78345 fb0.0.0.0_RDATA_1[11]
.sym 78347 fb0.0.0.0_RDATA_1[10]
.sym 78355 command_data[6]
.sym 78357 command_data[0]
.sym 78358 address_reg[4]
.sym 78360 address_reg[2]
.sym 78364 address_reg[3]
.sym 78365 command_data[7]
.sym 78366 $PACKER_VCC_NET
.sym 78369 command_data[4]
.sym 78371 fb0.0.3.0_WCLKE
.sym 78372 fb0.0.3.0_MASK
.sym 78373 address_reg[5]
.sym 78374 command_data[1]
.sym 78376 address_reg[0]
.sym 78377 address_reg[6]
.sym 78378 address_reg[7]
.sym 78379 command_data[3]
.sym 78380 fb0.0.3.0_MASK
.sym 78382 command_data[2]
.sym 78383 command_data[5]
.sym 78384 address_reg[1]
.sym 78393 fb0.0.3.0_MASK
.sym 78394 fb0.0.3.0_MASK
.sym 78395 fb0.0.3.0_MASK
.sym 78396 fb0.0.3.0_MASK
.sym 78397 fb0.0.3.0_MASK
.sym 78398 fb0.0.3.0_MASK
.sym 78399 fb0.0.3.0_MASK
.sym 78400 fb0.0.3.0_MASK
.sym 78401 address_reg[0]
.sym 78402 address_reg[1]
.sym 78404 address_reg[2]
.sym 78405 address_reg[3]
.sym 78406 address_reg[4]
.sym 78407 address_reg[5]
.sym 78408 address_reg[6]
.sym 78409 address_reg[7]
.sym 78412 CLK_FAST
.sym 78413 fb0.0.3.0_WCLKE
.sym 78414 command_data[0]
.sym 78415 command_data[1]
.sym 78416 command_data[2]
.sym 78417 command_data[3]
.sym 78418 command_data[4]
.sym 78419 command_data[5]
.sym 78420 command_data[6]
.sym 78421 command_data[7]
.sym 78422 $PACKER_VCC_NET
.sym 78429 ram_add[3]
.sym 78432 address_reg[3]
.sym 78439 ram_add[2]
.sym 78441 fb0.0.2.0_RCLKE
.sym 78447 $PACKER_VCC_NET
.sym 78449 command_data[5]
.sym 78450 command_data[0]
.sym 78456 ram_add[2]
.sym 78457 fb0.0.1.0_RCLKE
.sym 78460 $PACKER_VCC_NET
.sym 78463 ram_add[6]
.sym 78464 $PACKER_VCC_NET
.sym 78467 ram_add[0]
.sym 78468 $PACKER_VCC_NET
.sym 78477 ram_add[7]
.sym 78482 ram_add[1]
.sym 78483 ram_add[4]
.sym 78484 ram_add[5]
.sym 78486 ram_add[3]
.sym 78495 $PACKER_VCC_NET
.sym 78496 $PACKER_VCC_NET
.sym 78497 $PACKER_VCC_NET
.sym 78498 $PACKER_VCC_NET
.sym 78499 $PACKER_VCC_NET
.sym 78500 $PACKER_VCC_NET
.sym 78501 $PACKER_VCC_NET
.sym 78502 $PACKER_VCC_NET
.sym 78503 ram_add[0]
.sym 78504 ram_add[1]
.sym 78506 ram_add[2]
.sym 78507 ram_add[3]
.sym 78508 ram_add[4]
.sym 78509 ram_add[5]
.sym 78510 ram_add[6]
.sym 78511 ram_add[7]
.sym 78514 CLK_FAST
.sym 78515 fb0.0.1.0_RCLKE
.sym 78516 $PACKER_VCC_NET
.sym 78541 ram_add[7]
.sym 78543 fb0.0.0.0_RDATA_1[22]
.sym 78545 fb0.0.0.0_RDATA_1[21]
.sym 78547 fb0.0.0.0_RDATA_1[20]
.sym 78558 address_reg[0]
.sym 78559 command_data[4]
.sym 78561 $PACKER_VCC_NET
.sym 78562 command_data[1]
.sym 78563 address_reg[5]
.sym 78565 command_data[7]
.sym 78566 address_reg[7]
.sym 78568 address_reg[1]
.sym 78569 address_reg[6]
.sym 78572 command_data[2]
.sym 78573 address_reg[3]
.sym 78575 fb0.0.1.0_MASK
.sym 78580 address_reg[2]
.sym 78581 address_reg[4]
.sym 78582 command_data[6]
.sym 78583 fb0.0.1.0_MASK
.sym 78584 fb0.0.1.0_WCLKE
.sym 78585 command_data[3]
.sym 78587 command_data[5]
.sym 78588 command_data[0]
.sym 78597 fb0.0.1.0_MASK
.sym 78598 fb0.0.1.0_MASK
.sym 78599 fb0.0.1.0_MASK
.sym 78600 fb0.0.1.0_MASK
.sym 78601 fb0.0.1.0_MASK
.sym 78602 fb0.0.1.0_MASK
.sym 78603 fb0.0.1.0_MASK
.sym 78604 fb0.0.1.0_MASK
.sym 78605 address_reg[0]
.sym 78606 address_reg[1]
.sym 78608 address_reg[2]
.sym 78609 address_reg[3]
.sym 78610 address_reg[4]
.sym 78611 address_reg[5]
.sym 78612 address_reg[6]
.sym 78613 address_reg[7]
.sym 78616 CLK_FAST
.sym 78617 fb0.0.1.0_WCLKE
.sym 78618 command_data[0]
.sym 78619 command_data[1]
.sym 78620 command_data[2]
.sym 78621 command_data[3]
.sym 78622 command_data[4]
.sym 78623 command_data[5]
.sym 78624 command_data[6]
.sym 78625 command_data[7]
.sym 78626 $PACKER_VCC_NET
.sym 78630 ram_add[1]
.sym 78637 fb0.0.2.0_WCLKE
.sym 78644 command_data[1]
.sym 78650 fb0.0.1.0_WCLKE
.sym 78663 $PACKER_VCC_NET
.sym 78668 $PACKER_VCC_NET
.sym 78669 ram_add[0]
.sym 78670 fb0.0.2.0_RCLKE
.sym 78671 ram_add[4]
.sym 78672 ram_add[5]
.sym 78673 ram_add[6]
.sym 78674 ram_add[3]
.sym 78676 $PACKER_VCC_NET
.sym 78678 ram_add[2]
.sym 78679 ram_add[7]
.sym 78690 ram_add[1]
.sym 78699 $PACKER_VCC_NET
.sym 78700 $PACKER_VCC_NET
.sym 78701 $PACKER_VCC_NET
.sym 78702 $PACKER_VCC_NET
.sym 78703 $PACKER_VCC_NET
.sym 78704 $PACKER_VCC_NET
.sym 78705 $PACKER_VCC_NET
.sym 78706 $PACKER_VCC_NET
.sym 78707 ram_add[0]
.sym 78708 ram_add[1]
.sym 78710 ram_add[2]
.sym 78711 ram_add[3]
.sym 78712 ram_add[4]
.sym 78713 ram_add[5]
.sym 78714 ram_add[6]
.sym 78715 ram_add[7]
.sym 78718 CLK_FAST
.sym 78719 fb0.0.2.0_RCLKE
.sym 78720 $PACKER_VCC_NET
.sym 78749 address_reg[6]
.sym 78761 address_reg[3]
.sym 78763 command_data[0]
.sym 78764 fb0.0.2.0_MASK
.sym 78765 $PACKER_VCC_NET
.sym 78766 address_reg[6]
.sym 78767 address_reg[5]
.sym 78768 address_reg[2]
.sym 78769 address_reg[4]
.sym 78770 command_data[6]
.sym 78772 fb0.0.2.0_MASK
.sym 78774 address_reg[1]
.sym 78777 command_data[2]
.sym 78779 fb0.0.2.0_WCLKE
.sym 78782 command_data[1]
.sym 78784 command_data[7]
.sym 78785 address_reg[0]
.sym 78786 command_data[4]
.sym 78789 command_data[3]
.sym 78791 command_data[5]
.sym 78792 address_reg[7]
.sym 78797 fb0.0.2.0_MASK
.sym 78798 fb0.0.2.0_MASK
.sym 78799 fb0.0.2.0_MASK
.sym 78800 fb0.0.2.0_MASK
.sym 78801 fb0.0.2.0_MASK
.sym 78802 fb0.0.2.0_MASK
.sym 78803 fb0.0.2.0_MASK
.sym 78804 fb0.0.2.0_MASK
.sym 78805 address_reg[0]
.sym 78806 address_reg[1]
.sym 78808 address_reg[2]
.sym 78809 address_reg[3]
.sym 78810 address_reg[4]
.sym 78811 address_reg[5]
.sym 78812 address_reg[6]
.sym 78813 address_reg[7]
.sym 78816 CLK_FAST
.sym 78817 fb0.0.2.0_WCLKE
.sym 78818 command_data[0]
.sym 78819 command_data[1]
.sym 78820 command_data[2]
.sym 78821 command_data[3]
.sym 78822 command_data[4]
.sym 78823 command_data[5]
.sym 78824 command_data[6]
.sym 78825 command_data[7]
.sym 78826 $PACKER_VCC_NET
.sym 78853 command_data[5]
.sym 78854 address_reg[7]
.sym 78867 $PACKER_GND_NET
.sym 78887 $PACKER_GND_NET
.sym 79102 red[1]$SB_IO_OUT
.sym 79466 ram_add[2]
.sym 79589 ram_add[7]
.sym 80574 fb0.0.2.0_RCLKE
.sym 80942 ram_add[2]
.sym 81065 ram_add[7]
.sym 82297 fb0.0.1.0_WCLKE
.sym 82732 red[1]$SB_IO_OUT
.sym 82739 red[1]$SB_IO_OUT
.sym 86563 red[0]$SB_IO_OUT
.sym 86581 red[0]$SB_IO_OUT
.sym 103462 increment[0]
.sym 103463 address_reg[0]
.sym 103473 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 103474 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 103475 increment_neg
.sym 103476 address_reg[13]
.sym 103486 address_reg[0]
.sym 103487 increment[0]
.sym 103490 address_reg[0]
.sym 103491 increment[0]
.sym 103494 address_reg[1]
.sym 103495 increment[1]
.sym 103496 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 103498 address_reg[2]
.sym 103499 increment[2]
.sym 103500 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 103502 address_reg[3]
.sym 103503 increment[3]
.sym 103504 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 103506 address_reg[4]
.sym 103507 increment[4]
.sym 103508 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 103510 address_reg[5]
.sym 103511 increment[5]
.sym 103512 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 103514 address_reg[6]
.sym 103515 increment[6]
.sym 103516 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 103518 address_reg[7]
.sym 103519 increment[7]
.sym 103520 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 103522 address_reg[8]
.sym 103524 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 103526 address_reg[9]
.sym 103528 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 103530 address_reg[10]
.sym 103532 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 103534 address_reg[11]
.sym 103536 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 103538 address_reg[12]
.sym 103540 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 103541 increment_neg
.sym 103542 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[13]
.sym 103543 address_reg[13]
.sym 103544 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 103545 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 103546 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 103547 increment_neg
.sym 103548 address_reg[13]
.sym 103549 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 103550 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 103551 increment_neg
.sym 103552 address_reg[13]
.sym 103555 increment[2]
.sym 103556 address_reg[2]
.sym 103557 increment_SB_LUT4_O_6_I1[0]
.sym 103558 increment_SB_LUT4_O_6_I1[1]
.sym 103559 increment_SB_LUT4_O_3_I1[2]
.sym 103560 address_reg[1]
.sym 103561 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[0]
.sym 103562 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[1]
.sym 103563 command_data[1]
.sym 103564 address_reg_SB_DFFE_Q_E[2]
.sym 103566 increment_SB_LUT4_O_6_I1[1]
.sym 103567 increment_SB_LUT4_O_6_I1[0]
.sym 103568 increment_SB_LUT4_O_3_I1[2]
.sym 103569 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 103570 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 103571 increment_neg
.sym 103572 address_reg[13]
.sym 103573 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[0]
.sym 103574 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[1]
.sym 103575 command_data[0]
.sym 103576 address_reg_SB_DFFE_Q_E[2]
.sym 103579 increment[1]
.sym 103580 address_reg[1]
.sym 103583 increment[5]
.sym 103584 address_reg[5]
.sym 103585 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[7]
.sym 103586 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[5]
.sym 103587 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[1]
.sym 103588 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[3]
.sym 103591 increment[7]
.sym 103592 address_reg[7]
.sym 103593 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[0]
.sym 103594 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[1]
.sym 103595 command_data[3]
.sym 103596 address_reg_SB_DFFE_Q_E[2]
.sym 103599 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 103600 address_reg[6]
.sym 103603 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 103604 address_reg[6]
.sym 103606 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 103607 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 103608 increment_SB_LUT4_O_3_I1[2]
.sym 103609 increment_SB_LUT4_O_5_I1[0]
.sym 103610 increment_SB_LUT4_O_5_I1[1]
.sym 103611 increment_SB_LUT4_O_3_I1[2]
.sym 103612 address_reg[3]
.sym 103613 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 103614 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 103615 increment_SB_LUT4_O_3_I1[2]
.sym 103616 address_reg[5]
.sym 103617 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 103618 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[1]
.sym 103619 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 103620 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[3]
.sym 103622 increment_SB_LUT4_O_3_I1[0]
.sym 103623 increment_SB_LUT4_O_3_I1[1]
.sym 103624 increment_SB_LUT4_O_3_I1[2]
.sym 103627 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 103628 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 103629 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 103630 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[1]
.sym 103631 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 103632 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 103634 increment_SB_LUT4_O_5_I1[1]
.sym 103635 increment_SB_LUT4_O_5_I1[0]
.sym 103636 increment_SB_LUT4_O_3_I1[2]
.sym 103638 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 103639 increment_SB_LUT4_O_7_I1[0]
.sym 103640 increment_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[1]
.sym 103641 increment_SB_LUT4_O_3_I1[1]
.sym 103642 increment_SB_LUT4_O_3_I1[0]
.sym 103643 increment_SB_LUT4_O_3_I1[2]
.sym 103644 address_reg[7]
.sym 103646 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 103647 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 103648 increment_SB_LUT4_O_7_I1[0]
.sym 103650 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 103651 increment_SB_LUT4_O_7_I0[1]
.sym 103652 increment_SB_LUT4_O_7_I0[2]
.sym 103653 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 103654 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 103655 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 103656 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 103657 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 103658 increment_SB_LUT4_O_7_I1[1]
.sym 103659 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 103660 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_1_I3[3]
.sym 103661 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 103662 increment_SB_LUT4_O_7_I1[0]
.sym 103663 increment_SB_LUT4_O_7_I0[1]
.sym 103664 increment_SB_LUT4_O_7_I0[2]
.sym 103667 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 103668 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[4]
.sym 103670 increment_SB_LUT4_O_7_I0[2]
.sym 103671 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 103672 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[4]
.sym 103675 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 103676 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 103678 increment_SB_LUT4_O_7_I0[2]
.sym 103679 increment_SB_LUT4_O_7_I0[1]
.sym 103680 increment_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 103682 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[1]
.sym 103686 increment_reg[1]
.sym 103687 $PACKER_VCC_NET
.sym 103688 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[1]
.sym 103690 increment_reg[2]
.sym 103691 $PACKER_VCC_NET
.sym 103692 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[2]
.sym 103694 increment_reg[3]
.sym 103695 $PACKER_VCC_NET
.sym 103696 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q_SB_LUT4_O_I3[3]
.sym 103698 $PACKER_VCC_NET
.sym 103700 $nextpnr_ICESTORM_LC_24$I3
.sym 103702 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 103703 increment_SB_LUT4_O_7_I0[2]
.sym 103704 $nextpnr_ICESTORM_LC_24$COUT
.sym 103705 increment_reg[1]
.sym 103706 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 103707 increment_reg[2]
.sym 103708 increment_reg[3]
.sym 103709 increment_reg[1]
.sym 103710 increment_reg[2]
.sym 103711 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 103712 increment_reg[3]
.sym 103714 increment_reg[1]
.sym 103715 increment_reg[2]
.sym 103716 increment_reg[3]
.sym 103718 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 103719 increment_reg[2]
.sym 103720 increment_reg[3]
.sym 103721 increment_reg[2]
.sym 103722 increment_reg[1]
.sym 103723 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 103724 increment_reg[3]
.sym 103729 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 103730 increment_reg[1]
.sym 103731 increment_reg[2]
.sym 103732 increment_reg[3]
.sym 103733 increment_reg[2]
.sym 103734 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 103735 increment_reg[1]
.sym 103736 increment_reg[3]
.sym 103810 did_write[0]
.sym 103815 did_write[1]
.sym 103819 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 103820 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 103823 did_write[3]
.sym 103824 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 103827 did_write[4]
.sym 103828 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 103831 did_write[1]
.sym 103832 did_write[0]
.sym 103841 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 103848 did_write[0]
.sym 103849 did_write[0]
.sym 103850 did_write[1]
.sym 103851 did_write[3]
.sym 103852 did_write[4]
.sym 103856 did_write[4]
.sym 103859 EN_SB_LUT4_I2_O[0]
.sym 103860 EN_SB_LUT4_I2_O[1]
.sym 103864 did_write[3]
.sym 103868 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 103872 did_write[1]
.sym 103874 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 103879 did_write_SB_DFFNESR_Q_4_D[1]
.sym 103882 $PACKER_VCC_NET
.sym 103883 did_write_SB_DFFNESR_Q_4_D[2]
.sym 103887 did_write_SB_DFFNESR_Q_4_D[3]
.sym 103891 did_write_SB_DFFNESR_Q_4_D[4]
.sym 103894 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 103895 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 103896 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 104324 locked
.sym 104424 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 104425 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 104426 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 104427 increment_neg
.sym 104428 address_reg[13]
.sym 104429 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 104430 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 104431 increment_neg
.sym 104432 address_reg[13]
.sym 104436 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 104437 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 104438 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 104439 increment_neg
.sym 104440 address_reg[13]
.sym 104444 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 104445 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 104446 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 104447 increment_neg
.sym 104448 address_reg[13]
.sym 104450 increment[0]
.sym 104451 address_reg[0]
.sym 104454 increment[1]
.sym 104455 address_reg[1]
.sym 104456 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104458 increment[2]
.sym 104459 address_reg[2]
.sym 104460 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 104462 increment[3]
.sym 104463 address_reg[3]
.sym 104464 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 104466 increment[4]
.sym 104467 address_reg[4]
.sym 104468 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 104470 increment[5]
.sym 104471 address_reg[5]
.sym 104472 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 104474 increment[6]
.sym 104475 address_reg[6]
.sym 104476 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 104478 increment[7]
.sym 104479 address_reg[7]
.sym 104480 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 104483 address_reg[8]
.sym 104484 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 104487 address_reg[9]
.sym 104488 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 104491 address_reg[10]
.sym 104492 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[10]
.sym 104495 address_reg[11]
.sym 104496 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[11]
.sym 104499 address_reg[12]
.sym 104500 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[12]
.sym 104504 $nextpnr_ICESTORM_LC_11$I3
.sym 104505 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 104506 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 104507 increment_neg
.sym 104508 address_reg[13]
.sym 104509 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 104510 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[10]
.sym 104511 increment_neg
.sym 104512 address_reg[13]
.sym 104516 increment[1]
.sym 104518 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[1]
.sym 104519 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 104521 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11]
.sym 104522 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[11]
.sym 104523 increment_neg
.sym 104524 address_reg[13]
.sym 104525 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 104526 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 104527 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 104528 increment_neg
.sym 104529 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 104530 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 104531 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 104532 increment_neg
.sym 104533 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[0]
.sym 104534 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[1]
.sym 104535 command_data[1]
.sym 104536 address_reg_SB_DFFE_Q_E[2]
.sym 104537 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 104538 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 104539 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 104540 increment_neg
.sym 104541 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12]
.sym 104542 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[12]
.sym 104543 increment_neg
.sym 104544 address_reg[13]
.sym 104546 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[1]
.sym 104547 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[0]
.sym 104550 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[2]
.sym 104551 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[1]
.sym 104552 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[2]
.sym 104554 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[3]
.sym 104555 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[2]
.sym 104556 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[3]
.sym 104558 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[4]
.sym 104559 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[3]
.sym 104560 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[4]
.sym 104562 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[5]
.sym 104563 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[4]
.sym 104564 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[5]
.sym 104566 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[6]
.sym 104567 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[5]
.sym 104568 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[6]
.sym 104570 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[7]
.sym 104571 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[6]
.sym 104572 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[7]
.sym 104574 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 104575 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_LUT4_I1_I2[7]
.sym 104576 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[8]
.sym 104578 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 104579 address_reg[8]
.sym 104580 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[9]
.sym 104582 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 104583 address_reg[9]
.sym 104584 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[10]
.sym 104586 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 104587 address_reg[10]
.sym 104588 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[11]
.sym 104590 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 104591 address_reg[11]
.sym 104592 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[12]
.sym 104594 address_reg[13]
.sym 104595 address_reg[12]
.sym 104596 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O_SB_CARRY_I0_CO[13]
.sym 104599 increment[3]
.sym 104600 address_reg[3]
.sym 104601 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 104602 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 104603 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 104604 increment_neg
.sym 104605 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 104606 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 104607 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 104608 increment_neg
.sym 104609 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 104610 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 104611 increment_neg
.sym 104612 address_reg[13]
.sym 104614 increment_SB_LUT4_O_7_I1[0]
.sym 104615 increment_SB_LUT4_O_7_I1[1]
.sym 104616 increment_SB_LUT4_O_7_I1[2]
.sym 104617 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[0]
.sym 104618 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[1]
.sym 104619 command_data[5]
.sym 104620 address_reg_SB_DFFE_Q_E[2]
.sym 104621 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[0]
.sym 104622 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[1]
.sym 104623 command_data[6]
.sym 104624 address_reg_SB_DFFE_Q_E[2]
.sym 104625 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[0]
.sym 104626 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[1]
.sym 104627 command_data[4]
.sym 104628 address_reg_SB_DFFE_Q_E[2]
.sym 104629 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[0]
.sym 104630 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[1]
.sym 104631 command_data[7]
.sym 104632 address_reg_SB_DFFE_Q_E[2]
.sym 104633 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 104634 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 104635 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 104636 increment_neg
.sym 104639 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 104640 address_reg[0]
.sym 104644 address_reg[11]
.sym 104647 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 104648 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 104651 increment[2]
.sym 104652 address_reg[2]
.sym 104656 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 104659 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 104660 address_reg[4]
.sym 104663 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 104664 address_reg[4]
.sym 104665 increment_neg_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 104666 increment_reg[1]
.sym 104667 increment_reg[2]
.sym 104668 increment_reg[3]
.sym 104669 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[0]
.sym 104670 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[1]
.sym 104671 command_data[2]
.sym 104672 address_reg_SB_DFFE_Q_E[2]
.sym 104674 command_reg[1]
.sym 104675 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104676 save_data_SB_DFFESR_Q_R[2]
.sym 104677 command_data[5]
.sym 104684 command_data[2]
.sym 104685 command_data[7]
.sym 104689 command_data[4]
.sym 104693 command_data[3]
.sym 104699 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 104700 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 104701 increment_neg_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104702 command_reg[1]
.sym 104703 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 104704 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 104706 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[0]
.sym 104711 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[1]
.sym 104715 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[2]
.sym 104719 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[3]
.sym 104723 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[4]
.sym 104727 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[5]
.sym 104731 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[6]
.sym 104735 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_O[7]
.sym 104740 $nextpnr_ICESTORM_LC_8$I3
.sym 104741 cnt1[0]
.sym 104742 command_buf_r_ptr[0]
.sym 104743 cnt2_SB_LUT4_O_6_I2[0]
.sym 104744 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 104746 cnt1[3]
.sym 104747 cnt2[3]
.sym 104748 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 104750 cnt1[2]
.sym 104751 cnt2[2]
.sym 104752 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 104754 cnt1[7]
.sym 104755 cnt2[7]
.sym 104756 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 104758 cnt1[5]
.sym 104759 cnt2[5]
.sym 104760 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 104762 cnt1[6]
.sym 104763 cnt2[6]
.sym 104764 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 104766 cnt1[4]
.sym 104767 cnt2[4]
.sym 104768 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 104770 command_buf_r_ptr[0]
.sym 104771 cnt2_SB_LUT4_O_6_I2[0]
.sym 104774 command_buf_r_ptr[1]
.sym 104775 cnt2_SB_LUT4_O_6_I2[1]
.sym 104776 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[1]
.sym 104778 command_buf_r_ptr[2]
.sym 104779 cnt2_SB_LUT4_O_6_I2[2]
.sym 104780 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[2]
.sym 104782 command_buf_r_ptr[3]
.sym 104783 cnt2_SB_LUT4_O_6_I2[3]
.sym 104784 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[3]
.sym 104786 command_buf_r_ptr[4]
.sym 104787 cnt2_SB_LUT4_O_6_I2[4]
.sym 104788 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[4]
.sym 104790 command_buf_r_ptr[5]
.sym 104791 cnt2_SB_LUT4_O_6_I2[5]
.sym 104792 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[5]
.sym 104794 command_buf_r_ptr[6]
.sym 104795 cnt2_SB_LUT4_O_6_I2[6]
.sym 104796 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[6]
.sym 104797 command_buf_w_ptr[7]
.sym 104798 command_buf_r_ptr[7]
.sym 104800 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_CARRY_I1_CO[7]
.sym 104804 command_buf_w_ptr[2]
.sym 104812 command_buf_w_ptr[6]
.sym 104816 command_buf_w_ptr[5]
.sym 104818 cnt1[1]
.sym 104819 cnt2[1]
.sym 104820 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3[3]
.sym 104824 command_buf_w_ptr[4]
.sym 104828 command_buf_w_ptr[3]
.sym 104832 command_buf_w_ptr[1]
.sym 104834 command_buf_w_ptr[0]
.sym 104835 cnt1_SB_LUT4_O_I2[0]
.sym 104838 command_buf_w_ptr[1]
.sym 104839 cnt1_SB_LUT4_O_I2[1]
.sym 104840 cnt1_SB_LUT4_O_I3[1]
.sym 104842 command_buf_w_ptr[2]
.sym 104843 cnt1_SB_LUT4_O_I2[2]
.sym 104844 cnt1_SB_LUT4_O_I3[2]
.sym 104846 command_buf_w_ptr[3]
.sym 104847 cnt1_SB_LUT4_O_I2[3]
.sym 104848 cnt1_SB_LUT4_O_I3[3]
.sym 104850 command_buf_w_ptr[4]
.sym 104851 cnt1_SB_LUT4_O_I2[4]
.sym 104852 cnt1_SB_LUT4_O_I3[4]
.sym 104854 command_buf_w_ptr[5]
.sym 104855 cnt1_SB_LUT4_O_I2[5]
.sym 104856 cnt1_SB_LUT4_O_I3[5]
.sym 104858 command_buf_w_ptr[6]
.sym 104859 cnt1_SB_LUT4_O_I2[6]
.sym 104860 cnt1_SB_LUT4_O_I3[6]
.sym 104862 command_buf_w_ptr[7]
.sym 104863 cnt1_SB_LUT4_O_I2[7]
.sym 104864 cnt1_SB_LUT4_O_I3[7]
.sym 105396 address_reg[1]
.sym 105410 increment[0]
.sym 105411 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[0]
.sym 105414 increment[1]
.sym 105415 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO_8_I1[1]
.sym 105418 increment[2]
.sym 105419 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 105422 increment[3]
.sym 105423 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 105426 increment[4]
.sym 105427 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 105430 increment[5]
.sym 105431 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 105434 increment[6]
.sym 105435 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 105438 increment[7]
.sym 105439 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 105443 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 105447 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 105451 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 105455 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 105459 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 105463 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 105465 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 105466 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 105467 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 105468 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 105469 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 105470 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 105471 address_reg[6]
.sym 105472 address_reg[0]
.sym 105473 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 105474 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 105475 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 105476 increment_neg
.sym 105477 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 105478 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 105479 command_data[2]
.sym 105480 address_reg_SB_DFFE_Q_E[2]
.sym 105481 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 105482 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105483 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 105484 increment_neg
.sym 105488 address_reg[7]
.sym 105492 increment[5]
.sym 105493 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 105494 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 105495 command_data[4]
.sym 105496 address_reg_SB_DFFE_Q_E[2]
.sym 105497 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 105498 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 105499 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 105500 increment_neg
.sym 105501 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 105502 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 105503 command_data[3]
.sym 105504 address_reg_SB_DFFE_Q_E[2]
.sym 105506 address_reg[0]
.sym 105507 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 105510 address_reg[1]
.sym 105511 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[1]
.sym 105512 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 105514 address_reg[2]
.sym 105515 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[2]
.sym 105516 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105518 address_reg[3]
.sym 105519 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 105520 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 105522 address_reg[4]
.sym 105523 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 105524 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 105526 address_reg[5]
.sym 105527 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 105528 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 105530 address_reg[6]
.sym 105531 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 105532 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 105534 address_reg[7]
.sym 105535 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 105536 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 105538 address_reg[8]
.sym 105539 $PACKER_VCC_NET
.sym 105540 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 105542 address_reg[9]
.sym 105543 $PACKER_VCC_NET
.sym 105544 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 105546 address_reg[10]
.sym 105547 $PACKER_VCC_NET
.sym 105548 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 105550 address_reg[11]
.sym 105551 $PACKER_VCC_NET
.sym 105552 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 105554 address_reg[12]
.sym 105555 $PACKER_VCC_NET
.sym 105556 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 105558 address_reg[13]
.sym 105559 $PACKER_VCC_NET
.sym 105560 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 105564 increment[3]
.sym 105568 increment[7]
.sym 105569 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 105570 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 105571 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 105572 increment_neg
.sym 105573 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 105574 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 105575 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 105576 increment_neg
.sym 105577 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_I0[0]
.sym 105578 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105579 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 105580 increment_neg
.sym 105582 address_reg[0]
.sym 105583 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 105584 $PACKER_VCC_NET
.sym 105585 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 105586 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 105587 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 105588 increment_neg
.sym 105589 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 105590 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 105591 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 105592 increment_neg
.sym 105595 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[0]
.sym 105596 address_reg[0]
.sym 105597 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 105598 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[1]
.sym 105599 command_data[0]
.sym 105600 address_reg_SB_DFFE_Q_E[2]
.sym 105602 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 105603 address_reg[3]
.sym 105604 address_reg[2]
.sym 105606 DE
.sym 105607 save_data_SB_DFFESR_Q_R[3]
.sym 105608 save_data_SB_DFFESR_Q_R[2]
.sym 105610 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[0]
.sym 105611 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 105612 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 105613 increment_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 105614 address_reg[4]
.sym 105615 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 105616 increment_SB_LUT4_O_3_I1_SB_LUT4_I0_O[2]
.sym 105620 increment[2]
.sym 105621 save_data_SB_DFFESR_Q_R[1]
.sym 105622 save_data_SB_DFFESR_Q_R[3]
.sym 105623 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 105624 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 105626 address_reg[12]
.sym 105627 address_reg[13]
.sym 105628 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 105630 address_reg[5]
.sym 105631 address_reg[7]
.sym 105632 address_reg[4]
.sym 105635 save_data_SB_DFFESR_Q_R[3]
.sym 105636 save_data_SB_DFFESR_Q_R[1]
.sym 105638 command_reg[2]
.sym 105639 command_reg[1]
.sym 105640 command_reg[0]
.sym 105643 command_reg[2]
.sym 105644 command_reg[0]
.sym 105645 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 105646 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 105647 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 105648 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 105655 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 105656 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 105659 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 105660 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 105662 command_reg[2]
.sym 105663 command_reg[0]
.sym 105664 command_reg[1]
.sym 105672 command_buf_r_ptr[0]
.sym 105675 command_buf_r_ptr[1]
.sym 105676 command_buf_r_ptr[0]
.sym 105685 cnt1_SB_LUT4_O_I2[0]
.sym 105698 command_buf_w_ptr[0]
.sym 105699 cnt1_SB_LUT4_O_I2[0]
.sym 105702 command_buf_w_ptr[1]
.sym 105703 cnt1_SB_LUT4_O_I2[1]
.sym 105706 command_buf_w_ptr[2]
.sym 105707 cnt1_SB_LUT4_O_I2[2]
.sym 105710 command_buf_w_ptr[3]
.sym 105711 cnt1_SB_LUT4_O_I2[3]
.sym 105714 command_buf_w_ptr[4]
.sym 105715 cnt1_SB_LUT4_O_I2[4]
.sym 105718 command_buf_w_ptr[5]
.sym 105719 cnt1_SB_LUT4_O_I2[5]
.sym 105722 command_buf_w_ptr[6]
.sym 105723 cnt1_SB_LUT4_O_I2[6]
.sym 105726 command_buf_w_ptr[7]
.sym 105727 cnt1_SB_LUT4_O_I2[7]
.sym 105730 command_buf_w_ptr[8]
.sym 105731 cnt1_SB_LUT4_O_I2[8]
.sym 105734 command_buf_w_ptr[9]
.sym 105735 cnt1_SB_LUT4_O_I2[9]
.sym 105738 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 105739 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 105740 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 105744 command_buf_r_ptr[1]
.sym 105748 command_buf_w_ptr[0]
.sym 105752 command_buf_r_ptr[4]
.sym 105756 command_buf_r_ptr[6]
.sym 105758 command_buf_w_ptr[0]
.sym 105759 cnt1_SB_LUT4_O_I2[0]
.sym 105760 $PACKER_VCC_NET
.sym 105764 command_buf_r_ptr[2]
.sym 105765 cnt2_SB_LUT4_O_6_I2[0]
.sym 105772 command_buf_r_ptr[5]
.sym 105775 command_buf_w_ptr[1]
.sym 105776 command_buf_w_ptr[0]
.sym 105788 command_buf_r_ptr[3]
.sym 105792 command_buf_r_ptr[7]
.sym 105794 command_buf_w_ptr[0]
.sym 105799 command_buf_w_ptr[1]
.sym 105803 command_buf_w_ptr[2]
.sym 105804 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 105807 command_buf_w_ptr[3]
.sym 105808 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 105811 command_buf_w_ptr[4]
.sym 105812 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 105815 command_buf_w_ptr[5]
.sym 105816 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 105819 command_buf_w_ptr[6]
.sym 105820 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 105823 command_buf_w_ptr[7]
.sym 105824 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 105827 command_buf_w_ptr[8]
.sym 105828 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 105831 command_buf_w_ptr[9]
.sym 105832 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 106380 cursor_counter[0]
.sym 106384 address_reg[0]
.sym 106388 address_reg[5]
.sym 106392 XPOS[4]
.sym 106402 cursor_counter[0]
.sym 106407 cursor_counter[1]
.sym 106408 cursor_counter[0]
.sym 106411 cursor_counter[2]
.sym 106412 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[2]
.sym 106415 cursor_counter[3]
.sym 106416 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[3]
.sym 106419 cursor_counter[4]
.sym 106420 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[4]
.sym 106423 cursor_counter[5]
.sym 106424 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[5]
.sym 106427 cursor_counter[6]
.sym 106428 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[6]
.sym 106431 cursor_counter[7]
.sym 106432 cursor_counter_SB_DFFNSS_Q_D_SB_LUT4_O_I3[7]
.sym 106436 address_reg[4]
.sym 106440 address_reg[6]
.sym 106444 address_reg[3]
.sym 106448 address_reg[8]
.sym 106453 char_write
.sym 106460 address_reg[12]
.sym 106464 address_reg[2]
.sym 106466 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 106470 $PACKER_VCC_NET
.sym 106471 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106475 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 106479 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 106482 $PACKER_VCC_NET
.sym 106483 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 106487 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 106490 $PACKER_VCC_NET
.sym 106491 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 106495 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 106498 $PACKER_VCC_NET
.sym 106499 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 106502 $PACKER_VCC_NET
.sym 106503 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 106506 $PACKER_VCC_NET
.sym 106507 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 106511 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 106513 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_I3[0]
.sym 106514 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[2]
.sym 106515 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 106516 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 106520 address_reg[9]
.sym 106522 address_reg[5]
.sym 106523 address_reg[7]
.sym 106524 address_reg[4]
.sym 106528 address_reg[13]
.sym 106531 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106532 address_reg[1]
.sym 106533 address_reg[2]
.sym 106534 address_reg[11]
.sym 106535 address_reg[3]
.sym 106536 address_reg[10]
.sym 106537 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[0]
.sym 106538 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 106539 address_reg[0]
.sym 106540 address_reg[1]
.sym 106544 address_reg[10]
.sym 106546 address_reg[0]
.sym 106547 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 106548 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 106550 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[0]
.sym 106551 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[1]
.sym 106552 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[2]
.sym 106554 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 106555 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 106556 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 106558 address_reg[13]
.sym 106559 address_reg[6]
.sym 106560 address_reg[12]
.sym 106562 save_data[0]
.sym 106567 save_data[1]
.sym 106568 save_data[0]
.sym 106571 save_data[2]
.sym 106572 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 106575 save_data[3]
.sym 106576 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 106578 DE
.sym 106579 save_data_SB_DFFESR_Q_R[3]
.sym 106580 save_data_SB_DFFESR_Q_R[2]
.sym 106581 DE
.sym 106582 save_data_SB_DFFESR_Q_R[1]
.sym 106583 save_data_SB_DFFESR_Q_R[2]
.sym 106584 save_data_SB_DFFESR_Q_R[3]
.sym 106585 save_data[0]
.sym 106586 save_data[1]
.sym 106587 save_data[3]
.sym 106588 save_data[2]
.sym 106592 save_data[0]
.sym 106594 command_buf_r_ptr[0]
.sym 106599 command_buf_r_ptr[1]
.sym 106603 command_buf_r_ptr[2]
.sym 106604 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 106607 command_buf_r_ptr[3]
.sym 106608 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 106611 command_buf_r_ptr[4]
.sym 106612 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 106615 command_buf_r_ptr[5]
.sym 106616 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 106619 command_buf_r_ptr[6]
.sym 106620 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 106623 command_buf_r_ptr[7]
.sym 106624 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 106627 command_buf_r_ptr[8]
.sym 106628 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 106631 command_buf_r_ptr[9]
.sym 106632 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 106651 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 106652 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 106659 save_state_SB_DFFESR_Q_R[0]
.sym 106660 save_state_SB_DFFESR_Q_R[1]
.sym 106690 get_command[0]
.sym 106695 get_command[1]
.sym 106696 get_command[0]
.sym 106699 get_command[2]
.sym 106700 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 106703 get_command[3]
.sym 106704 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 106705 get_command[0]
.sym 106706 get_command[1]
.sym 106707 get_command[3]
.sym 106708 get_command[2]
.sym 106712 get_command[0]
.sym 106716 command_buf_r_ptr[9]
.sym 106720 command_buf_r_ptr[8]
.sym 106721 command_buf_w_ptr[0]
.sym 106722 command_buf_r_ptr[0]
.sym 106723 command_buf_w_ptr[1]
.sym 106724 command_buf_r_ptr[1]
.sym 106725 command_buf_w_ptr[4]
.sym 106726 command_buf_r_ptr[4]
.sym 106727 command_buf_w_ptr[6]
.sym 106728 command_buf_r_ptr[6]
.sym 106729 command_buf_w_ptr[5]
.sym 106730 command_buf_r_ptr[5]
.sym 106731 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 106732 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 106741 command_buf_w_ptr[2]
.sym 106742 command_buf_r_ptr[2]
.sym 106743 command_buf_w_ptr[3]
.sym 106744 command_buf_r_ptr[3]
.sym 106745 command_buf_w_ptr[7]
.sym 106746 command_buf_r_ptr[7]
.sym 106747 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 106748 command_buf_w_ptr_SB_DFFNE_Q_9_D_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 106753 command_buf_r_ptr[8]
.sym 106754 command_buf_w_ptr[8]
.sym 106755 command_buf_r_ptr[9]
.sym 106756 command_buf_w_ptr[9]
.sym 106767 command_buffer.0.0.0_WCLKE[0]
.sym 106768 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 107298 HSYNC_SB_LUT4_O_I0[0]
.sym 107302 $PACKER_VCC_NET
.sym 107303 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107306 $PACKER_VCC_NET
.sym 107307 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107310 $PACKER_VCC_NET
.sym 107311 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 107315 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107318 $PACKER_VCC_NET
.sym 107319 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107321 HSYNC_SB_LUT4_O_I0[5]
.sym 107322 HSYNC_SB_LUT4_O_I1[1]
.sym 107323 HSYNC_SB_LUT4_O_I1[2]
.sym 107324 HSYNC_SB_LUT4_O_I1[3]
.sym 107328 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 107330 HSYNC_SB_LUT4_O_I0[0]
.sym 107335 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107339 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107342 $PACKER_VCC_NET
.sym 107343 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 107347 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107350 $PACKER_VCC_NET
.sym 107351 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107356 $nextpnr_ICESTORM_LC_31$I3
.sym 107359 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 107360 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 107364 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 107366 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 107367 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 107368 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 107369 cursor_counter[0]
.sym 107370 cursor_counter[1]
.sym 107371 cursor_counter[2]
.sym 107372 cursor_counter[3]
.sym 107376 char_write_SB_LUT4_O_I3
.sym 107378 show_cursor_SB_DFFNESS_Q_E_SB_LUT4_O_I1[0]
.sym 107379 show_cursor_SB_DFFNESS_Q_E_SB_LUT4_O_I1[1]
.sym 107380 char_write_SB_LUT4_O_I3
.sym 107381 cursor_counter[4]
.sym 107382 cursor_counter[5]
.sym 107383 cursor_counter[6]
.sym 107384 cursor_counter[7]
.sym 107388 show_cursor
.sym 107389 address_reg[10]
.sym 107390 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 107391 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 107392 address_reg[11]
.sym 107394 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107395 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107396 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107397 XPOS[4]
.sym 107398 XPOS[8]
.sym 107399 XPOS[7]
.sym 107400 XPOS[9]
.sym 107402 cursor_stopped
.sym 107403 char_write_SB_LUT4_O_I3
.sym 107404 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 107405 XPOS[7]
.sym 107406 XPOS[4]
.sym 107407 XPOS[9]
.sym 107408 XPOS[8]
.sym 107413 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 107414 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 107415 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107416 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107417 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 107418 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 107419 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107420 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 107426 XPOS[0]
.sym 107431 XPOS[1]
.sym 107435 XPOS[2]
.sym 107436 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 107439 XPOS[3]
.sym 107440 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 107443 XPOS[4]
.sym 107444 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 107447 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 107448 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 107451 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 107452 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 107455 XPOS[7]
.sym 107456 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 107459 XPOS[8]
.sym 107460 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 107463 XPOS[9]
.sym 107464 timings.sx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 107465 XPOS[0]
.sym 107466 XPOS[3]
.sym 107467 XPOS[1]
.sym 107468 XPOS[2]
.sym 107472 XPOS[7]
.sym 107475 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 107476 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 107477 XPOS[7]
.sym 107478 XPOS[8]
.sym 107479 XPOS[9]
.sym 107480 XPOS[4]
.sym 107483 XPOS[1]
.sym 107484 XPOS[0]
.sym 107488 XPOS[0]
.sym 107490 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 107495 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107498 $PACKER_VCC_NET
.sym 107499 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107501 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107502 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107503 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 107504 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 107508 XPOS[9]
.sym 107511 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 107512 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[1]
.sym 107516 XPOS[8]
.sym 107517 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 107518 fb0.0.15.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 107519 address_reg[0]
.sym 107520 address_reg[1]
.sym 107523 address_reg[8]
.sym 107524 address_reg[9]
.sym 107527 address_reg[10]
.sym 107528 address_reg[11]
.sym 107535 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 107536 fb0.0.15.0_WCLKE_SB_LUT4_O_I3[1]
.sym 107538 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 107539 address_reg[10]
.sym 107540 address_reg[11]
.sym 107543 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 107544 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 107547 address_reg[8]
.sym 107548 address_reg[9]
.sym 107557 command[10]
.sym 107565 save_data_SB_DFFESR_Q_R[2]
.sym 107566 command_reg[2]
.sym 107567 command_reg[0]
.sym 107568 command_reg[1]
.sym 107569 command[9]
.sym 107581 command[8]
.sym 107591 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 107592 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 107617 command[5]
.sym 107621 command[6]
.sym 107625 command[1]
.sym 107629 command[4]
.sym 107633 command[2]
.sym 107637 command[3]
.sym 107641 command[7]
.sym 107645 command[0]
.sym 107739 EN_SB_LUT4_I2_O[1]
.sym 107740 EN_SB_LUT4_I2_O[0]
.sym 107775 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 107776 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108194 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108198 $PACKER_VCC_NET
.sym 108199 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 108203 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 108206 $PACKER_VCC_NET
.sym 108207 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 108210 $PACKER_VCC_NET
.sym 108211 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 108214 $PACKER_VCC_NET
.sym 108215 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 108218 $PACKER_VCC_NET
.sym 108219 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 108223 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 108225 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 108226 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 108227 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 108228 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108258 ram_add_SB_LUT4_O_7_I1[0]
.sym 108263 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 108267 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108271 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 108275 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 108278 $PACKER_VCC_NET
.sym 108279 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 108282 $PACKER_VCC_NET
.sym 108283 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 108286 $PACKER_VCC_NET
.sym 108287 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 108290 $PACKER_VCC_NET
.sym 108291 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 108295 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 108300 $nextpnr_ICESTORM_LC_3$I3
.sym 108304 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 108308 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108312 YPOS[4]
.sym 108314 YPOS[4]
.sym 108315 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108316 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 108319 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 108320 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108322 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 108327 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 108331 YPOS[2]
.sym 108332 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 108335 YPOS[3]
.sym 108336 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 108339 YPOS[4]
.sym 108340 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 108343 YPOS[5]
.sym 108344 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 108347 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108348 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 108351 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 108352 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 108355 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 108356 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 108359 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108360 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 108363 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 108364 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
.sym 108366 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 108367 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108368 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 108369 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108370 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 108371 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 108372 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 108373 address_reg[10]
.sym 108374 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 108375 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 108376 address_reg[11]
.sym 108380 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 108381 YPOS[2]
.sym 108382 YPOS[4]
.sym 108383 YPOS[3]
.sym 108384 YPOS[5]
.sym 108385 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 108386 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 108387 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108388 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108395 line[1]
.sym 108396 line[0]
.sym 108401 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 108402 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 108403 YPOS[4]
.sym 108404 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108405 ram_add_SB_LUT4_O_7_I1[0]
.sym 108411 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 108412 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 108418 vscroll_reg[0]
.sym 108419 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 108422 vscroll_reg[1]
.sym 108423 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 108424 vscroll_reg_SB_CARRY_I0_CO[1]
.sym 108426 vscroll_reg[2]
.sym 108427 YPOS[2]
.sym 108428 vscroll_reg_SB_CARRY_I0_CO[2]
.sym 108430 vscroll_reg[3]
.sym 108431 YPOS[3]
.sym 108432 vscroll_reg_SB_CARRY_I0_CO[3]
.sym 108434 vscroll_reg[4]
.sym 108435 YPOS[4]
.sym 108436 vscroll_reg_SB_CARRY_I0_CO[4]
.sym 108438 vscroll_reg[5]
.sym 108439 YPOS[5]
.sym 108440 vscroll_reg_SB_CARRY_I0_CO[5]
.sym 108442 vscroll_reg[6]
.sym 108443 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108444 vscroll_reg_SB_CARRY_I0_CO[6]
.sym 108446 vscroll_reg[7]
.sym 108447 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 108448 vscroll_reg_SB_CARRY_I0_CO[7]
.sym 108451 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 108452 vscroll_reg_SB_CARRY_I0_CO[8]
.sym 108455 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108456 vscroll_reg_SB_CARRY_I0_CO[9]
.sym 108457 command_data[4]
.sym 108464 fb0.0.12.0_WCLKE
.sym 108465 command_data[6]
.sym 108469 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 108470 fb0.0.0.0_RDATA_1[123]
.sym 108471 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 108472 fb0.0.0.0_RDATA_1[67]
.sym 108473 command_data[3]
.sym 108477 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 108478 fb0.0.0.0_RDATA_1[120]
.sym 108479 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 108480 fb0.0.0.0_RDATA_1[64]
.sym 108481 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108485 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 108486 fb0.0.0.0_RDATA_1[124]
.sym 108487 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 108488 fb0.0.0.0_RDATA_1[68]
.sym 108491 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108492 DE
.sym 108495 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108496 DE
.sym 108499 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 108500 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108502 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 108503 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 108504 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108507 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108508 DE
.sym 108511 address_reg[9]
.sym 108512 address_reg[8]
.sym 108513 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 108514 fb0.0.0.0_RDATA_1[101]
.sym 108515 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 108516 fb0.0.0.0_RDATA_1[69]
.sym 108518 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 108519 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108520 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108527 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 108528 address_reg[12]
.sym 108531 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 108532 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 108533 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108547 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108548 DE
.sym 108549 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108555 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108556 DE
.sym 108557 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108565 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 108566 fb0.0.0.0_RDATA_1[126]
.sym 108567 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 108568 fb0.0.0.0_RDATA_1[118]
.sym 108570 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108571 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108572 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 108574 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108575 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108576 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108579 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108580 DE
.sym 108583 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108584 DE
.sym 108585 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108591 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108592 DE
.sym 108593 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108599 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108600 DE
.sym 108601 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108607 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108608 DE
.sym 108609 DATA[4]$SB_IO_IN
.sym 108613 REG[0]$SB_IO_IN
.sym 108617 DATA[7]$SB_IO_IN
.sym 108621 DATA[5]$SB_IO_IN
.sym 108625 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 108626 fb0.0.0.0_RDATA_1[115]
.sym 108627 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 108628 fb0.0.0.0_RDATA_1[99]
.sym 108629 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 108630 fb0.0.0.0_RDATA_1[179]
.sym 108631 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 108632 fb0.0.0.0_RDATA_1[163]
.sym 108633 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 108634 fb0.0.0.0_RDATA_1[78]
.sym 108635 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 108636 fb0.0.0.0_RDATA_1[70]
.sym 108641 DATA[6]$SB_IO_IN
.sym 108645 REG[1]$SB_IO_IN
.sym 108649 DATA[2]$SB_IO_IN
.sym 108653 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 108654 fb0.0.0.0_RDATA_1[116]
.sym 108655 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 108656 fb0.0.0.0_RDATA_1[100]
.sym 108661 REG[2]$SB_IO_IN
.sym 108665 DATA[1]$SB_IO_IN
.sym 108669 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 108670 fb0.0.0.0_RDATA_1[182]
.sym 108671 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 108672 fb0.0.0.0_RDATA[6]
.sym 108673 DATA[0]$SB_IO_IN
.sym 108677 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 108678 fb0.0.0.0_RDATA_1[138]
.sym 108679 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 108680 fb0.0.0.0_RDATA_1[98]
.sym 108681 DATA[3]$SB_IO_IN
.sym 108685 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 108686 fb0.0.0.0_RDATA_1[132]
.sym 108687 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 108688 fb0.0.0.0_RDATA[4]
.sym 108701 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 108702 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 108703 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 108704 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108719 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 108720 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 108729 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 108730 fb0.0.0.0_RDATA_1[176]
.sym 108731 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 108732 fb0.0.0.0_RDATA_1[128]
.sym 108751 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 108752 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108763 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 108764 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108769 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 108770 fb0.0.0.0_RDATA_1[112]
.sym 108771 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 108772 fb0.0.0.0_RDATA_1[72]
.sym 108789 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 108790 fb0.0.0.0_RDATA_1[117]
.sym 108791 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 108792 fb0.0.0.0_RDATA_1[77]
.sym 108793 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 108794 fb0.0.0.0_RDATA_1[177]
.sym 108795 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 108796 fb0.0.0.0_RDATA_1[113]
.sym 108815 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 108816 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 108827 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 108828 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 108845 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 108846 fb0.0.0.0_RDATA_1[180]
.sym 108847 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 108848 fb0.0.0.0_RDATA_1[44]
.sym 108853 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 108854 fb0.0.0.0_RDATA_1[181]
.sym 108855 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 108856 fb0.0.0.0_RDATA_1[45]
.sym 108865 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 108866 fb0.0.0.0_RDATA_1[139]
.sym 108867 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 108868 fb0.0.0.0_RDATA_1[43]
.sym 108873 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 108874 fb0.0.0.0_RDATA_1[137]
.sym 108875 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 108876 fb0.0.0.0_RDATA_1[41]
.sym 108885 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 108886 fb0.0.0.0_RDATA_1[150]
.sym 108887 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 108888 fb0.0.0.0_RDATA_1[142]
.sym 108893 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 108894 fb0.0.0.0_RDATA_1[146]
.sym 108895 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 108896 fb0.0.0.0_RDATA_1[42]
.sym 108898 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 108899 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108900 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 108902 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 108903 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108904 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 108961 address_reg[8]
.sym 108962 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 108963 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 108964 address_reg[9]
.sym 108973 address_reg[8]
.sym 108974 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 108975 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 108976 address_reg[9]
.sym 109029 address_reg[8]
.sym 109030 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 109031 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 109032 address_reg[9]
.sym 109053 address_reg[8]
.sym 109054 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 109055 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 109056 address_reg[9]
.sym 109082 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 109083 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 109084 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 109086 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 109087 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 109088 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 109136 fast_counter
.sym 109177 command_data[1]
.sym 109186 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 109191 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109194 $PACKER_VCC_NET
.sym 109195 timings.sy_SB_DFFESR_Q_9_D[3]
.sym 109199 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 109202 $PACKER_VCC_NET
.sym 109203 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 109206 $PACKER_VCC_NET
.sym 109207 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 109210 $PACKER_VCC_NET
.sym 109211 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 109214 $PACKER_VCC_NET
.sym 109215 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 109219 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 109224 $nextpnr_ICESTORM_LC_1$I3
.sym 109248 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 109250 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 109254 $PACKER_VCC_NET
.sym 109255 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 109258 $PACKER_VCC_NET
.sym 109259 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 109262 $PACKER_VCC_NET
.sym 109263 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 109267 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 109269 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 109270 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 109271 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
.sym 109272 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 109276 YPOS[2]
.sym 109280 YPOS[3]
.sym 109284 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 109286 YPOS[5]
.sym 109287 YPOS[3]
.sym 109288 YPOS[2]
.sym 109296 YPOS[5]
.sym 109300 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109302 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 109303 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 109304 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 109310 vscroll_reg[0]
.sym 109311 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109323 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 109324 fb0.0.24.0_RCLKE_SB_LUT4_O_I3[1]
.sym 109329 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 109330 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 109331 DE
.sym 109332 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 109333 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109334 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 109335 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 109336 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109342 ram_add_SB_LUT4_O_5_I1[1]
.sym 109343 line[1]
.sym 109344 DE
.sym 109345 command_data[1]
.sym 109349 line[5]
.sym 109350 ram_add_SB_LUT4_O_5_I1[5]
.sym 109351 ram_add_SB_LUT4_O_5_I1[7]
.sym 109352 DE
.sym 109353 ram_add_SB_LUT4_O_5_I1[5]
.sym 109354 line[5]
.sym 109355 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[1]
.sym 109356 DE
.sym 109357 ram_add_SB_LUT4_O_5_I1[2]
.sym 109358 line[2]
.sym 109359 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_2_I3[3]
.sym 109360 DE
.sym 109361 line[5]
.sym 109362 ram_add_SB_LUT4_O_5_I1[5]
.sym 109363 DE
.sym 109364 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[1]
.sym 109365 command_data[0]
.sym 109369 line[2]
.sym 109370 ram_add_SB_LUT4_O_5_I1[2]
.sym 109371 DE
.sym 109372 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_2_I3[3]
.sym 109373 ram_add_SB_LUT4_O_5_I1[2]
.sym 109374 line[2]
.sym 109375 line[0]
.sym 109376 DE
.sym 109378 line[0]
.sym 109383 line[1]
.sym 109387 line[2]
.sym 109388 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[2]
.sym 109389 DE
.sym 109391 line[3]
.sym 109392 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[3]
.sym 109393 DE
.sym 109395 line[4]
.sym 109396 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[4]
.sym 109399 line[5]
.sym 109400 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[5]
.sym 109401 DE
.sym 109403 line[6]
.sym 109404 ram_add_SB_LUT4_O_5_I1_SB_LUT4_O_I3[6]
.sym 109406 $PACKER_VCC_NET
.sym 109408 $nextpnr_ICESTORM_LC_26$I3
.sym 109410 DE
.sym 109411 ram_add_SB_LUT4_O_5_I1[5]
.sym 109412 $nextpnr_ICESTORM_LC_26$COUT
.sym 109415 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109416 DE
.sym 109417 fb0.0.0.0_RDATA_1[170]
.sym 109418 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 109419 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 109420 fb0.0.0.0_RDATA_1[122]
.sym 109423 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109424 DE
.sym 109425 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 109426 fb0.0.0.0_RDATA_1[153]
.sym 109427 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 109428 fb0.0.0.0_RDATA_1[65]
.sym 109429 command_data[7]
.sym 109433 command_data[5]
.sym 109437 command_data[2]
.sym 109442 address_reg[12]
.sym 109443 address_reg[10]
.sym 109444 address_reg[11]
.sym 109447 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 109448 fb0.0.0.0_RDATA_1[121]
.sym 109451 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109452 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 109457 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109462 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 109463 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 109464 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109466 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109467 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 109468 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 109469 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109475 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109476 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109479 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 109480 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 109485 ram_add_SB_LUT4_O_7_I1[9]
.sym 109486 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[8]
.sym 109487 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 109488 DE
.sym 109491 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109492 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 109495 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 109496 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 109499 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 109500 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 109503 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109504 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109505 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109509 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 109510 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 109511 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 109512 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 109514 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109515 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109516 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109518 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109519 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109520 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109522 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109523 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 109524 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109525 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 109526 fb0.0.0.0_RDATA_1[162]
.sym 109527 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 109528 fb0.0.0.0_RDATA_1[90]
.sym 109529 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109534 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109535 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 109536 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109539 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 109540 fb0.0.0.0_RDATA_1[74]
.sym 109541 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 109542 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 109543 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 109544 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 109545 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109549 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109553 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109559 address_reg[12]
.sym 109560 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 109561 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 109562 fb0.0.0.0_RDATA_1[155]
.sym 109563 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 109564 fb0.0.0.0_RDATA_1[75]
.sym 109567 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109568 DE
.sym 109589 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 109590 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 109591 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.sym 109592 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 109597 fb0.0.0.0_RDATA_1[174]
.sym 109598 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 109599 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109600 fb0.0.0.0_RDATA_1[134]
.sym 109605 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 109606 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 109607 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 109608 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 109611 EN$SB_IO_IN
.sym 109612 RW$SB_IO_IN
.sym 109613 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 109614 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 109615 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 109616 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 109621 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 109622 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 109623 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 109624 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 109629 fb0.0.0.0_RDATA_1[92]
.sym 109630 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 109631 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 109632 fb0.0.0.0_RDATA_1[76]
.sym 109653 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 109654 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 109655 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 109656 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 109661 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 109662 fb0.0.0.0_RDATA_1[17]
.sym 109663 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 109664 fb0.0.0.0_RDATA[1]
.sym 109673 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109674 fb0.0.0.0_RDATA_1[130]
.sym 109675 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 109676 fb0.0.0.0_RDATA_1[18]
.sym 109681 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 109682 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 109683 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 109684 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 109737 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 109738 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 109739 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 109740 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 109745 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 109746 fb0.0.0.0_RDATA_1[114]
.sym 109747 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 109748 fb0.0.0.0_RDATA_1[10]
.sym 109789 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 109790 fb0.0.0.0_RDATA_1[73]
.sym 109791 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 109792 fb0.0.0.0_RDATA_1[9]
.sym 109801 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 109802 fb0.0.0.0_RDATA_1[140]
.sym 109803 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109804 fb0.0.0.0_RDATA_1[28]
.sym 109805 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 109806 fb0.0.0.0_RDATA_1[145]
.sym 109807 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109808 fb0.0.0.0_RDATA_1[25]
.sym 109829 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 109830 fb0.0.0.0_RDATA_1[46]
.sym 109831 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 109832 fb0.0.0.0_RDATA_1[14]
.sym 110136 VSYNC_SB_LUT4_O_I3
.sym 110142 bgcolor[1]
.sym 110143 fgcolor[1]
.sym 110144 cur_px
.sym 110157 command_data[1]
.sym 110178 XPOS[1]
.sym 110183 XPOS[2]
.sym 110186 $PACKER_VCC_NET
.sym 110188 $nextpnr_ICESTORM_LC_15$I3
.sym 110191 XPOS[3]
.sym 110194 $PACKER_VCC_NET
.sym 110196 $nextpnr_ICESTORM_LC_16$I3
.sym 110199 XPOS[4]
.sym 110202 $PACKER_VCC_NET
.sym 110204 $nextpnr_ICESTORM_LC_17$I3
.sym 110207 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 110210 $PACKER_VCC_NET
.sym 110212 $nextpnr_ICESTORM_LC_18$I3
.sym 110215 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 110219 XPOS[7]
.sym 110220 char_SB_LUT4_O_I3[6]
.sym 110223 XPOS[8]
.sym 110224 char_SB_LUT4_O_I3[7]
.sym 110227 XPOS[9]
.sym 110228 char_SB_LUT4_O_I3[8]
.sym 110229 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110230 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110231 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 110232 char_SB_LUT4_O_I3[4]
.sym 110233 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110234 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110235 XPOS[4]
.sym 110236 char_SB_LUT4_O_I3[3]
.sym 110237 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110238 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110239 XPOS[3]
.sym 110240 char_SB_LUT4_O_I3[2]
.sym 110241 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110242 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110243 ram_add_SB_LUT4_O_7_I1[9]
.sym 110244 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[4]
.sym 110245 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110246 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110247 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 110248 char_SB_LUT4_O_I3[5]
.sym 110249 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110250 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110251 ram_add_SB_LUT4_O_7_I1[9]
.sym 110252 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[3]
.sym 110253 ram_add_SB_LUT4_O_6_I3[1]
.sym 110254 DE
.sym 110255 ram_add_SB_LUT4_O_6_I3[2]
.sym 110256 address_reg[7]
.sym 110257 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110258 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110259 ram_add_SB_LUT4_O_7_I1[9]
.sym 110260 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[5]
.sym 110262 DE
.sym 110263 ram_add_SB_LUT4_O_6_I3[1]
.sym 110264 ram_add_SB_LUT4_O_6_I3[2]
.sym 110265 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 110266 DE
.sym 110267 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 110268 address_reg[9]
.sym 110270 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 110271 DE
.sym 110272 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 110274 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[3]
.sym 110275 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[2]
.sym 110278 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[4]
.sym 110279 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[3]
.sym 110280 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[4]
.sym 110282 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[5]
.sym 110283 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[4]
.sym 110284 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[5]
.sym 110286 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[6]
.sym 110287 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[5]
.sym 110288 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[6]
.sym 110290 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[7]
.sym 110291 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[6]
.sym 110292 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[7]
.sym 110294 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[8]
.sym 110295 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[7]
.sym 110296 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[8]
.sym 110298 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[3]
.sym 110299 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_O[2]
.sym 110301 ram_add_SB_LUT4_O_7_I1[9]
.sym 110302 DE
.sym 110303 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[6]
.sym 110304 char_SB_CARRY_I0_CO[6]
.sym 110307 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[1]
.sym 110308 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[0]
.sym 110311 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[8]
.sym 110312 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_2_I3[3]
.sym 110315 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[0]
.sym 110316 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[1]
.sym 110317 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110318 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110319 ram_add_SB_LUT4_O_7_I1[9]
.sym 110320 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[7]
.sym 110321 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 110322 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 110323 ram_add[4]
.sym 110324 address_reg[4]
.sym 110325 DE
.sym 110326 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 110327 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 110328 address_reg[11]
.sym 110331 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_2_I3[3]
.sym 110332 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_O[8]
.sym 110335 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110336 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110337 address_reg[1]
.sym 110338 ram_add[1]
.sym 110339 address_reg[3]
.sym 110340 ram_add[3]
.sym 110341 line[2]
.sym 110342 ram_add_SB_LUT4_O_5_I1[2]
.sym 110343 DE
.sym 110344 line[0]
.sym 110345 address_reg[12]
.sym 110346 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110347 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 110348 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 110349 address_reg[7]
.sym 110350 ram_add[7]
.sym 110351 address_reg[5]
.sym 110352 ram_add[5]
.sym 110357 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 110358 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 110359 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 110360 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 110361 address_reg[13]
.sym 110362 address_reg[2]
.sym 110363 ram_add[2]
.sym 110364 show_cursor
.sym 110365 address_reg[0]
.sym 110366 ram_add[0]
.sym 110367 show_cursor_SB_LUT4_I3_O[2]
.sym 110368 show_cursor_SB_LUT4_I3_O[3]
.sym 110377 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110385 fb0.0.0.0_RDATA_1[168]
.sym 110386 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 110387 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 110388 fb0.0.0.0_RDATA_1[160]
.sym 110397 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 110398 address_reg[10]
.sym 110399 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110400 address_reg[8]
.sym 110402 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 110403 DE
.sym 110404 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 110406 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110407 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110408 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110409 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0]
.sym 110410 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[1]
.sym 110411 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[2]
.sym 110412 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I0[3]
.sym 110414 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110415 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110416 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110418 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 110419 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 110420 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110422 address_reg[12]
.sym 110423 address_reg[10]
.sym 110424 address_reg[11]
.sym 110425 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110430 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 110431 DE
.sym 110432 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 110439 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 110440 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110443 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110444 fb0.0.13.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 110446 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110447 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110448 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110451 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110452 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 110453 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 110454 fb0.0.0.0_RDATA_1[184]
.sym 110455 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 110456 fb0.0.0.0_RDATA_1[144]
.sym 110457 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 110458 fb0.0.0.0_RDATA_1[152]
.sym 110459 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 110460 fb0.0.0.0_RDATA_1[136]
.sym 110463 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 110464 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 110465 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 110466 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 110467 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 110468 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 110470 fb0.0.3.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110471 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110472 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110474 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110475 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110476 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110479 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110480 DE
.sym 110481 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 110482 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 110483 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 110484 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 110486 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110487 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110488 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110490 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 110491 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110492 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110493 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 110494 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[9]
.sym 110495 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 110496 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 110497 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 110498 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 110499 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 110500 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 110501 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 110502 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 110503 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 110504 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 110505 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 110506 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 110507 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 110508 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 110509 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110513 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 110514 fb0.0.0.0_RDATA_1[105]
.sym 110515 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 110516 fb0.0.0.0_RDATA_1[97]
.sym 110517 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110521 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 110522 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 110523 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 110524 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 110525 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110533 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 110534 fb0.0.0.0_RDATA_1[141]
.sym 110535 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110536 fb0.0.0.0_RDATA_1[61]
.sym 110541 fb0.0.0.0_RDATA_1[93]
.sym 110542 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 110543 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 110544 fb0.0.0.0_RDATA[5]
.sym 110549 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 110550 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 110551 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 110552 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 110553 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 110554 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 110555 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 110556 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 110559 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110560 fb0.0.0.0_RDATA_1[60]
.sym 110629 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[22]
.sym 110630 fb0.0.0.0_RDATA_1[178]
.sym 110631 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 110632 fb0.0.0.0_RDATA_1[106]
.sym 110793 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 110794 fb0.0.0.0_RDATA_1[149]
.sym 110795 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 110796 fb0.0.0.0_RDATA_1[13]
.sym 111073 command_data[2]
.sym 111080 command_data[7]
.sym 111089 command_data[0]
.sym 111100 command_data[5]
.sym 111101 command_data[3]
.sym 111121 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 111122 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 111123 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 111124 XPOS[1]
.sym 111132 DE
.sym 111144 command_data[6]
.sym 111161 command_data[4]
.sym 111169 ram_add_SB_LUT4_O_7_I1[9]
.sym 111170 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[2]
.sym 111171 this_line_addr[6]
.sym 111172 DE
.sym 111202 char[4]
.sym 111203 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[0]
.sym 111206 char[5]
.sym 111207 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I0_I2[0]
.sym 111208 char_SB_CARRY_I0_CO[1]
.sym 111210 char[6]
.sym 111211 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[2]
.sym 111212 char_SB_CARRY_I0_CO[2]
.sym 111215 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[3]
.sym 111216 char_SB_CARRY_I0_CO[3]
.sym 111219 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[4]
.sym 111220 char_SB_CARRY_I0_CO[4]
.sym 111223 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[5]
.sym 111224 char_SB_CARRY_I0_CO[5]
.sym 111226 $PACKER_VCC_NET
.sym 111228 $nextpnr_ICESTORM_LC_13$I3
.sym 111231 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[6]
.sym 111235 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[7]
.sym 111236 char_SB_CARRY_I0_CO[7]
.sym 111239 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[8]
.sym 111240 char_SB_CARRY_I0_CO[8]
.sym 111241 line[0]
.sym 111242 ram_add_SB_LUT4_O_7_I1[9]
.sym 111243 this_line_addr[4]
.sym 111244 DE
.sym 111246 char[4]
.sym 111247 ram_add_SB_LUT4_O_5_I1_SB_LUT4_I1_4_O[0]
.sym 111251 DE
.sym 111252 line[0]
.sym 111253 address_reg[9]
.sym 111254 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 111255 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 111256 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O[3]
.sym 111257 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 111258 DE
.sym 111259 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111260 address_reg[8]
.sym 111261 ram_add_SB_LUT4_O_7_I1[9]
.sym 111262 ram_add_SB_LUT4_O_5_I1[1]
.sym 111263 this_line_addr[5]
.sym 111264 DE
.sym 111266 fb0_char_SB_LUT4_O_1_I2[1]
.sym 111267 fb0_char_SB_LUT4_O_5_I3[1]
.sym 111268 fb0_char_SB_LUT4_O_5_I3[2]
.sym 111269 address_reg[6]
.sym 111270 ram_add[6]
.sym 111271 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 111272 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 111277 address_reg[11]
.sym 111278 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[0]
.sym 111279 address_reg[10]
.sym 111280 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[1]
.sym 111290 fb0_char_SB_LUT4_O_1_I2[1]
.sym 111291 fb0_char_SB_LUT4_O_4_I3[1]
.sym 111292 fb0_char_SB_LUT4_O_4_I3[2]
.sym 111294 fb0_char_SB_LUT4_O_1_I2[1]
.sym 111295 fb0_char_SB_LUT4_O_I1[1]
.sym 111296 fb0_char_SB_LUT4_O_I1[2]
.sym 111305 fb0_char_SB_LUT4_O_3_I2[0]
.sym 111306 fb0_char_SB_LUT4_O_1_I2[1]
.sym 111307 fb0_char_SB_LUT4_O_3_I2[2]
.sym 111308 fb0_char_SB_LUT4_O_3_I2[3]
.sym 111309 fb0_char_SB_LUT4_O_6_I2[0]
.sym 111310 fb0_char_SB_LUT4_O_1_I2[1]
.sym 111311 fb0_char_SB_LUT4_O_6_I2[2]
.sym 111312 fb0_char_SB_LUT4_O_6_I2[3]
.sym 111313 fb0_char_SB_LUT4_O_1_I2[0]
.sym 111314 fb0_char_SB_LUT4_O_1_I2[1]
.sym 111315 fb0_char_SB_LUT4_O_1_I2[2]
.sym 111316 fb0_char_SB_LUT4_O_1_I2[3]
.sym 111317 fb0_char_SB_LUT4_O_2_I2[0]
.sym 111318 fb0_char_SB_LUT4_O_1_I2[1]
.sym 111319 fb0_char_SB_LUT4_O_2_I2[2]
.sym 111320 fb0_char_SB_LUT4_O_2_I2[3]
.sym 111343 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111344 DE
.sym 111347 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111348 DE
.sym 111359 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 111360 fb0.0.0.0_RDATA_1[173]
.sym 111361 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 111362 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 111363 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 111364 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 111375 address_reg[11]
.sym 111376 address_reg[10]
.sym 111395 fb0.0.23.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111396 DE
.sym 111399 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111400 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111401 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 111402 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 111403 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 111404 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 111405 fb0.0.23.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111409 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 111410 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 111411 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 111412 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 111413 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 111414 fb0.0.0.0_RDATA_1[165]
.sym 111415 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 111416 fb0.0.0.0_RDATA_1[29]
.sym 111417 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 111418 fb0.0.0.0_RDATA_1[187]
.sym 111419 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 111420 fb0.0.0.0_RDATA_1[147]
.sym 111427 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111428 DE
.sym 111430 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 111431 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 111432 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 111437 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 111438 fb0.0.0.0_RDATA_1[82]
.sym 111439 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 111440 fb0.0.0.0_RDATA_1[66]
.sym 111441 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111445 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 111446 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 111447 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 111448 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 111454 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111455 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 111456 ram_add_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111457 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 111458 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 111459 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 111460 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 111461 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111467 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111468 DE
.sym 111471 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111472 DE
.sym 111473 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 111474 fb0.0.0.0_RDATA_1[59]
.sym 111475 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 111476 fb0.0.0.0_RDATA[3]
.sym 111477 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 111478 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 111479 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 111480 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 111483 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111484 DE
.sym 111487 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111488 DE
.sym 111497 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111498 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111499 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111500 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 111509 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 111510 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 111511 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 111512 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 111529 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 111530 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 111531 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[2]
.sym 111532 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 111533 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 111534 fb0.0.0.0_RDATA_1[96]
.sym 111535 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 111536 fb0.0.0.0_RDATA_1[88]
.sym 111561 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 111562 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 111563 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 111564 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111565 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 111566 fb0.0.0.0_RDATA_1[24]
.sym 111567 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 111568 fb0.0.0.0_RDATA[0]
.sym 111585 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 111586 fb0.0.0.0_RDATA_1[131]
.sym 111587 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 111588 fb0.0.0.0_RDATA_1[27]
.sym 111589 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 111590 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 111591 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 111592 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 111597 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 111598 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 111599 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 111600 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 111601 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 111602 fb0.0.0.0_RDATA_1[133]
.sym 111603 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 111604 fb0.0.0.0_RDATA_1[37]
.sym 111623 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 111624 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 111773 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[5]
.sym 111774 fb0.0.0.0_RDATA_1[40]
.sym 111775 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 111776 fb0.0.0.0_RDATA_1[8]
.sym 112042 bgcolor[5]
.sym 112043 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 112044 cur_px
.sym 112046 bgcolor[0]
.sym 112047 fgcolor[0]
.sym 112048 cur_px
.sym 112050 bgcolor[3]
.sym 112051 fgcolor[3]
.sym 112052 cur_px
.sym 112054 bgcolor[2]
.sym 112055 fgcolor[2]
.sym 112056 cur_px
.sym 112062 bgcolor[7]
.sym 112063 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 112064 cur_px
.sym 112073 command_data[3]
.sym 112077 command_data[2]
.sym 112081 command_data[7]
.sym 112085 command_data[5]
.sym 112093 command_data[0]
.sym 112118 bgcolor[4]
.sym 112119 fgcolor[4]
.sym 112120 cur_px
.sym 112122 bgcolor[6]
.sym 112123 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112124 cur_px
.sym 112153 command_data[6]
.sym 112157 command_data[4]
.sym 112289 fb0.0.0.0_RDATA_1[172]
.sym 112290 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 112291 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 112292 fb0.0.0.0_RDATA_1[164]
.sym 112369 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 112370 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 112371 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 112372 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 112385 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112395 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112396 DE
.sym 112411 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 112412 fb0.0.0.0_RDATA_1[107]
.sym 112417 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112421 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 112422 fb0.0.0.0_RDATA_1[166]
.sym 112423 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 112424 fb0.0.0.0_RDATA_1[62]
.sym 112425 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 112426 fb0.0.0.0_RDATA_1[110]
.sym 112427 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 112428 fb0.0.0.0_RDATA_1[102]
.sym 112433 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 112434 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 112435 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 112436 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 112443 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112444 DE
.sym 112445 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 112446 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 112447 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 112448 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 112489 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 112490 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 112491 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 112492 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 112571 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 112572 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 112575 fb0.0.9.0_WCLKE_SB_LUT4_O_I2[0]
.sym 112576 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[1]
.sym 113367 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 113368 fb0.0.0.0_RDATA_1[158]
.sym 113435 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113436 fb0.0.0.0_RDATA_1[30]
.sym 113475 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 113476 fb0.0.0.0_RDATA_1[16]
.sym 113538 address_reg[8]
.sym 113539 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 113540 address_reg[9]
.sym 114017 char_data_line[1]
.sym 114018 char_data_line[5]
.sym 114019 XPOS[0]
.sym 114020 XPOS[2]
.sym 114021 char_data_line[0]
.sym 114022 char_data_line[4]
.sym 114023 XPOS[0]
.sym 114024 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 114029 char_data_line[3]
.sym 114030 char_data_line[7]
.sym 114031 XPOS[2]
.sym 114032 XPOS[0]
.sym 114033 char_data_line[2]
.sym 114034 char_data_line[6]
.sym 114035 XPOS[0]
.sym 114036 XPOS[2]
.sym 114410 cursor_stopped_SB_LUT4_I1_I3[1]
.sym 114411 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 114412 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 114531 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 114532 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 114535 fb0.0.10.0_WCLKE_SB_LUT4_O_I2[0]
.sym 114536 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[1]
.sym 114904 CLK_PIX
.sym 116246 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 116247 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 116248 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 116337 fb0.0.0.0_RDATA_1[91]
.sym 116338 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 116339 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 116340 fb0.0.0.0_RDATA_1[83]
.sym 116345 fb0.0.0.0_RDATA_1[94]
.sym 116346 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 116347 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 116348 fb0.0.0.0_RDATA_1[86]
.sym 117153 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 117154 fb0.0.0.0_RDATA_1[189]
.sym 117155 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 117156 fb0.0.0.0_RDATA_1[157]
.sym 117205 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 117206 fb0.0.0.0_RDATA_1[154]
.sym 117207 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 117208 fb0.0.0.0_RDATA_1[50]
.sym 117209 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 117210 fb0.0.0.0_RDATA_1[185]
.sym 117211 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 117212 fb0.0.0.0_RDATA_1[81]
.sym 117217 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 117218 fb0.0.0.0_RDATA_1[188]
.sym 117219 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 117220 fb0.0.0.0_RDATA_1[52]
.sym 117221 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 117222 fb0.0.0.0_RDATA_1[186]
.sym 117223 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 117224 fb0.0.0.0_RDATA_1[58]
.sym 117229 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 117230 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 117231 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 117232 fb0_char_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 117241 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 117242 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 117243 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 117244 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 117245 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 117246 fb0.0.0.0_RDATA_1[156]
.sym 117247 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 117248 fb0.0.0.0_RDATA_1[12]
.sym 117259 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 117260 fb0.0.0.0_RDATA_1[34]
.sym 117261 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 117262 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 117263 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 117264 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 117275 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 117276 fb0.0.0.0_RDATA_1[33]
.sym 117311 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 117312 fb0.0.0.0_RDATA_1[49]
.sym 117349 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 117350 fb0.0.0.0_RDATA_1[80]
.sym 117351 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 117352 fb0.0.0.0_RDATA_1[32]
.sym 117353 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 117354 fb0.0.0.0_RDATA_1[104]
.sym 117355 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 117356 fb0.0.0.0_RDATA_1[48]
.sym 117357 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 117358 fb0.0.0.0_RDATA_1[108]
.sym 117359 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 117360 fb0.0.0.0_RDATA_1[84]
.sym 117373 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 117374 fb0.0.0.0_RDATA_1[109]
.sym 117375 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 117376 fb0.0.0.0_RDATA_1[85]
.sym 117417 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 117418 fb0.0.0.0_RDATA_1[36]
.sym 117419 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 117420 fb0.0.0.0_RDATA_1[20]
.sym 117425 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 117426 fb0.0.0.0_RDATA_1[51]
.sym 117427 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 117428 fb0.0.0.0_RDATA_1[19]
.sym 117429 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 117430 fb0.0.0.0_RDATA_1[35]
.sym 117431 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 117432 fb0.0.0.0_RDATA_1[11]
.sym 117433 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[4]
.sym 117434 fb0.0.0.0_RDATA_1[38]
.sym 117435 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 117436 fb0.0.0.0_RDATA_1[22]
.sym 117437 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 117438 fb0.0.0.0_RDATA_1[53]
.sym 117439 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 117440 fb0.0.0.0_RDATA_1[21]
.sym 118881 address_reg[10]
.sym 118882 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 118883 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 118884 address_reg[11]
.sym 118893 address_reg[10]
.sym 118894 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 118895 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 118896 address_reg[11]
.sym 118954 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 118955 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 118956 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 118966 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 118967 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 118968 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 119050 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 119051 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 119052 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 119066 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 119067 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 119068 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 119094 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 119095 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 119096 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 119098 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 119099 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 119100 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 119146 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119147 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 119148 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 119166 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119167 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 119168 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 119232 fb0.0.11.0_WCLKE
.sym 119414 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119415 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 119416 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 119418 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119419 fb0.0.1.0_MASK_SB_LUT4_O_I3[0]
.sym 119420 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 119461 address_reg[8]
.sym 119462 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 119463 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119464 address_reg[9]
.sym 119477 address_reg[8]
.sym 119478 fb0.0.7.0_MASK_SB_LUT4_O_I3[2]
.sym 119479 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119480 address_reg[9]
.sym 119534 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119535 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 119536 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 119542 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119543 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 119544 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 119594 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119595 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 119596 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 119602 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119603 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 119604 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 119621 address_reg[8]
.sym 119622 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 119623 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119624 address_reg[9]
.sym 119625 address_reg[8]
.sym 119626 fb0.0.1.0_MASK_SB_LUT4_O_I3[1]
.sym 119627 cursor_stopped_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 119628 address_reg[9]
