u_register: entity <%= library_name %>.rggen_default_register
  generic map (
    READABLE        => true,
    WRITABLE        => true,
    ADDRESS_WIDTH   => <%= address_width %>,
    OFFSET_ADDRESS  => <%= offset_address %>,
    BUS_WIDTH       => <%= bus_width %>,
    DATA_WIDTH      => <%= width %>
  )
  port map (
    i_clk                   => <%= clock %>,
    i_rst_n                 => <%= reset %>,
    i_register_valid        => <%= register_valid %>,
    i_register_access       => <%= register_access %>,
    i_register_address      => <%= register_address %>,
    i_register_write_data   => <%= register_write_data %>,
    i_register_strobe       => <%= register_strobe %>,
    o_register_active       => <%= register_active %>,
    o_register_ready        => <%= register_ready %>,
    o_register_status       => <%= register_status %>,
    o_register_read_data    => <%= register_read_data %>,
    o_register_value        => <%= register_value %>,
    o_bit_field_read_valid  => <%= bit_field_read_valid %>,
    o_bit_field_write_valid => <%= bit_field_write_valid %>,
    o_bit_field_mask        => <%= bit_field_mask %>,
    o_bit_field_write_data  => <%= bit_field_write_data %>,
    i_bit_field_read_data   => <%= bit_field_read_data %>,
    i_bit_field_value       => <%= bit_field_value %>
  );
