INFO: [VRFC 10-2263] Analyzing Verilog file "/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_controller_v1_1_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/08d4316e/hdl/axi_controller_v1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_controller_v1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_controller_0_0/sim/design_1_axi_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_1
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.srcs/sources_1/new/axi_controller_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_controller_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/parth/F/Parth/vivado/vivado_proj/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
