; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_24(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, ptr addrspace(1) %13, ptr addrspace(1) %14, ptr addrspace(1) %15, ptr addrspace(1) %16, ptr addrspace(1) %17, ptr addrspace(1) %18, i32 %19) local_unnamed_addr !dbg !7 {
  %21 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %22 = shl i32 %21, 8, !dbg !11
  %23 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %24 = shl i32 %23, 1, !dbg !12
  %25 = and i32 %24, 254, !dbg !12
  %26 = or disjoint i32 %22, %25, !dbg !13
  %27 = sdiv i32 %26, 64, !dbg !14
  %28 = srem i32 %27, 64, !dbg !15
  %.frozen = freeze i32 %26, !dbg !16
  %29 = sdiv i32 %.frozen, 8, !dbg !16
  %30 = srem i32 %29, 8, !dbg !17
  %31 = mul i32 %29, 8, !dbg !18
  %.decomposed = sub i32 %.frozen, %31, !dbg !18
  %32 = sext i32 %26 to i64, !dbg !19
  %33 = getelementptr float, ptr addrspace(1) %1, i64 %32, !dbg !19
  %34 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %33, i1 true) #3, !dbg !20
  %35 = sext i32 %28 to i64, !dbg !21
  %36 = getelementptr float, ptr addrspace(1) %2, i64 %35, !dbg !21
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 true) #3, !dbg !22
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 true) #3, !dbg !22
  %39 = getelementptr float, ptr addrspace(1) %3, i64 %35, !dbg !23
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #3, !dbg !24
  %41 = bitcast i32 %40 to float, !dbg !24
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #3, !dbg !24
  %43 = bitcast i32 %42 to float, !dbg !24
  %44 = getelementptr float, ptr addrspace(1) %4, i64 %35, !dbg !25
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #3, !dbg !26
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #3, !dbg !26
  %47 = getelementptr float, ptr addrspace(1) %5, i64 %35, !dbg !27
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %47, i1 true) #3, !dbg !28
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %47, i1 true) #3, !dbg !28
  %50 = getelementptr float, ptr addrspace(1) %6, i64 %32, !dbg !29
  %51 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %50, i1 true) #3, !dbg !30
  %52 = sext i32 %30 to i64, !dbg !31
  %53 = getelementptr i64, ptr addrspace(1) %7, i64 %52, !dbg !31
  %54 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %53, i1 true) #3, !dbg !32
  %55 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %53, i1 true) #3, !dbg !32
  %56 = sext i32 %.decomposed to i64, !dbg !33
  %57 = getelementptr i64, ptr addrspace(1) %7, i64 %56, !dbg !33
  %58 = tail call { i64, i64 } asm sideeffect "mov.u64 $0, 0x0;\0A\09mov.u64 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b64 { $0, $1 }, [ $2 + 0 ];", "=l,=l,l,b"(ptr addrspace(1) %57, i1 true) #3, !dbg !34
  %59 = extractvalue { i64, i64 } %58, 0, !dbg !34
  %60 = extractvalue { i64, i64 } %58, 1, !dbg !34
  %61 = getelementptr float, ptr addrspace(1) %9, i64 %35, !dbg !35
  %62 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %61, i1 true) #3, !dbg !36
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %61, i1 true) #3, !dbg !36
  %64 = getelementptr float, ptr addrspace(1) %10, i64 %35, !dbg !37
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %64, i1 true) #3, !dbg !38
  %66 = bitcast i32 %65 to float, !dbg !38
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %64, i1 true) #3, !dbg !38
  %68 = bitcast i32 %67 to float, !dbg !38
  %69 = getelementptr float, ptr addrspace(1) %11, i64 %35, !dbg !39
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %69, i1 true) #3, !dbg !40
  %71 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %69, i1 true) #3, !dbg !40
  %72 = getelementptr float, ptr addrspace(1) %12, i64 %35, !dbg !41
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %72, i1 true) #3, !dbg !42
  %74 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %72, i1 true) #3, !dbg !42
  %75 = getelementptr i64, ptr addrspace(1) %13, i64 %52, !dbg !43
  %76 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %75, i1 true) #3, !dbg !44
  %77 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %75, i1 true) #3, !dbg !44
  %78 = getelementptr i64, ptr addrspace(1) %13, i64 %56, !dbg !45
  %79 = tail call { i64, i64 } asm sideeffect "mov.u64 $0, 0x0;\0A\09mov.u64 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b64 { $0, $1 }, [ $2 + 0 ];", "=l,=l,l,b"(ptr addrspace(1) %78, i1 true) #3, !dbg !46
  %80 = extractvalue { i64, i64 } %79, 0, !dbg !46
  %81 = extractvalue { i64, i64 } %79, 1, !dbg !46
  %82 = getelementptr float, ptr addrspace(1) %15, i64 %35, !dbg !47
  %83 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %82, i1 true) #3, !dbg !48
  %84 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %82, i1 true) #3, !dbg !48
  %85 = getelementptr float, ptr addrspace(1) %16, i64 %35, !dbg !49
  %86 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %85, i1 true) #3, !dbg !50
  %87 = bitcast i32 %86 to float, !dbg !50
  %88 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %85, i1 true) #3, !dbg !50
  %89 = bitcast i32 %88 to float, !dbg !50
  %90 = getelementptr float, ptr addrspace(1) %17, i64 %35, !dbg !51
  %91 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %90, i1 true) #3, !dbg !52
  %92 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %90, i1 true) #3, !dbg !52
  %93 = getelementptr float, ptr addrspace(1) %18, i64 %35, !dbg !53
  %94 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %93, i1 true) #3, !dbg !54
  %95 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %93, i1 true) #3, !dbg !54
  %96 = fadd float %41, 0x3EE4F8B580000000, !dbg !55
  %97 = fadd float %43, 0x3EE4F8B580000000, !dbg !55
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !56
  %.not.i = icmp eq i32 %98, 0, !dbg !56
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !56
  %.not1.i = icmp eq i32 %99, 0, !dbg !56
  br i1 %.not.i, label %105, label %100, !dbg !56

100:                                              ; preds = %20
  br i1 %.not1.i, label %103, label %101, !dbg !56

101:                                              ; preds = %100
  %102 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %96) #3, !dbg !56
  br label %__nv_sqrtf.exit, !dbg !56

103:                                              ; preds = %100
  %104 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %96) #3, !dbg !56
  br label %__nv_sqrtf.exit, !dbg !56

105:                                              ; preds = %20
  br i1 %.not1.i, label %108, label %106, !dbg !56

106:                                              ; preds = %105
  %107 = tail call float @llvm.nvvm.sqrt.rn.f(float %96) #3, !dbg !56
  br label %__nv_sqrtf.exit, !dbg !56

108:                                              ; preds = %105
  %109 = tail call float @llvm.nvvm.sqrt.approx.f(float %96) #3, !dbg !56
  br label %__nv_sqrtf.exit, !dbg !56

__nv_sqrtf.exit:                                  ; preds = %101, %103, %106, %108
  %.0.i = phi float [ %102, %101 ], [ %104, %103 ], [ %107, %106 ], [ %109, %108 ], !dbg !56
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !56
  %.not.i1 = icmp eq i32 %110, 0, !dbg !56
  %111 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !56
  %.not1.i4 = icmp eq i32 %111, 0, !dbg !56
  br i1 %.not.i1, label %117, label %112, !dbg !56

112:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %115, label %113, !dbg !56

113:                                              ; preds = %112
  %114 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %97) #3, !dbg !56
  br label %__nv_sqrtf.exit5, !dbg !56

115:                                              ; preds = %112
  %116 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %97) #3, !dbg !56
  br label %__nv_sqrtf.exit5, !dbg !56

117:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %120, label %118, !dbg !56

118:                                              ; preds = %117
  %119 = tail call float @llvm.nvvm.sqrt.rn.f(float %97) #3, !dbg !56
  br label %__nv_sqrtf.exit5, !dbg !56

120:                                              ; preds = %117
  %121 = tail call float @llvm.nvvm.sqrt.approx.f(float %97) #3, !dbg !56
  br label %__nv_sqrtf.exit5, !dbg !56

__nv_sqrtf.exit5:                                 ; preds = %113, %115, %118, %120
  %.0.i3 = phi float [ %114, %113 ], [ %116, %115 ], [ %119, %118 ], [ %121, %120 ], !dbg !56
  %122 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !57
  %123 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !57
  %124 = lshr i64 %54, 61, !dbg !58
  %125 = and i64 %124, 4, !dbg !58
  %126 = add i64 %125, %54, !dbg !58
  %127 = lshr i64 %59, 61, !dbg !59
  %128 = and i64 %127, 4, !dbg !59
  %129 = lshr i64 %60, 61, !dbg !59
  %130 = and i64 %129, 4, !dbg !59
  %131 = shl i64 %126, 2, !dbg !60
  %132 = shl nsw i32 %27, 4, !dbg !61
  %133 = sext i32 %132 to i64, !dbg !62
  %134 = getelementptr float, ptr addrspace(1) %8, i64 %59, !dbg !63
  %135 = getelementptr float, ptr addrspace(1) %134, i64 %128, !dbg !63
  %136 = getelementptr float, ptr addrspace(1) %135, i64 %131, !dbg !63
  %137 = getelementptr float, ptr addrspace(1) %136, i64 %133, !dbg !63
  %138 = getelementptr float, ptr addrspace(1) %8, i64 %60, !dbg !63
  %139 = getelementptr float, ptr addrspace(1) %138, i64 %130, !dbg !63
  %140 = getelementptr float, ptr addrspace(1) %139, i64 %131, !dbg !63
  %141 = getelementptr float, ptr addrspace(1) %140, i64 %133, !dbg !63
  %142 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %137, i1 true) #3, !dbg !64
  %143 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %141, i1 true) #3, !dbg !64
  %144 = fadd float %66, 0x3EE4F8B580000000, !dbg !65
  %145 = fadd float %68, 0x3EE4F8B580000000, !dbg !65
  %146 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !66
  %.not.i6 = icmp eq i32 %146, 0, !dbg !66
  %147 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !66
  %.not1.i9 = icmp eq i32 %147, 0, !dbg !66
  br i1 %.not.i6, label %153, label %148, !dbg !66

148:                                              ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %151, label %149, !dbg !66

149:                                              ; preds = %148
  %150 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %144) #3, !dbg !66
  br label %__nv_sqrtf.exit10, !dbg !66

151:                                              ; preds = %148
  %152 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %144) #3, !dbg !66
  br label %__nv_sqrtf.exit10, !dbg !66

153:                                              ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %156, label %154, !dbg !66

154:                                              ; preds = %153
  %155 = tail call float @llvm.nvvm.sqrt.rn.f(float %144) #3, !dbg !66
  br label %__nv_sqrtf.exit10, !dbg !66

156:                                              ; preds = %153
  %157 = tail call float @llvm.nvvm.sqrt.approx.f(float %144) #3, !dbg !66
  br label %__nv_sqrtf.exit10, !dbg !66

__nv_sqrtf.exit10:                                ; preds = %149, %151, %154, %156
  %.0.i8 = phi float [ %150, %149 ], [ %152, %151 ], [ %155, %154 ], [ %157, %156 ], !dbg !66
  %158 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !66
  %.not.i11 = icmp eq i32 %158, 0, !dbg !66
  %159 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !66
  %.not1.i14 = icmp eq i32 %159, 0, !dbg !66
  br i1 %.not.i11, label %165, label %160, !dbg !66

160:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %163, label %161, !dbg !66

161:                                              ; preds = %160
  %162 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %145) #3, !dbg !66
  br label %__nv_sqrtf.exit15, !dbg !66

163:                                              ; preds = %160
  %164 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %145) #3, !dbg !66
  br label %__nv_sqrtf.exit15, !dbg !66

165:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %168, label %166, !dbg !66

166:                                              ; preds = %165
  %167 = tail call float @llvm.nvvm.sqrt.rn.f(float %145) #3, !dbg !66
  br label %__nv_sqrtf.exit15, !dbg !66

168:                                              ; preds = %165
  %169 = tail call float @llvm.nvvm.sqrt.approx.f(float %145) #3, !dbg !66
  br label %__nv_sqrtf.exit15, !dbg !66

__nv_sqrtf.exit15:                                ; preds = %161, %163, %166, %168
  %.0.i13 = phi float [ %162, %161 ], [ %164, %163 ], [ %167, %166 ], [ %169, %168 ], !dbg !66
  %170 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i8) #3, !dbg !67
  %171 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i13) #3, !dbg !67
  %172 = lshr i64 %76, 62, !dbg !68
  %173 = and i64 %172, 2, !dbg !68
  %174 = add i64 %173, %76, !dbg !68
  %175 = lshr i64 %80, 62, !dbg !69
  %176 = and i64 %175, 2, !dbg !69
  %177 = lshr i64 %81, 62, !dbg !69
  %178 = and i64 %177, 2, !dbg !69
  %179 = shl i64 %174, 1, !dbg !70
  %180 = shl nsw i32 %27, 2, !dbg !71
  %181 = sext i32 %180 to i64, !dbg !72
  %182 = getelementptr float, ptr addrspace(1) %14, i64 %80, !dbg !73
  %183 = getelementptr float, ptr addrspace(1) %182, i64 %176, !dbg !73
  %184 = getelementptr float, ptr addrspace(1) %183, i64 %179, !dbg !73
  %185 = getelementptr float, ptr addrspace(1) %184, i64 %181, !dbg !73
  %186 = getelementptr float, ptr addrspace(1) %14, i64 %81, !dbg !73
  %187 = getelementptr float, ptr addrspace(1) %186, i64 %178, !dbg !73
  %188 = getelementptr float, ptr addrspace(1) %187, i64 %179, !dbg !73
  %189 = getelementptr float, ptr addrspace(1) %188, i64 %181, !dbg !73
  %190 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %185, i1 true) #3, !dbg !74
  %191 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %189, i1 true) #3, !dbg !74
  %192 = fadd float %87, 0x3EE4F8B580000000, !dbg !75
  %193 = fadd float %89, 0x3EE4F8B580000000, !dbg !75
  %194 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !76
  %.not.i16 = icmp eq i32 %194, 0, !dbg !76
  %195 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !76
  %.not1.i19 = icmp eq i32 %195, 0, !dbg !76
  br i1 %.not.i16, label %201, label %196, !dbg !76

196:                                              ; preds = %__nv_sqrtf.exit15
  br i1 %.not1.i19, label %199, label %197, !dbg !76

197:                                              ; preds = %196
  %198 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %192) #3, !dbg !76
  br label %__nv_sqrtf.exit20, !dbg !76

199:                                              ; preds = %196
  %200 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %192) #3, !dbg !76
  br label %__nv_sqrtf.exit20, !dbg !76

201:                                              ; preds = %__nv_sqrtf.exit15
  br i1 %.not1.i19, label %204, label %202, !dbg !76

202:                                              ; preds = %201
  %203 = tail call float @llvm.nvvm.sqrt.rn.f(float %192) #3, !dbg !76
  br label %__nv_sqrtf.exit20, !dbg !76

204:                                              ; preds = %201
  %205 = tail call float @llvm.nvvm.sqrt.approx.f(float %192) #3, !dbg !76
  br label %__nv_sqrtf.exit20, !dbg !76

__nv_sqrtf.exit20:                                ; preds = %197, %199, %202, %204
  %.0.i18 = phi float [ %198, %197 ], [ %200, %199 ], [ %203, %202 ], [ %205, %204 ], !dbg !76
  %206 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !76
  %.not.i21 = icmp eq i32 %206, 0, !dbg !76
  %207 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !76
  %.not1.i24 = icmp eq i32 %207, 0, !dbg !76
  br i1 %.not.i21, label %213, label %208, !dbg !76

208:                                              ; preds = %__nv_sqrtf.exit20
  br i1 %.not1.i24, label %211, label %209, !dbg !76

209:                                              ; preds = %208
  %210 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %193) #3, !dbg !76
  br label %__nv_sqrtf.exit25, !dbg !76

211:                                              ; preds = %208
  %212 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %193) #3, !dbg !76
  br label %__nv_sqrtf.exit25, !dbg !76

213:                                              ; preds = %__nv_sqrtf.exit20
  br i1 %.not1.i24, label %216, label %214, !dbg !76

214:                                              ; preds = %213
  %215 = tail call float @llvm.nvvm.sqrt.rn.f(float %193) #3, !dbg !76
  br label %__nv_sqrtf.exit25, !dbg !76

216:                                              ; preds = %213
  %217 = tail call float @llvm.nvvm.sqrt.approx.f(float %193) #3, !dbg !76
  br label %__nv_sqrtf.exit25, !dbg !76

__nv_sqrtf.exit25:                                ; preds = %209, %211, %214, %216
  %.0.i23 = phi float [ %210, %209 ], [ %212, %211 ], [ %215, %214 ], [ %217, %216 ], !dbg !76
  %218 = insertelement <2 x i32> poison, i32 %143, i64 0, !dbg !64
  %219 = insertelement <2 x i32> %218, i32 %191, i64 1, !dbg !64
  %220 = bitcast <2 x i32> %219 to <2 x float>, !dbg !64
  %221 = insertelement <2 x i32> poison, i32 %63, i64 0, !dbg !36
  %222 = insertelement <2 x i32> %221, i32 %84, i64 1, !dbg !36
  %223 = bitcast <2 x i32> %222 to <2 x float>, !dbg !36
  %224 = insertelement <2 x i32> poison, i32 %142, i64 0, !dbg !64
  %225 = insertelement <2 x i32> %224, i32 %190, i64 1, !dbg !64
  %226 = bitcast <2 x i32> %225 to <2 x float>, !dbg !64
  %227 = insertelement <2 x i32> poison, i32 %62, i64 0, !dbg !36
  %228 = insertelement <2 x i32> %227, i32 %83, i64 1, !dbg !36
  %229 = bitcast <2 x i32> %228 to <2 x float>, !dbg !36
  %230 = extractvalue { i32, i32 } %34, 1, !dbg !20
  %231 = bitcast i32 %230 to float, !dbg !20
  %232 = bitcast i32 %38 to float, !dbg !22
  %233 = fsub float %231, %232, !dbg !77
  %234 = fmul float %233, %123, !dbg !78
  %235 = bitcast i32 %46 to float, !dbg !26
  %236 = fmul float %234, %235, !dbg !79
  %237 = bitcast i32 %49 to float, !dbg !28
  %238 = fadd float %236, %237, !dbg !80
  %239 = fadd float %238, 0.000000e+00, !dbg !81
  %240 = extractvalue { i32, i32 } %51, 1, !dbg !30
  %241 = bitcast i32 %240 to float, !dbg !30
  %242 = fadd float %239, %241, !dbg !82
  %243 = insertelement <2 x i32> poison, i32 %71, i64 0, !dbg !40
  %244 = insertelement <2 x i32> %243, i32 %92, i64 1, !dbg !40
  %245 = bitcast <2 x i32> %244 to <2 x float>, !dbg !40
  %246 = insertelement <2 x i32> poison, i32 %74, i64 0, !dbg !42
  %247 = insertelement <2 x i32> %246, i32 %95, i64 1, !dbg !42
  %248 = bitcast <2 x i32> %247 to <2 x float>, !dbg !42
  %249 = extractvalue { i32, i32 } %34, 0, !dbg !20
  %250 = bitcast i32 %249 to float, !dbg !20
  %251 = bitcast i32 %37 to float, !dbg !22
  %252 = fsub float %250, %251, !dbg !77
  %253 = fmul float %252, %122, !dbg !78
  %254 = bitcast i32 %45 to float, !dbg !26
  %255 = fmul float %253, %254, !dbg !79
  %256 = bitcast i32 %48 to float, !dbg !28
  %257 = fadd float %255, %256, !dbg !80
  %258 = fadd float %257, 0.000000e+00, !dbg !81
  %259 = extractvalue { i32, i32 } %51, 0, !dbg !30
  %260 = bitcast i32 %259 to float, !dbg !30
  %261 = fadd float %258, %260, !dbg !82
  %262 = insertelement <2 x i32> poison, i32 %70, i64 0, !dbg !40
  %263 = insertelement <2 x i32> %262, i32 %91, i64 1, !dbg !40
  %264 = bitcast <2 x i32> %263 to <2 x float>, !dbg !40
  %265 = insertelement <2 x i32> poison, i32 %73, i64 0, !dbg !42
  %266 = insertelement <2 x i32> %265, i32 %94, i64 1, !dbg !42
  %267 = bitcast <2 x i32> %266 to <2 x float>, !dbg !42
  %268 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i18) #3, !dbg !83
  %269 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i23) #3, !dbg !83
  %270 = fsub <2 x float> %226, %229, !dbg !84
  %271 = insertelement <2 x float> poison, float %170, i64 0, !dbg !85
  %272 = insertelement <2 x float> %271, float %268, i64 1, !dbg !85
  %273 = fmul <2 x float> %270, %272, !dbg !85
  %274 = fmul <2 x float> %273, %264, !dbg !86
  %275 = fadd <2 x float> %274, %267, !dbg !87
  %276 = extractelement <2 x float> %275, i64 0, !dbg !88
  %277 = fadd float %261, %276, !dbg !88
  %278 = fsub <2 x float> %220, %223, !dbg !84
  %279 = insertelement <2 x float> poison, float %171, i64 0, !dbg !85
  %280 = insertelement <2 x float> %279, float %269, i64 1, !dbg !85
  %281 = fmul <2 x float> %278, %280, !dbg !85
  %282 = fmul <2 x float> %281, %245, !dbg !86
  %283 = fadd <2 x float> %282, %248, !dbg !87
  %284 = extractelement <2 x float> %283, i64 0, !dbg !88
  %285 = fadd float %242, %284, !dbg !88
  %286 = extractelement <2 x float> %275, i64 1, !dbg !89
  %287 = fadd float %277, %286, !dbg !89
  %288 = extractelement <2 x float> %283, i64 1, !dbg !89
  %289 = fadd float %285, %288, !dbg !89
  %290 = fcmp olt float %287, 0.000000e+00, !dbg !90
  %291 = fcmp olt float %289, 0.000000e+00, !dbg !90
  %292 = select i1 %290, float 0.000000e+00, float %287, !dbg !94
  %293 = select i1 %291, float 0.000000e+00, float %289, !dbg !94
  %294 = getelementptr float, ptr addrspace(1) %0, i64 %32, !dbg !95
  %295 = bitcast float %292 to i32, !dbg !96
  %296 = bitcast float %293 to i32, !dbg !96
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %295, i32 %296, ptr addrspace(1) %294, i1 true) #3, !dbg !96
  ret void, !dbg !97
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ccz7onib4oouj4wqvtz5z5qgueepoo5nklc32czomvyuxwtsovx6.py", directory: "inductor_cache/cz")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_24, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_24, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_24", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_24", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 27, scope: !7)
!16 = !DILocation(line: 26, column: 21, scope: !7)
!17 = !DILocation(line: 26, column: 26, scope: !7)
!18 = !DILocation(line: 27, column: 19, scope: !7)
!19 = !DILocation(line: 29, column: 30, scope: !7)
!20 = !DILocation(line: 29, column: 35, scope: !7)
!21 = !DILocation(line: 30, column: 30, scope: !7)
!22 = !DILocation(line: 30, column: 35, scope: !7)
!23 = !DILocation(line: 31, column: 30, scope: !7)
!24 = !DILocation(line: 31, column: 35, scope: !7)
!25 = !DILocation(line: 32, column: 31, scope: !7)
!26 = !DILocation(line: 32, column: 36, scope: !7)
!27 = !DILocation(line: 33, column: 31, scope: !7)
!28 = !DILocation(line: 33, column: 36, scope: !7)
!29 = !DILocation(line: 34, column: 31, scope: !7)
!30 = !DILocation(line: 34, column: 36, scope: !7)
!31 = !DILocation(line: 35, column: 31, scope: !7)
!32 = !DILocation(line: 35, column: 36, scope: !7)
!33 = !DILocation(line: 36, column: 31, scope: !7)
!34 = !DILocation(line: 36, column: 36, scope: !7)
!35 = !DILocation(line: 37, column: 31, scope: !7)
!36 = !DILocation(line: 37, column: 36, scope: !7)
!37 = !DILocation(line: 38, column: 31, scope: !7)
!38 = !DILocation(line: 38, column: 36, scope: !7)
!39 = !DILocation(line: 39, column: 32, scope: !7)
!40 = !DILocation(line: 39, column: 37, scope: !7)
!41 = !DILocation(line: 40, column: 32, scope: !7)
!42 = !DILocation(line: 40, column: 37, scope: !7)
!43 = !DILocation(line: 41, column: 32, scope: !7)
!44 = !DILocation(line: 41, column: 37, scope: !7)
!45 = !DILocation(line: 42, column: 32, scope: !7)
!46 = !DILocation(line: 42, column: 37, scope: !7)
!47 = !DILocation(line: 43, column: 32, scope: !7)
!48 = !DILocation(line: 43, column: 37, scope: !7)
!49 = !DILocation(line: 44, column: 32, scope: !7)
!50 = !DILocation(line: 44, column: 37, scope: !7)
!51 = !DILocation(line: 45, column: 32, scope: !7)
!52 = !DILocation(line: 45, column: 37, scope: !7)
!53 = !DILocation(line: 46, column: 32, scope: !7)
!54 = !DILocation(line: 46, column: 37, scope: !7)
!55 = !DILocation(line: 49, column: 18, scope: !7)
!56 = !DILocation(line: 50, column: 26, scope: !7)
!57 = !DILocation(line: 52, column: 18, scope: !7)
!58 = !DILocation(line: 64, column: 35, scope: !7)
!59 = !DILocation(line: 67, column: 35, scope: !7)
!60 = !DILocation(line: 68, column: 41, scope: !7)
!61 = !DILocation(line: 68, column: 52, scope: !7)
!62 = !DILocation(line: 68, column: 49, scope: !7)
!63 = !DILocation(line: 68, column: 31, scope: !7)
!64 = !DILocation(line: 68, column: 57, scope: !7)
!65 = !DILocation(line: 70, column: 20, scope: !7)
!66 = !DILocation(line: 71, column: 27, scope: !7)
!67 = !DILocation(line: 72, column: 19, scope: !7)
!68 = !DILocation(line: 81, column: 35, scope: !7)
!69 = !DILocation(line: 84, column: 35, scope: !7)
!70 = !DILocation(line: 85, column: 42, scope: !7)
!71 = !DILocation(line: 85, column: 52, scope: !7)
!72 = !DILocation(line: 85, column: 50, scope: !7)
!73 = !DILocation(line: 85, column: 32, scope: !7)
!74 = !DILocation(line: 85, column: 57, scope: !7)
!75 = !DILocation(line: 87, column: 20, scope: !7)
!76 = !DILocation(line: 88, column: 27, scope: !7)
!77 = !DILocation(line: 47, column: 18, scope: !7)
!78 = !DILocation(line: 55, column: 19, scope: !7)
!79 = !DILocation(line: 56, column: 20, scope: !7)
!80 = !DILocation(line: 57, column: 20, scope: !7)
!81 = !DILocation(line: 59, column: 20, scope: !7)
!82 = !DILocation(line: 60, column: 20, scope: !7)
!83 = !DILocation(line: 89, column: 19, scope: !7)
!84 = !DILocation(line: 69, column: 20, scope: !7)
!85 = !DILocation(line: 74, column: 20, scope: !7)
!86 = !DILocation(line: 75, column: 20, scope: !7)
!87 = !DILocation(line: 76, column: 20, scope: !7)
!88 = !DILocation(line: 77, column: 20, scope: !7)
!89 = !DILocation(line: 94, column: 20, scope: !7)
!90 = !DILocation(line: 118, column: 15, scope: !91, inlinedAt: !93)
!91 = distinct !DILexicalBlockFile(scope: !7, file: !92, discriminator: 0)
!92 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!93 = !DILocation(line: 96, column: 42, scope: !7)
!94 = !DILocation(line: 121, column: 29, scope: !91, inlinedAt: !93)
!95 = !DILocation(line: 97, column: 28, scope: !7)
!96 = !DILocation(line: 97, column: 40, scope: !7)
!97 = !DILocation(line: 97, column: 4, scope: !7)
