
*** Running vivado
    with args -log use_claa_from_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source use_claa_from_rom.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source use_claa_from_rom.tcl -notrace
Command: synth_design -top use_claa_from_rom -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 400.480 ; gain = 98.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'use_claa_from_rom' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/use_claa_from_rom.vhd:39]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at 'Z:/ee26/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-21812-LAB223F/realtime/dist_mem_gen_0_stub.vhdl:5' bound to instance 'rom1' of component 'dist_mem_gen_0' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/use_claa_from_rom.vhd:60]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [Z:/ee26/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-21812-LAB223F/realtime/dist_mem_gen_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at 'Z:/ee26/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-21812-LAB223F/realtime/dist_mem_gen_0_stub.vhdl:5' bound to instance 'rom2' of component 'dist_mem_gen_0' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/use_claa_from_rom.vhd:62]
INFO: [Synth 8-3491] module 'parallel_claa_16bit' declared at 'Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:34' bound to instance 'adder' of component 'parallel_claa_16bit' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/use_claa_from_rom.vhd:65]
INFO: [Synth 8-638] synthesizing module 'parallel_claa_16bit' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:42]
INFO: [Synth 8-3491] module 'claa2_4bit' declared at 'Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/claa2_4bit.vhd:34' bound to instance 'adder0' of component 'claa2_4bit' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:74]
INFO: [Synth 8-638] synthesizing module 'claa2_4bit' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/claa2_4bit.vhd:44]
INFO: [Synth 8-3491] module 'block_a' declared at 'Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_a.vhd:34' bound to instance 'a0' of component 'block_a' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/claa2_4bit.vhd:69]
INFO: [Synth 8-638] synthesizing module 'block_a' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_a.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'block_a' (1#1) [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_a.vhd:45]
INFO: [Synth 8-3491] module 'block_b' declared at 'Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_b.vhd:34' bound to instance 'b0' of component 'block_b' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/claa2_4bit.vhd:76]
INFO: [Synth 8-638] synthesizing module 'block_b' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_b.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'block_b' (2#1) [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_b.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'claa2_4bit' (3#1) [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/claa2_4bit.vhd:44]
INFO: [Synth 8-3491] module 'block_c' declared at 'Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_c.vhd:34' bound to instance 'c0' of component 'block_c' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:80]
INFO: [Synth 8-638] synthesizing module 'block_c' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_c.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'block_c' (4#1) [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_c.vhd:41]
INFO: [Synth 8-3491] module 'claa2_4bit' declared at 'Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/claa2_4bit.vhd:34' bound to instance 'adder1' of component 'claa2_4bit' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:85]
INFO: [Synth 8-3491] module 'block_c' declared at 'Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_c.vhd:34' bound to instance 'c1' of component 'block_c' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:91]
INFO: [Synth 8-3491] module 'claa2_4bit' declared at 'Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/claa2_4bit.vhd:34' bound to instance 'adder2' of component 'claa2_4bit' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:96]
INFO: [Synth 8-3491] module 'block_c' declared at 'Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_c.vhd:34' bound to instance 'c2' of component 'block_c' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:102]
INFO: [Synth 8-3491] module 'claa2_4bit' declared at 'Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/claa2_4bit.vhd:34' bound to instance 'adder3' of component 'claa2_4bit' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:107]
INFO: [Synth 8-3491] module 'block_c' declared at 'Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/block_c.vhd:34' bound to instance 'c3' of component 'block_c' [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:114]
WARNING: [Synth 8-3848] Net C_lookahead in module/entity parallel_claa_16bit does not have driver. [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'parallel_claa_16bit' (5#1) [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'use_claa_from_rom' (6#1) [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/use_claa_from_rom.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 452.531 ; gain = 150.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin adder1:c0 to constant 0 [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin adder2:c0 to constant 0 [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:96]
WARNING: [Synth 8-3295] tying undriven pin adder3:c0 to constant 0 [Z:/ee26/lab2/lab2/lab2.srcs/sources_1/new/parallel_claa_16bit.vhd:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 452.531 ; gain = 150.074
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/ee26/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-21812-LAB223F/dcp1/dist_mem_gen_0_in_context.xdc] for cell 'rom1'
Finished Parsing XDC File [Z:/ee26/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-21812-LAB223F/dcp1/dist_mem_gen_0_in_context.xdc] for cell 'rom1'
Parsing XDC File [Z:/ee26/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-21812-LAB223F/dcp1/dist_mem_gen_0_in_context.xdc] for cell 'rom2'
Finished Parsing XDC File [Z:/ee26/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-21812-LAB223F/dcp1/dist_mem_gen_0_in_context.xdc] for cell 'rom2'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 790.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rom2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module block_a 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         2|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |dist_mem_gen_0_bbox_1 |     1|
|2     |dist_mem_gen_0_bbox_2 |     1|
|3     |IBUF                  |     8|
+------+----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    40|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 790.922 ; gain = 488.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 790.922 ; gain = 150.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 790.922 ; gain = 488.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 795.828 ; gain = 504.844
INFO: [Common 17-1381] The checkpoint 'Z:/ee26/lab2/lab2/lab2.runs/synth_1/use_claa_from_rom.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file use_claa_from_rom_utilization_synth.rpt -pb use_claa_from_rom_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 795.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 17:00:33 2020...
