--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml PRINCIPAL.twx PRINCIPAL.ncd -o PRINCIPAL.twr PRINCIPAL.pcf
-ucf SALIDA.ucf

Design file:              PRINCIPAL.ncd
Physical constraint file: PRINCIPAL.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn_final<0>|    0.197(R)|    1.049(R)|clk_50MHz_BUFGP   |   0.000|
btn_final<1>|    1.011(R)|    0.397(R)|clk_50MHz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_50MHz to Pad
---------------------+------------+------------------+--------+
                     | clk (edge) |                  | Clock  |
Destination          |   to PAD   |Internal Clock(s) | Phase  |
---------------------+------------+------------------+--------+
Contador_repiticiones|   10.038(R)|clk_50MHz_BUFGP   |   0.000|
Empieza_tiempo       |   12.324(R)|clk_50MHz_BUFGP   |   0.000|
an<0>                |    7.221(R)|clk_50MHz_BUFGP   |   0.000|
an<1>                |    8.304(R)|clk_50MHz_BUFGP   |   0.000|
an<2>                |    8.447(R)|clk_50MHz_BUFGP   |   0.000|
an<3>                |    7.847(R)|clk_50MHz_BUFGP   |   0.000|
clk_100Hz            |    8.793(R)|clk_50MHz_BUFGP   |   0.000|
dir                  |   12.662(R)|clk_50MHz_BUFGP   |   0.000|
inicio_otra          |    8.006(R)|clk_50MHz_BUFGP   |   0.000|
stop                 |   11.160(R)|clk_50MHz_BUFGP   |   0.000|
stop2                |    8.206(R)|clk_50MHz_BUFGP   |   0.000|
stop_signal<0>       |    8.011(R)|clk_50MHz_BUFGP   |   0.000|
stop_signal<1>       |    9.317(R)|clk_50MHz_BUFGP   |   0.000|
teclado_oe           |   10.113(R)|clk_50MHz_BUFGP   |   0.000|
---------------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz      |    5.400|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
maximo<0>      |maximo2<0>     |    6.769|
maximo<1>      |maximo2<1>     |    5.181|
maximo<2>      |maximo2<2>     |    9.045|
maximo<3>      |maximo2<3>     |    7.370|
teclado_data   |teclado_oe     |    6.779|
---------------+---------------+---------+


Analysis completed Tue Jun 27 11:57:25 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4526 MB



