// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2021 NXP
 */

/dts-v1/;

#include "imx8ulp.dtsi"
#include "imx8ulp-rpmsg.dtsi"
#include <dt-bindings/input/input.h>

/ {
	model = "NXP i.MX8ULP EVK";
	compatible = "fsl,imx8ulp-evk", "fsl,imx8ulp";

	chosen {
		stdout-path = &lpuart5;
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0 0x80000000>;
	};

	rpmsg_keys: rpmsg-keys {
		compatible = "fsl,rpmsg-keys";

		volume-up {
			label = "VolumeUp";
			linux,code = <KEY_VOLUMEUP>;
			rpmsg-key,wakeup;
		};

		volume-down {
			label = "VolumeDown";
			linux,code = <KEY_VOLUMEDOWN>;
			rpmsg-key,wakeup;
		};
	};

	reg_1p8v: regulator-1p8v {
		compatible = "regulator-fixed";
		regulator-name = "1P8V";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x28000000>;
			linux,cma-default;
		};

		rsc_table: rsc_table@1fff8000{
			reg = <0 0x1fff8000 0 0x1000>;
			no-map;
		};

		dsp_reserved: dsp_reserved@8e000000 {
			reg = <0 0x8e000000 0 0x1000000>;
			no-map;
		};
		dsp_reserved_heap: dsp_reserved_heap {
			reg = <0 0x8f000000 0 0xef0000>;
			no-map;
		};
		dsp_vdev0vring0: vdev0vring0@8fef0000 {
			reg = <0 0x8fef0000 0 0x8000>;
			no-map;
		};
		dsp_vdev0vring1: vdev0vring1@8fef8000 {
			reg = <0 0x8fef8000 0 0x8000>;
			no-map;
		};
		dsp_vdev0buffer: vdev0buffer@8ff00000 {
			compatible = "shared-dma-pool";
			reg = <0 0x8ff00000 0 0x100000>;
			no-map;
		};

		vdev0vring0: vdev0vring0@aff00000 {
			reg = <0 0xaff00000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@aff08000 {
			reg = <0 0xaff08000 0 0x8000>;
			no-map;
		};

		vdev1vring0: vdev1vring0@aff10000 {
			reg = <0 0xaff10000 0 0x8000>;
			no-map;
		};

		vdev1vring1: vdev1vring1@aff18000 {
			reg = <0 0xaff18000 0 0x8000>;
			no-map;
		};

		vdevbuffer: vdevbuffer@a8400000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa8400000 0 0x100000>;
			no-map;
		};

		audio_reserved: audio@0xa8500000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0 0xa8500000 0 0x100000>;
		};

		m33_reserved: m33_noncacheable_section@a8600000 {
			no-map;
			reg = <0 0xa8600000 0 0x1000000>;
		};
	};

	reg_5v: regulator-5v {
		compatible = "regulator-fixed";
		regulator-name = "5V";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		regulator-always-on;
	};

	usdhc2_pwrseq: usdhc2_pwrseq {
		compatible = "mmc-pwrseq-simple";
		reset-gpios = <&gpiof 26 GPIO_ACTIVE_LOW>;
	};

	bt_sco_codec: bt_sco_codec {
		#sound-dai-cells = <1>;
		compatible = "linux,bt-sco";
	};

	rpmsg_audio: rpmsg-audio {
		compatible = "fsl,imx8ulp-rpmsg-audio";
		model = "wm8960-audio";
		fsl,rpmsg-out;
		fsl,rpmsg-in;
		audio-codec = <&wm8960>;
		memory-region = <&audio_reserved>;
		audio-routing =
			"LINPUT1", "MICB",
			"LINPUT3", "MICB";
		status = "okay";
	};
};

&per_bridge4 {
	tpm7: pwm@29830000 {
		compatible = "fsl,imx8ulp-pwm", "fsl,imx7ulp-pwm";
		reg = <0x29830000 0x10000>;
                clocks = <&pcc4 IMX8ULP_CLK_TPM7>;
                clock-names = "ipg", "sel";
                assigned-clocks = <&pcc4 IMX8ULP_CLK_TPM7>, <&cgc1 IMX8ULP_CLK_TPM7_SEL>;
                assigned-clock-parents =  <&cgc1 IMX8ULP_CLK_SOSC_DIV2>, <&cgc1 IMX8ULP_CLK_SOSC>;
                assigned-clock-rates = <24000000>;
                status = "disabled";
	};
};

&clock_ext_ts {
	/* External ts clock is 50MHZ from PHY on EVK board. */
	clock-frequency = <50000000>;
};

&dcnano {
	status = "okay";
};

&dphy {
	status = "okay";
};

&dsi {
	status = "okay";
	ports {
		port@1 {
			reg = <1>;
			mipi_dsi_out: endpoint {
				remote-endpoint = <&it6161_from_dsim>;
			};
		};
	};
};

&dsp {
	assigned-clocks = <&cgc2 IMX8ULP_CLK_HIFI_SEL>;
	assigned-clock-parents = <&cgc2 IMX8ULP_CLK_PLL4>;
	memory-region = <&dsp_vdev0buffer>, <&dsp_vdev0vring0>,
			<&dsp_vdev0vring1>, <&dsp_reserved>;
	status = "okay";
};

&i2c_rpbus_0 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	pca6416_1: gpio@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	mpl3115@60 {
		compatible = "fsl,mpl3115";
		reg = <0x60>;
	};

	wm8960: wm8960@1a {
		compatible = "wlf,wm8960,lpa";
		reg = <0x1a>;
		wlf,shared-lrclk;
		clocks = <&wm8960_mclk>;
		clock-names = "mclk";
	};

	ite_bridge: it6161@6c {
		compatible = "ite,it6161";
		reg = <0x6c>;
		it6161-addr-hdmi-tx = <0x4c>;
		enable-gpios = <&pca6416_1 9 GPIO_ACTIVE_LOW>;
		interrupt-parent = <&rpmsg_gpioa>;
		interrupts = <19 IRQ_TYPE_LEVEL_LOW>;
		status = "okay";

		port {
			it6161_from_dsim: endpoint {
				remote-endpoint = <&mipi_dsi_out>;
			};
		};
	};
};

&i2c_rpbus_1 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
};

&imx8ulp_cm33 {
	ipc-only;
	rsc-da=<0x1fff8000>;
	mbox-names = "tx", "rx", "rxdb";
	mboxes = <&mu 0 1
			&mu 1 1
			&mu 3 1>;
	memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
			<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
	status = "okay";
};

&lpuart5 {
	/* console */
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart5>;
	pinctrl-1 = <&pinctrl_lpuart5>;
	status = "okay";
};

&lpuart7 {
	/* FT4232 PortD: need to connect J25/J26 2-3 */
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart7>;
	pinctrl-1 = <&pinctrl_lpuart7>;
	status = "okay";
};

&mu {
	status = "okay";
};

&mu3 {
	status = "okay";
};

&tpm_rpchip_0 {
	status = "okay";
};

&usbotg1 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_otgid1>;
	pinctrl-1 = <&pinctrl_otgid1>;
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	over-current-active-low;
	status = "okay";
};

&usbphy1 {
	status = "okay";
};

&usbmisc1 {
	status = "okay";
};

&usbotg2 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_otgid2>;
	pinctrl-1 = <&pinctrl_otgid2>;
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	over-current-active-low;
	status = "okay";
};

&usbphy2 {
	status = "okay";
};

&usbmisc2 {
	status = "okay";
};

&usdhc0 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc0>;
	pinctrl-1 = <&pinctrl_usdhc0>;
	pinctrl-2 = <&pinctrl_usdhc0>;
	pinctrl-3 = <&pinctrl_usdhc0>;
	non-removable;
	bus-width = <8>;
	status = "okay";
};

&iomuxc0 {
	pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_hog_0>;

        pinctrl_hog_0: hog0grp {
                fsl,pins = <
                        MX8ULP_PAD_PTA5__PTA5_GPIOA     0x3
                        MX8ULP_PAD_PTB0__PTB0_GPIOB     0x3
                        MX8ULP_PAD_PTB1__PTB1_GPIOB     0x3
                        MX8ULP_PAD_PTB6__PTB6_GPIOB     0x3
                        MX8ULP_PAD_PTC0__PTC0_GPIOC     0x3
                        MX8ULP_PAD_PTC1__PTC1_GPIOC     0x3
                        MX8ULP_PAD_PTC2__PTC2_GPIOC     0x3
                        MX8ULP_PAD_PTC3__PTC3_GPIOC     0x3
                        MX8ULP_PAD_PTC4__PTC4_GPIOC     0x3
                        MX8ULP_PAD_PTC12__PTC12_GPIOC   0x3
                        MX8ULP_PAD_PTC18__PTC18_GPIOC   0x3
                        MX8ULP_PAD_PTC19__PTC19_GPIOC   0x3
                        MX8ULP_PAD_PTC20__PTC20_GPIOC   0x3

                        MX8ULP_PAD_PTC21__PTC21_GPIOC   0x3
                        MX8ULP_PAD_PTC22__PTC22_GPIOC   0x3
                        MX8ULP_PAD_PTC23__PTC23_GPIOC   0x3

                        MX8ULP_PAD_PTA8__PTA8_GPIOA     0x3 /* MX8ULP_PAD_PTA8__PTA8_GPIOA     0x3 */
                        MX8ULP_PAD_PTA9__PTA9_GPIOA     0x3 /* MX8ULP_PAD_PTA9__PTA9_GPIOA     0x3 */
                        MX8ULP_PAD_PTA10__PTA10_GPIOA   0x3
                        MX8ULP_PAD_PTA11__PTA11_GPIOA   0x3
                        MX8ULP_PAD_PTA17__PTA17_GPIOA   0x3
                        MX8ULP_PAD_PTA19__PTA19_GPIOA   0x3
                        MX8ULP_PAD_PTA20__PTA20_GPIOA   0x3
                        MX8ULP_PAD_PTA21__PTA21_GPIOA   0x3 /* MX8ULP_PAD_PTA21__PTA21_GPIOA   0x3 */
                        MX8ULP_PAD_PTA22__PTA22_GPIOA   0x3
                        MX8ULP_PAD_PTA23__PTA23_GPIOA   0x3

                        MX8ULP_PAD_PTB2__PTB2_GPIOB     0x3
                        MX8ULP_PAD_PTB3__PTB3_GPIOB     0x3
                        MX8ULP_PAD_PTB4__PTB4_GPIOB     0x3
                        MX8ULP_PAD_PTB5__PTB5_GPIOB     0x3
                        MX8ULP_PAD_PTB12__PTB12_GPIOB   0x3
                        MX8ULP_PAD_PTB13__PTB13_GPIOB   0x3

                        MX8ULP_PAD_PTC5__PTC5_GPIOC     0x3
                        MX8ULP_PAD_PTC6__PTC6_GPIOC     0x3
                        MX8ULP_PAD_PTC7__PTC7_GPIOC     0x3
                        MX8ULP_PAD_PTC8__PTC8_GPIOC     0x3
                        MX8ULP_PAD_PTC9__PTC9_GPIOC     0x3
                        MX8ULP_PAD_PTC10__PTC10_GPIOC   0x3
                        MX8ULP_PAD_PTC11__PTC11_GPIOC   0x3
                        MX8ULP_PAD_PTC13__PTC13_GPIOC   0x3
                        MX8ULP_PAD_PTC14__PTC14_GPIOC   0x3
                        MX8ULP_PAD_PTC15__PTC15_GPIOC   0x3
                        MX8ULP_PAD_PTC17__PTC17_GPIOC   0x3
                >;
        };

};

&iomuxc1 {
	pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_hog_1>;

        pinctrl_hog_1: hog1grp {
                fsl,pins = <
                        MX8ULP_PAD_PTD12__PTD12         0x3
                        MX8ULP_PAD_PTD13__PTD13         0x3
                        MX8ULP_PAD_PTD19__PTD19         0x3
                        MX8ULP_PAD_PTF1__PTF1           0x3

                        MX8ULP_PAD_PTD14__PTD14         0x3
                        MX8ULP_PAD_PTD15__PTD15         0x3
                        MX8ULP_PAD_PTD16__PTD16         0x3
                        MX8ULP_PAD_PTD17__PTD17         0x3
                        MX8ULP_PAD_PTD18__PTD18         0x3
                        MX8ULP_PAD_PTD20__PTD20         0x3
                        MX8ULP_PAD_PTD21__PTD21         0x3
                        MX8ULP_PAD_PTD22__PTD22         0x3
                        MX8ULP_PAD_PTD23__PTD23         0x3

                        MX8ULP_PAD_PTE0__PTE0           0x3
                        MX8ULP_PAD_PTE1__PTE1           0x3
                        MX8ULP_PAD_PTE2__PTE2           0x3
                        MX8ULP_PAD_PTE3__PTE3           0x3
                        MX8ULP_PAD_PTE4__PTE4           0x3
                        MX8ULP_PAD_PTE5__PTE5           0x3
                        MX8ULP_PAD_PTE8__PTE8           0x3 /* MX8ULP_PAD_PTE8__PTE8           0x3 */
                        MX8ULP_PAD_PTE9__PTE9           0x3 /* MX8ULP_PAD_PTE9__PTE9           0x3 */
                        MX8ULP_PAD_PTE10__PTE10         0x3
                        MX8ULP_PAD_PTE11__PTE11         0x3
                        MX8ULP_PAD_PTE14__PTE14         0x3
                        MX8ULP_PAD_PTE15__PTE15         0x3
                        MX8ULP_PAD_PTE16__PTE16         0x3
                        MX8ULP_PAD_PTE17__PTE17         0x3
                        MX8ULP_PAD_PTE18__PTE18         0x3
                        MX8ULP_PAD_PTE19__PTE19         0x3
                        MX8ULP_PAD_PTE20__PTE20         0x3
                        MX8ULP_PAD_PTE21__PTE21         0x3
                        MX8ULP_PAD_PTE22__PTE22         0x3
                        MX8ULP_PAD_PTE23__PTE23         0x3

                        MX8ULP_PAD_PTF3__PTF3           0x3
                        MX8ULP_PAD_PTF7__PTF7           0x3
                        MX8ULP_PAD_PTF8__PTF8           0x3
                        MX8ULP_PAD_PTF9__PTF9           0x3
                        MX8ULP_PAD_PTF10__PTF10         0x3
                        MX8ULP_PAD_PTF11__PTF11         0x3
                        MX8ULP_PAD_PTF16__PTF16         0x3
                        MX8ULP_PAD_PTF25__PTF25         0x3
                        MX8ULP_PAD_PTF27__PTF27         0x3
                        MX8ULP_PAD_PTF28__PTF28         0x3
                        MX8ULP_PAD_PTF29__PTF29         0x3
                        MX8ULP_PAD_PTF30__PTF30         0x3
                        MX8ULP_PAD_PTF31__PTF31         0x3
                >;
        };

	pinctrl_lpuart5: lpuart5grp {
		fsl,pins = <
			MX8ULP_PAD_PTE6__LPUART5_TX	0x3
			MX8ULP_PAD_PTE7__LPUART5_RX	0x3
		>;
	};

	pinctrl_lpuart7: lpuart7grp {
		fsl,pins = <
			MX8ULP_PAD_PTF22__LPUART7_TX	0x3
			MX8ULP_PAD_PTF23__LPUART7_RX	0x3
		>;
	};

	pinctrl_otgid1: usb1grp {
		fsl,pins = <
			MX8ULP_PAD_PTF2__USB0_ID	0x10003
			MX8ULP_PAD_PTF4__USB0_OC	0x10003
		>;
	};

	pinctrl_otgid2: usb2grp {
		fsl,pins = <
			MX8ULP_PAD_PTF0__USB1_ID	0x10003
			MX8ULP_PAD_PTF6__USB1_OC	0x10003
		>;
	};

	pinctrl_usdhc0: usdhc0grp {
		fsl,pins = <
			MX8ULP_PAD_PTD1__SDHC0_CMD	0x3
			MX8ULP_PAD_PTD2__SDHC0_CLK	0x10002
			MX8ULP_PAD_PTD10__SDHC0_D0	0x3
			MX8ULP_PAD_PTD9__SDHC0_D1	0x3
			MX8ULP_PAD_PTD8__SDHC0_D2	0x3
			MX8ULP_PAD_PTD7__SDHC0_D3	0x3
			MX8ULP_PAD_PTD6__SDHC0_D4	0x3
			MX8ULP_PAD_PTD5__SDHC0_D5	0x3
			MX8ULP_PAD_PTD4__SDHC0_D6	0x3
			MX8ULP_PAD_PTD3__SDHC0_D7	0x3
			MX8ULP_PAD_PTD11__SDHC0_DQS	0x10002
		>;
	};
};

&cameradev {
	status = "okay";
};

&isi_0 {
	status = "okay";

	cap_device {
		status = "okay";
	};
};

&mipi_csi0 {
	#address-cells = <1>;
	#size-cells = <0>;

	status = "okay";
};

&epxp {
	status = "okay";
};
