[
	{
		"original_line": "   real      a1, a2, a3;", 
		"bug_line": "   real      a1 a2, a3;",
		"error_description": "Missing comma between variable declarations causes 'a2' to be interpreted as a separate identifier instead of part of the variable list, resulting in invalid syntax."
	},
	{
		"original_line": "   real      a2t2, a2t2limit, a2t2_with_dc;", 
		"bug_line": "   real      a2t2, a2t2limit a2t2_with_dc;",
		"error_description": "Missing comma between variable declarations, causing 'a2t2limit' and 'a2t2_with_dc' to be interpreted as a single identifier with an illegal space."
	},
	{
		"original_line": "        c2 = sqrt(2.0)*rgain/sqrt(rip2);", 
		"bug_line": "        c2 = sqrt(2.0)*rgain/sqrt(rip2;",
		"error_description": "Missing closing parenthesis for the inner 'sqrt' function call"
	},
	{
		"original_line": "         rplo = `db10_real(plo-30);", 
		"bug_line": "         rplo = `db10_real(plo-30)",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as all VerilogA statements must terminate with a semicolon."
	},
	{
		"original_line": "   parameter real rout = 200 from (0:inf);", 
		"bug_line": "   parameter real rout = 200 from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "   real      a1, a2, a3;", 
		"bug_line": "   real      a1, a2, a3",
		"error_description": "Missing semicolon at the end of the variable declaration statement."
	},
	{
		"original_line": "   parameter real ip2 = 5;", 
		"bug_line": "   parameter real ip2 = 5",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "         s32 = `db20_real(-isolation_LO2OUT);", 
		"bug_line": "         s32 = `db20_real(-isolation_LO2OUT;",
		"error_description": "Missing closing parenthesis for the macro argument, resulting in an unmatched parentheses syntax error."
	},
	{
		"original_line": "   real      rnf;            // real NF", 
		"bug_line": "   real      rnf            // real NF",
		"error_description": "Missing semicolon at the end of the variable declaration"
	},
	{
		"original_line": "      else if(a2 < -a2limit)", 
		"bug_line": "      else if(a2 < -a2limit",
		"error_description": "Missing closing parenthesis for the conditional expression"
	},
	{
		"original_line": "   parameter real rout = 200 from (0:inf);", 
		"bug_line": "   parameter real rout = 200 from (0:inf",
		"error_description": "Missing closing parenthesis for the range expression and missing semicolon to terminate the parameter declaration. The unmatched '(' will cause a syntax error."
	},
	{
		"original_line": "`define db20_real(x)  (pow(10, (x)/20))", 
		"bug_line": "`define db20_real(x)  (pow(10, (x)/20)",
		"error_description": "Missing closing parenthesis for the pow function expression, causing mismatched parentheses"
	},
	{
		"original_line": " s12 = `db20_real(-isolation_LO2IN);", 
		"bug_line": " s12 = `db20_real(-isolation_LO2IN)",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "   parameter real isolation_IN2OUT = 20 from (0:inf);", 
		"bug_line": "   parameter real isolation_IN2OUT = 20 from (0:inf;",
		"error_description": "Missing closing parenthesis in range constraint. The expression '(0:inf' is incomplete without the closing ')'."
	},
	{
		"original_line": "`define db20_real(x)  (pow(10, (x)/20))", 
		"bug_line": "`define db20_real(x)  (pow(10 (x)/20))",
		"error_description": "Missing comma between arguments in pow function call"
	},
	{
		"original_line": " rplo = `db10_real(plo-30);", 
		"bug_line": " rplo = `db10_real(plo-30)",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "      rip3 = `db10_real(ip3-30);", 
		"bug_line": "      rip3 = `db10_real(ip3-30)",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to be terminated with semicolons."
	},
	{
		"original_line": "a2t2 = a2t2_with_dc-V(lp3);", 
		"bug_line": "a2t2 = a2t2_with_dc-V(lp3;",
		"error_description": "Missing closing parenthesis for the voltage probe 'V(lp3)'"
	},
	{
		"original_line": "   real      rip2, rip3;     // real ip2 and ip3", 
		"bug_line": "   real      rip2 rip3;     // real ip2 and ip3",
		"error_description": "Missing comma between variable names in declaration list. VerilogA requires commas to separate multiple variables declared in a single statement."
	},
	{
		"original_line": "   parameter real gain = 10 from [-50:50];", 
		"bug_line": "   parameter real gain = 10 from [-50:50};",
		"error_description": "Mismatched closing brace '}' instead of square bracket ']' in parameter range specification"
	}
]