============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Nov  3 12:39:34 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Diver_64_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(270)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(275)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(890)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(897)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(904)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(911)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(918)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(925)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(932)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(939)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(946)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(953)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(960)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(967)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(974)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(981)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(988)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(995)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1002)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1009)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1016)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1023)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1030)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1037)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1044)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1051)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1058)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1065)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1072)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1079)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1086)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1093)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1100)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1107)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1114)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1121)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1128)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1135)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1142)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1149)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1156)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1163)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1170)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1177)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1184)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1191)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1198)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1205)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1212)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1219)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1226)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1233)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1240)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1247)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1254)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1261)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1268)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1275)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1282)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1289)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1296)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1303)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1310)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1317)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1324)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1331)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1338)
HDL-1007 : undeclared symbol 'open_n71', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1345)
HDL-1007 : undeclared symbol 'open_n72', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1352)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1359)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1366)
HDL-1007 : undeclared symbol 'open_n75', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1373)
HDL-1007 : undeclared symbol 'open_n76', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1380)
HDL-1007 : undeclared symbol 'open_n77', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1387)
HDL-1007 : undeclared symbol 'open_n78', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1394)
HDL-1007 : undeclared symbol 'open_n79', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1401)
HDL-1007 : undeclared symbol 'open_n80', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1408)
HDL-1007 : undeclared symbol 'open_n81', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1415)
HDL-1007 : undeclared symbol 'open_n82', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1422)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1429)
HDL-1007 : undeclared symbol 'open_n84', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1436)
HDL-1007 : undeclared symbol 'open_n85', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1443)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1450)
HDL-1007 : undeclared symbol 'open_n87', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1457)
HDL-1007 : undeclared symbol 'open_n88', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1464)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1471)
HDL-1007 : undeclared symbol 'open_n90', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1478)
HDL-1007 : undeclared symbol 'open_n91', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1485)
HDL-1007 : undeclared symbol 'open_n92', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1492)
HDL-1007 : undeclared symbol 'open_n93', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1499)
HDL-1007 : undeclared symbol 'open_n94', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1506)
HDL-1007 : undeclared symbol 'open_n95', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1513)
HDL-1007 : undeclared symbol 'open_n96', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1520)
HDL-1007 : undeclared symbol 'open_n97', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1527)
HDL-1007 : undeclared symbol 'open_n98', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1534)
HDL-1007 : undeclared symbol 'open_n99', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1541)
HDL-1007 : undeclared symbol 'open_n100', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1548)
HDL-1007 : undeclared symbol 'open_n101', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1555)
HDL-1007 : undeclared symbol 'open_n102', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1562)
HDL-1007 : undeclared symbol 'open_n103', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1569)
HDL-1007 : undeclared symbol 'open_n104', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1576)
HDL-1007 : undeclared symbol 'open_n105', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1583)
HDL-1007 : undeclared symbol 'open_n106', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1590)
HDL-1007 : undeclared symbol 'open_n107', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1597)
HDL-1007 : undeclared symbol 'open_n108', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1604)
HDL-1007 : undeclared symbol 'open_n109', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1611)
HDL-1007 : undeclared symbol 'open_n110', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1618)
HDL-1007 : undeclared symbol 'open_n111', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1625)
HDL-1007 : undeclared symbol 'open_n112', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1632)
HDL-1007 : undeclared symbol 'open_n113', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1639)
HDL-1007 : undeclared symbol 'open_n114', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1646)
HDL-1007 : undeclared symbol 'open_n115', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1653)
HDL-1007 : undeclared symbol 'open_n116', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1660)
HDL-1007 : undeclared symbol 'open_n117', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1667)
HDL-1007 : undeclared symbol 'open_n118', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1674)
HDL-1007 : undeclared symbol 'open_n119', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1681)
HDL-1007 : undeclared symbol 'open_n120', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1688)
HDL-1007 : undeclared symbol 'open_n121', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1695)
HDL-1007 : undeclared symbol 'open_n122', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1702)
HDL-1007 : undeclared symbol 'open_n123', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1709)
HDL-1007 : undeclared symbol 'open_n124', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1716)
HDL-1007 : undeclared symbol 'open_n125', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1723)
HDL-1007 : undeclared symbol 'open_n126', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1730)
HDL-1007 : undeclared symbol 'open_n127', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1737)
HDL-1007 : undeclared symbol 'open_n128', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1744)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1751)
HDL-1007 : undeclared symbol 'open_n130', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1758)
HDL-1007 : undeclared symbol 'open_n131', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1765)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1772)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1779)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1786)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(6011)
HDL-1007 : undeclared symbol 'open_n138', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(6368)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(178)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(179)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(228)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  2.342567s wall, 2.250000s user + 0.093750s system = 2.343750s CPU (100.1%)

RUN-1004 : used memory is 375 MB, reserved memory is 360 MB, peak memory is 382 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../123.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 12 view nodes, 394 trigger nets, 394 data nets.
KIT-1004 : Chipwatcher code = 1100110100100000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.59063/cw/ -file ov2640_sdram_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.59063/cw\trigger.sv
HDL-1007 : analyze verilog file ov2640_sdram_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in ov2640_sdram_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=12,BUS_DIN_NUM=394,BUS_CTRL_NUM=836,BUS_WIDTH='{32'sb011000,32'sb01000000,32'sb01000000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb010010,32'sb01110,32'sb01110,32'sb0100100,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb01011000,32'sb010011000,32'sb010111000,32'sb011011000,32'sb011111000,32'sb0100011000,32'sb0100101010,32'sb0100111000,32'sb0101000110,32'sb0101101010},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb010111000,32'sb0100111100,32'sb0110000000,32'sb0111000100,32'sb01000001000,32'sb01001001100,32'sb01001110100,32'sb01010010100,32'sb01010110100,32'sb01100000000}) in C:/Anlogic/TD5.6.59063/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=858) in C:/Anlogic/TD5.6.59063/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=858) in C:/Anlogic/TD5.6.59063/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.59063/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=12,BUS_DIN_NUM=394,BUS_CTRL_NUM=836,BUS_WIDTH='{32'sb011000,32'sb01000000,32'sb01000000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb010010,32'sb01110,32'sb01110,32'sb0100100,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb01011000,32'sb010011000,32'sb010111000,32'sb011011000,32'sb011111000,32'sb0100011000,32'sb0100101010,32'sb0100111000,32'sb0101000110,32'sb0101101010},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb010111000,32'sb0100111100,32'sb0110000000,32'sb0111000100,32'sb01000001000,32'sb01001001100,32'sb01001110100,32'sb01010010100,32'sb01010110100,32'sb01100000000}) in C:/Anlogic/TD5.6.59063/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=394,BUS_CTRL_NUM=836,BUS_WIDTH='{32'sb011000,32'sb01000000,32'sb01000000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb010010,32'sb01110,32'sb01110,32'sb0100100,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb01011000,32'sb010011000,32'sb010111000,32'sb011011000,32'sb011111000,32'sb0100011000,32'sb0100101010,32'sb0100111000,32'sb0101000110,32'sb0101101010},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb010111000,32'sb0100111100,32'sb0110000000,32'sb0111000100,32'sb01000001000,32'sb01001001100,32'sb01001110100,32'sb01010010100,32'sb01010110100,32'sb01100000000}) in C:/Anlogic/TD5.6.59063/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011000) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000000) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010010) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100100) in C:/Anlogic/TD5.6.59063/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.59063/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=12,BUS_DIN_NUM=394,BUS_CTRL_NUM=836,BUS_WIDTH='{32'sb011000,32'sb01000000,32'sb01000000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb010010,32'sb01110,32'sb01110,32'sb0100100,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb01011000,32'sb010011000,32'sb010111000,32'sb011011000,32'sb011111000,32'sb0100011000,32'sb0100101010,32'sb0100111000,32'sb0101000110,32'sb0101101010},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb010111000,32'sb0100111100,32'sb0110000000,32'sb0111000100,32'sb01000001000,32'sb01001001100,32'sb01001110100,32'sb01010010100,32'sb01010110100,32'sb01100000000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=858)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=858)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=12,BUS_DIN_NUM=394,BUS_CTRL_NUM=836,BUS_WIDTH='{32'sb011000,32'sb01000000,32'sb01000000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb010010,32'sb01110,32'sb01110,32'sb0100100,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb01011000,32'sb010011000,32'sb010111000,32'sb011011000,32'sb011111000,32'sb0100011000,32'sb0100101010,32'sb0100111000,32'sb0101000110,32'sb0101101010},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb010111000,32'sb0100111100,32'sb0110000000,32'sb0111000100,32'sb01000001000,32'sb01001001100,32'sb01001110100,32'sb01010010100,32'sb01010110100,32'sb01100000000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=394,BUS_CTRL_NUM=836,BUS_WIDTH='{32'sb011000,32'sb01000000,32'sb01000000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb0100000,32'sb010010,32'sb01110,32'sb01110,32'sb0100100,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb011000,32'sb01011000,32'sb010011000,32'sb010111000,32'sb011011000,32'sb011111000,32'sb0100011000,32'sb0100101010,32'sb0100111000,32'sb0101000110,32'sb0101101010},BUS_CTRL_POS='{32'sb0,32'sb0110100,32'sb010111000,32'sb0100111100,32'sb0110000000,32'sb0111000100,32'sb01000001000,32'sb01001001100,32'sb01001110100,32'sb01010010100,32'sb01010110100,32'sb01100000000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1011 : Flatten model test_camera
SYN-1032 : 27863/62 useful/useless nets, 18087/0 useful/useless insts
SYN-1016 : Merged 62 instances.
SYN-1032 : 26034/16 useful/useless nets, 20296/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 12 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 12 mux instances.
SYN-1015 : Optimize round 1, 2239 better
SYN-1014 : Optimize round 2
SYN-1032 : 24095/180 useful/useless nets, 18357/192 useful/useless insts
SYN-1015 : Optimize round 2, 384 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  7.668457s wall, 7.343750s user + 0.328125s system = 7.671875s CPU (100.0%)

RUN-1004 : used memory is 434 MB, reserved memory is 418 MB, peak memory is 436 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 89 IOs to PADs
RUN-1002 : start command "update_pll_param -module test_camera"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 394 instances.
SYN-2501 : Optimize round 1, 790 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 34 macro adder
SYN-1019 : Optimized 49 mux instances.
SYN-1016 : Merged 20 instances.
SYN-1032 : 26430/51 useful/useless nets, 20735/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 90857, tnet num: 26430, tinst num: 20734, tnode num: 116023, tedge num: 171845.
TMR-2508 : Levelizing timing graph completed, there are 149 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.839697s wall, 1.781250s user + 0.062500s system = 1.843750s CPU (100.2%)

RUN-1004 : used memory is 589 MB, reserved memory is 576 MB, peak memory is 589 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 26430 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1295 (2.87), #lev = 8 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1295 (2.87), #lev = 8 (1.20)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2407 instances into 1295 LUTs, name keeping = 71%.
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2214 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 872 adder to BLE ...
SYN-4008 : Packed 872 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  10.784992s wall, 10.625000s user + 0.156250s system = 10.781250s CPU (100.0%)

RUN-1004 : used memory is 471 MB, reserved memory is 482 MB, peak memory is 607 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  18.852108s wall, 18.312500s user + 0.515625s system = 18.828125s CPU (99.9%)

RUN-1004 : used memory is 471 MB, reserved memory is 483 MB, peak memory is 607 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 WARNING: The kept net figuredata[11] will be merged to another kept net figuredata[10]
SYN-5055 WARNING: The kept net figuredata[10] will be merged to another kept net figuredata[9]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (807 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (1737 clock/control pins, 0 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_seg_4/clk_24m is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net u_seg_4/clk_24m as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 15999 instances
RUN-0007 : 5952 luts, 6189 seqs, 2488 mslices, 1129 lslices, 144 pads, 58 brams, 29 dsps
RUN-1001 : There are total 21853 nets
RUN-6004 WARNING: There are 5 nets with only 1 pin.
RUN-1001 : 14622 nets have 2 pins
RUN-1001 : 5671 nets have [3 - 5] pins
RUN-1001 : 1238 nets have [6 - 10] pins
RUN-1001 : 162 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     451     
RUN-1001 :   No   |  No   |  Yes  |    3065     
RUN-1001 :   No   |  Yes  |  No   |     280     
RUN-1001 :   Yes  |  No   |  No   |     24      
RUN-1001 :   Yes  |  No   |  Yes  |    2345     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    64   |  36   |    109     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 207
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15997 instances, 5952 luts, 6189 seqs, 3617 slices, 498 macros(3617 instances: 2488 mslices 1129 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 3103 pins
PHY-3001 : Huge net cw_top/wrapper_cwc_top/cfg_int_inst/rst with 1737 pins
PHY-0007 : Cell area utilization is 67%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 80913, tnet num: 21851, tinst num: 15997, tnode num: 102101, tedge num: 157939.
TMR-2508 : Levelizing timing graph completed, there are 135 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.862447s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (99.8%)

RUN-1004 : used memory is 631 MB, reserved memory is 622 MB, peak memory is 631 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.311778s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 5.92095e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15997.
PHY-3001 : Level 1 #clusters 2917.
PHY-3001 : End clustering;  0.063868s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (122.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 67%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 2.24972e+06, overlap = 886.844
PHY-3002 : Step(2): len = 2.03266e+06, overlap = 977.656
PHY-3002 : Step(3): len = 1.31486e+06, overlap = 1164.38
PHY-3002 : Step(4): len = 1.12766e+06, overlap = 1214.12
PHY-3002 : Step(5): len = 900551, overlap = 1366.47
PHY-3002 : Step(6): len = 756000, overlap = 1434.06
PHY-3002 : Step(7): len = 613279, overlap = 1588.28
PHY-3002 : Step(8): len = 533880, overlap = 1620.12
PHY-3002 : Step(9): len = 436915, overlap = 1736.31
PHY-3002 : Step(10): len = 391237, overlap = 1778.88
PHY-3002 : Step(11): len = 330257, overlap = 1828.62
PHY-3002 : Step(12): len = 303564, overlap = 1824.97
PHY-3002 : Step(13): len = 269055, overlap = 1891.84
PHY-3002 : Step(14): len = 255835, overlap = 1922.25
PHY-3002 : Step(15): len = 227647, overlap = 1964.41
PHY-3002 : Step(16): len = 214588, overlap = 1993.84
PHY-3002 : Step(17): len = 191201, overlap = 2037.62
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.31454e-07
PHY-3002 : Step(18): len = 190641, overlap = 2013.91
PHY-3002 : Step(19): len = 221866, overlap = 1958.53
PHY-3002 : Step(20): len = 203945, overlap = 1931.88
PHY-3002 : Step(21): len = 214311, overlap = 1900.53
PHY-3002 : Step(22): len = 195289, overlap = 1875.06
PHY-3002 : Step(23): len = 199727, overlap = 1870.72
PHY-3002 : Step(24): len = 184479, overlap = 1864.81
PHY-3002 : Step(25): len = 186380, overlap = 1815
PHY-3002 : Step(26): len = 177984, overlap = 1717.19
PHY-3002 : Step(27): len = 178368, overlap = 1678.81
PHY-3002 : Step(28): len = 167399, overlap = 1678.38
PHY-3002 : Step(29): len = 167550, overlap = 1655.41
PHY-3002 : Step(30): len = 162732, overlap = 1690.72
PHY-3002 : Step(31): len = 164762, overlap = 1696.78
PHY-3002 : Step(32): len = 157851, overlap = 1714.47
PHY-3002 : Step(33): len = 157360, overlap = 1724.5
PHY-3002 : Step(34): len = 153597, overlap = 1771.75
PHY-3002 : Step(35): len = 152278, overlap = 1740.03
PHY-3002 : Step(36): len = 150447, overlap = 1761.72
PHY-3002 : Step(37): len = 148041, overlap = 1785.12
PHY-3002 : Step(38): len = 146257, overlap = 1786.75
PHY-3002 : Step(39): len = 144408, overlap = 1801.31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.62908e-07
PHY-3002 : Step(40): len = 146162, overlap = 1792.75
PHY-3002 : Step(41): len = 156893, overlap = 1750.19
PHY-3002 : Step(42): len = 158496, overlap = 1706.97
PHY-3002 : Step(43): len = 164637, overlap = 1681.19
PHY-3002 : Step(44): len = 160124, overlap = 1656.06
PHY-3002 : Step(45): len = 161343, overlap = 1645.19
PHY-3002 : Step(46): len = 158464, overlap = 1650.12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.32582e-06
PHY-3002 : Step(47): len = 169260, overlap = 1650.25
PHY-3002 : Step(48): len = 190515, overlap = 1615.75
PHY-3002 : Step(49): len = 192003, overlap = 1600.5
PHY-3002 : Step(50): len = 194278, overlap = 1598.5
PHY-3002 : Step(51): len = 189390, overlap = 1623.31
PHY-3002 : Step(52): len = 189014, overlap = 1600.31
PHY-3002 : Step(53): len = 185362, overlap = 1589.34
PHY-3002 : Step(54): len = 185939, overlap = 1574.09
PHY-3002 : Step(55): len = 184696, overlap = 1544.06
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.65163e-06
PHY-3002 : Step(56): len = 196619, overlap = 1510.09
PHY-3002 : Step(57): len = 215417, overlap = 1458.91
PHY-3002 : Step(58): len = 215466, overlap = 1376
PHY-3002 : Step(59): len = 219624, overlap = 1352.34
PHY-3002 : Step(60): len = 216668, overlap = 1332.62
PHY-3002 : Step(61): len = 219109, overlap = 1294.47
PHY-3002 : Step(62): len = 218890, overlap = 1283.69
PHY-3002 : Step(63): len = 218747, overlap = 1283.47
PHY-3002 : Step(64): len = 216565, overlap = 1265.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.30326e-06
PHY-3002 : Step(65): len = 232541, overlap = 1227.81
PHY-3002 : Step(66): len = 247827, overlap = 1147.78
PHY-3002 : Step(67): len = 249027, overlap = 1139.66
PHY-3002 : Step(68): len = 254942, overlap = 1111.28
PHY-3002 : Step(69): len = 253604, overlap = 1095.31
PHY-3002 : Step(70): len = 255022, overlap = 1037.75
PHY-3002 : Step(71): len = 251683, overlap = 1024.72
PHY-3002 : Step(72): len = 250748, overlap = 1049.12
PHY-3002 : Step(73): len = 249760, overlap = 1020.12
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.06065e-05
PHY-3002 : Step(74): len = 265064, overlap = 989.969
PHY-3002 : Step(75): len = 278798, overlap = 952.688
PHY-3002 : Step(76): len = 280282, overlap = 949.469
PHY-3002 : Step(77): len = 282469, overlap = 925.875
PHY-3002 : Step(78): len = 281653, overlap = 918.156
PHY-3002 : Step(79): len = 282806, overlap = 891.969
PHY-3002 : Step(80): len = 279554, overlap = 877.5
PHY-3002 : Step(81): len = 280090, overlap = 875.438
PHY-3002 : Step(82): len = 277557, overlap = 892.969
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.1213e-05
PHY-3002 : Step(83): len = 293944, overlap = 839.594
PHY-3002 : Step(84): len = 305279, overlap = 793.438
PHY-3002 : Step(85): len = 307501, overlap = 771.656
PHY-3002 : Step(86): len = 313710, overlap = 764.344
PHY-3002 : Step(87): len = 315624, overlap = 767.594
PHY-3002 : Step(88): len = 319697, overlap = 793.688
PHY-3002 : Step(89): len = 317490, overlap = 756.281
PHY-3002 : Step(90): len = 316843, overlap = 754.781
PHY-3002 : Step(91): len = 314978, overlap = 754.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.24261e-05
PHY-3002 : Step(92): len = 327674, overlap = 746.5
PHY-3002 : Step(93): len = 336584, overlap = 731.156
PHY-3002 : Step(94): len = 338200, overlap = 728.719
PHY-3002 : Step(95): len = 341464, overlap = 744.312
PHY-3002 : Step(96): len = 344403, overlap = 725.344
PHY-3002 : Step(97): len = 346923, overlap = 720.062
PHY-3002 : Step(98): len = 344175, overlap = 708.469
PHY-3002 : Step(99): len = 344761, overlap = 718.219
PHY-3002 : Step(100): len = 344713, overlap = 699.188
PHY-3002 : Step(101): len = 345836, overlap = 719.125
PHY-3002 : Step(102): len = 345500, overlap = 706.312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.3614e-05
PHY-3002 : Step(103): len = 353980, overlap = 709.5
PHY-3002 : Step(104): len = 362298, overlap = 723.125
PHY-3002 : Step(105): len = 365063, overlap = 711.75
PHY-3002 : Step(106): len = 368328, overlap = 701.688
PHY-3002 : Step(107): len = 370531, overlap = 699.875
PHY-3002 : Step(108): len = 372719, overlap = 670.312
PHY-3002 : Step(109): len = 371512, overlap = 674.25
PHY-3002 : Step(110): len = 371373, overlap = 654
PHY-3002 : Step(111): len = 372193, overlap = 664.875
PHY-3002 : Step(112): len = 373078, overlap = 662.625
PHY-3002 : Step(113): len = 371581, overlap = 660.438
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000153793
PHY-3002 : Step(114): len = 377394, overlap = 653
PHY-3002 : Step(115): len = 382896, overlap = 637.094
PHY-3002 : Step(116): len = 386473, overlap = 625.875
PHY-3002 : Step(117): len = 389928, overlap = 626.812
PHY-3002 : Step(118): len = 391589, overlap = 625.844
PHY-3002 : Step(119): len = 392449, overlap = 624.688
PHY-3002 : Step(120): len = 391691, overlap = 606.125
PHY-3002 : Step(121): len = 391530, overlap = 590.625
PHY-3002 : Step(122): len = 392808, overlap = 581.719
PHY-3002 : Step(123): len = 394157, overlap = 586.344
PHY-3002 : Step(124): len = 393403, overlap = 581.125
PHY-3002 : Step(125): len = 392577, overlap = 593.312
PHY-3002 : Step(126): len = 392450, overlap = 592.781
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000304831
PHY-3002 : Step(127): len = 397445, overlap = 592.781
PHY-3002 : Step(128): len = 403575, overlap = 571.125
PHY-3002 : Step(129): len = 406151, overlap = 577.531
PHY-3002 : Step(130): len = 407808, overlap = 564.281
PHY-3002 : Step(131): len = 409193, overlap = 545.812
PHY-3002 : Step(132): len = 410476, overlap = 536.938
PHY-3002 : Step(133): len = 410665, overlap = 529.031
PHY-3002 : Step(134): len = 410344, overlap = 542.688
PHY-3002 : Step(135): len = 410081, overlap = 544.156
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000534249
PHY-3002 : Step(136): len = 412953, overlap = 550.656
PHY-3002 : Step(137): len = 417266, overlap = 544.062
PHY-3002 : Step(138): len = 418706, overlap = 537.906
PHY-3002 : Step(139): len = 419828, overlap = 525.188
PHY-3002 : Step(140): len = 421051, overlap = 539
PHY-3002 : Step(141): len = 422344, overlap = 522.469
PHY-3002 : Step(142): len = 422346, overlap = 526.312
PHY-3002 : Step(143): len = 422664, overlap = 529.188
PHY-3002 : Step(144): len = 423766, overlap = 520.344
PHY-3002 : Step(145): len = 424914, overlap = 512.219
PHY-3002 : Step(146): len = 425136, overlap = 501.469
PHY-3002 : Step(147): len = 425696, overlap = 496
PHY-3002 : Step(148): len = 426823, overlap = 479.188
PHY-3002 : Step(149): len = 427692, overlap = 470.406
PHY-3002 : Step(150): len = 427551, overlap = 448.875
PHY-3002 : Step(151): len = 427270, overlap = 466.906
PHY-3002 : Step(152): len = 427194, overlap = 472.625
PHY-3002 : Step(153): len = 427066, overlap = 484.125
PHY-3002 : Step(154): len = 426575, overlap = 474.375
PHY-3002 : Step(155): len = 426299, overlap = 479.281
PHY-3002 : Step(156): len = 426260, overlap = 487.719
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000864415
PHY-3002 : Step(157): len = 427651, overlap = 482.594
PHY-3002 : Step(158): len = 429671, overlap = 476.406
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035148s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (266.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 73%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/21853.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 657384, over cnt = 2113(6%), over = 14351, worst = 56
PHY-1001 : End global iterations;  0.653855s wall, 1.078125s user + 0.203125s system = 1.281250s CPU (196.0%)

PHY-1001 : Congestion index: top1 = 122.54, top5 = 89.39, top10 = 72.61, top15 = 62.32.
PHY-3001 : End congestion estimation;  0.968568s wall, 1.390625s user + 0.203125s system = 1.593750s CPU (164.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 21851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.508591s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.4033e-05
PHY-3002 : Step(159): len = 594642, overlap = 275.469
PHY-3002 : Step(160): len = 595635, overlap = 266.594
PHY-3002 : Step(161): len = 590017, overlap = 253.719
PHY-3002 : Step(162): len = 574920, overlap = 244
PHY-3002 : Step(163): len = 555518, overlap = 233.938
PHY-3002 : Step(164): len = 547113, overlap = 230.281
PHY-3002 : Step(165): len = 541684, overlap = 219.781
PHY-3002 : Step(166): len = 528850, overlap = 218.719
PHY-3002 : Step(167): len = 526201, overlap = 216.812
PHY-3002 : Step(168): len = 514236, overlap = 213.094
PHY-3002 : Step(169): len = 513845, overlap = 210.062
PHY-3002 : Step(170): len = 505877, overlap = 207.531
PHY-3002 : Step(171): len = 506142, overlap = 208.875
PHY-3002 : Step(172): len = 501130, overlap = 206.938
PHY-3002 : Step(173): len = 501130, overlap = 206.938
PHY-3002 : Step(174): len = 497086, overlap = 206.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.8066e-05
PHY-3002 : Step(175): len = 505980, overlap = 193.75
PHY-3002 : Step(176): len = 505980, overlap = 193.75
PHY-3002 : Step(177): len = 505140, overlap = 189.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015501
PHY-3002 : Step(178): len = 513677, overlap = 184.969
PHY-3002 : Step(179): len = 521132, overlap = 181.719
PHY-3002 : Step(180): len = 538480, overlap = 174.25
PHY-3002 : Step(181): len = 544940, overlap = 170.969
PHY-3002 : Step(182): len = 543850, overlap = 183.969
PHY-3002 : Step(183): len = 541567, overlap = 187.125
PHY-3002 : Step(184): len = 539857, overlap = 193.188
PHY-3002 : Step(185): len = 539652, overlap = 184.125
PHY-3002 : Step(186): len = 541563, overlap = 184.312
PHY-3002 : Step(187): len = 542227, overlap = 184.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000310019
PHY-3002 : Step(188): len = 543448, overlap = 180.812
PHY-3002 : Step(189): len = 546043, overlap = 176.25
PHY-3002 : Step(190): len = 551043, overlap = 180.656
PHY-3002 : Step(191): len = 556121, overlap = 178.938
PHY-3002 : Step(192): len = 560423, overlap = 178.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000586356
PHY-3002 : Step(193): len = 562921, overlap = 181.656
PHY-3002 : Step(194): len = 569967, overlap = 180.906
PHY-3002 : Step(195): len = 579075, overlap = 175.906
PHY-3002 : Step(196): len = 587671, overlap = 178.688
PHY-3002 : Step(197): len = 599197, overlap = 175.938
PHY-3002 : Step(198): len = 603473, overlap = 178.281
PHY-3002 : Step(199): len = 606102, overlap = 184.438
PHY-3002 : Step(200): len = 609013, overlap = 179.594
PHY-3002 : Step(201): len = 608810, overlap = 179.844
PHY-3002 : Step(202): len = 607224, overlap = 177.906
PHY-3002 : Step(203): len = 605509, overlap = 172.688
PHY-3002 : Step(204): len = 604158, overlap = 170.312
PHY-3002 : Step(205): len = 602624, overlap = 173.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00111292
PHY-3002 : Step(206): len = 603792, overlap = 179.219
PHY-3002 : Step(207): len = 607775, overlap = 179.844
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 73%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 114/21853.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 679392, over cnt = 2862(8%), over = 15980, worst = 49
PHY-1001 : End global iterations;  0.952926s wall, 1.687500s user + 0.078125s system = 1.765625s CPU (185.3%)

PHY-1001 : Congestion index: top1 = 107.87, top5 = 79.59, top10 = 67.77, top15 = 60.34.
PHY-3001 : End congestion estimation;  1.301870s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (163.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 21851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.522997s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.76474e-05
PHY-3002 : Step(208): len = 595866, overlap = 475.562
PHY-3002 : Step(209): len = 585575, overlap = 433.5
PHY-3002 : Step(210): len = 566908, overlap = 401.125
PHY-3002 : Step(211): len = 556413, overlap = 383.594
PHY-3002 : Step(212): len = 546062, overlap = 357.906
PHY-3002 : Step(213): len = 539425, overlap = 374.156
PHY-3002 : Step(214): len = 536750, overlap = 382.156
PHY-3002 : Step(215): len = 534094, overlap = 375.938
PHY-3002 : Step(216): len = 528987, overlap = 363.156
PHY-3002 : Step(217): len = 522963, overlap = 355.031
PHY-3002 : Step(218): len = 521052, overlap = 354.25
PHY-3002 : Step(219): len = 519966, overlap = 338.688
PHY-3002 : Step(220): len = 518682, overlap = 326.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.52949e-05
PHY-3002 : Step(221): len = 525147, overlap = 301.062
PHY-3002 : Step(222): len = 529159, overlap = 283.531
PHY-3002 : Step(223): len = 532111, overlap = 268.594
PHY-3002 : Step(224): len = 532430, overlap = 266.562
PHY-3002 : Step(225): len = 529892, overlap = 260.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00019059
PHY-3002 : Step(226): len = 535814, overlap = 245.906
PHY-3002 : Step(227): len = 536435, overlap = 245.219
PHY-3002 : Step(228): len = 540049, overlap = 242.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000354721
PHY-3002 : Step(229): len = 542281, overlap = 232.406
PHY-3002 : Step(230): len = 546858, overlap = 230.531
PHY-3002 : Step(231): len = 555925, overlap = 216.906
PHY-3002 : Step(232): len = 558892, overlap = 215.438
PHY-3002 : Step(233): len = 560353, overlap = 209.625
PHY-3002 : Step(234): len = 560961, overlap = 213.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000709442
PHY-3002 : Step(235): len = 562351, overlap = 208
PHY-3002 : Step(236): len = 565651, overlap = 209.062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 80913, tnet num: 21851, tinst num: 15997, tnode num: 102101, tedge num: 157939.
TMR-2508 : Levelizing timing graph completed, there are 135 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.997629s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (100.1%)

RUN-1004 : used memory is 678 MB, reserved memory is 670 MB, peak memory is 720 MB
OPT-1001 : Total overflow 751.47 peak overflow 4.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 421/21853.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 649800, over cnt = 3233(9%), over = 13667, worst = 33
PHY-1001 : End global iterations;  1.086374s wall, 2.015625s user + 0.078125s system = 2.093750s CPU (192.7%)

PHY-1001 : Congestion index: top1 = 86.14, top5 = 67.79, top10 = 58.20, top15 = 52.40.
PHY-1001 : End incremental global routing;  1.334261s wall, 2.250000s user + 0.078125s system = 2.328125s CPU (174.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 21851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.557639s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.235738s wall, 3.156250s user + 0.078125s system = 3.234375s CPU (144.7%)

OPT-1001 : Current memory(MB): used = 697, reserve = 690, peak = 720.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17496/21853.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 649800, over cnt = 3233(9%), over = 13667, worst = 33
PHY-1002 : len = 729480, over cnt = 2664(7%), over = 7327, worst = 22
PHY-1002 : len = 787208, over cnt = 1591(4%), over = 3693, worst = 21
PHY-1002 : len = 831336, over cnt = 633(1%), over = 1280, worst = 16
PHY-1002 : len = 859392, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  1.865546s wall, 2.953125s user + 0.000000s system = 2.953125s CPU (158.3%)

PHY-1001 : Congestion index: top1 = 66.01, top5 = 57.33, top10 = 52.57, top15 = 49.47.
OPT-1001 : End congestion update;  2.106846s wall, 3.171875s user + 0.000000s system = 3.171875s CPU (150.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 21851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.469665s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.8%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.576653s wall, 3.640625s user + 0.000000s system = 3.640625s CPU (141.3%)

OPT-1001 : Current memory(MB): used = 704, reserve = 698, peak = 720.
OPT-1001 : End physical optimization;  6.982788s wall, 8.968750s user + 0.109375s system = 9.078125s CPU (130.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5952 LUT to BLE ...
SYN-4008 : Packed 5952 LUT and 2258 SEQ to BLE.
SYN-4003 : Packing 3931 remaining SEQ's ...
SYN-4005 : Packed 2424 SEQ with LUT/SLICE
SYN-4006 : 1692 single LUT's are left
SYN-4006 : 1507 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 7459/14049 primitive instances ...
PHY-3001 : End packing;  0.998174s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (100.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 7930 instances
RUN-1001 : 3845 mslices, 3844 lslices, 144 pads, 58 brams, 29 dsps
RUN-1001 : There are total 19732 nets
RUN-6004 WARNING: There are 5 nets with only 1 pin.
RUN-1001 : 12345 nets have 2 pins
RUN-1001 : 5829 nets have [3 - 5] pins
RUN-1001 : 1238 nets have [6 - 10] pins
RUN-1001 : 165 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
PHY-3001 : design contains 7928 instances, 7689 slices, 498 macros(3617 instances: 2488 mslices 1129 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1789 pins
PHY-3001 : Cell area utilization is 82%
PHY-3001 : After packing: Len = 573112, Over = 421
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11197/19732.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 800080, over cnt = 1877(5%), over = 3061, worst = 8
PHY-1002 : len = 804408, over cnt = 1249(3%), over = 1743, worst = 7
PHY-1002 : len = 812432, over cnt = 696(1%), over = 904, worst = 7
PHY-1002 : len = 821784, over cnt = 299(0%), over = 367, worst = 6
PHY-1002 : len = 829248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.549859s wall, 2.171875s user + 0.046875s system = 2.218750s CPU (143.2%)

PHY-1001 : Congestion index: top1 = 65.34, top5 = 56.42, top10 = 51.19, top15 = 47.89.
PHY-3001 : End congestion estimation;  1.859260s wall, 2.484375s user + 0.046875s system = 2.531250s CPU (136.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 71350, tnet num: 19730, tinst num: 7928, tnode num: 86372, tedge num: 146050.
TMR-2508 : Levelizing timing graph completed, there are 133 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.187102s wall, 2.171875s user + 0.015625s system = 2.187500s CPU (100.0%)

RUN-1004 : used memory is 710 MB, reserved memory is 704 MB, peak memory is 720 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.720736s wall, 2.703125s user + 0.015625s system = 2.718750s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.26893e-05
PHY-3002 : Step(237): len = 540666, overlap = 435.25
PHY-3002 : Step(238): len = 534845, overlap = 447.75
PHY-3002 : Step(239): len = 520581, overlap = 478.75
PHY-3002 : Step(240): len = 517169, overlap = 484
PHY-3002 : Step(241): len = 510861, overlap = 495
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.53787e-05
PHY-3002 : Step(242): len = 513045, overlap = 487
PHY-3002 : Step(243): len = 514984, overlap = 485.5
PHY-3002 : Step(244): len = 521040, overlap = 471.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.07573e-05
PHY-3002 : Step(245): len = 532393, overlap = 447.25
PHY-3002 : Step(246): len = 538273, overlap = 439
PHY-3002 : Step(247): len = 552736, overlap = 416.25
PHY-3002 : Step(248): len = 550487, overlap = 420.25
PHY-3002 : Step(249): len = 550487, overlap = 420.25
PHY-3002 : Step(250): len = 547732, overlap = 417.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.429502s wall, 0.296875s user + 0.703125s system = 1.000000s CPU (232.8%)

PHY-3001 : Trial Legalized: Len = 712191
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 907/19732.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 840696, over cnt = 3142(8%), over = 5759, worst = 9
PHY-1002 : len = 864144, over cnt = 2094(5%), over = 3261, worst = 9
PHY-1002 : len = 889760, over cnt = 1205(3%), over = 1715, worst = 8
PHY-1002 : len = 913928, over cnt = 359(1%), over = 483, worst = 8
PHY-1002 : len = 930784, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End global iterations;  2.909127s wall, 4.515625s user + 0.156250s system = 4.671875s CPU (160.6%)

PHY-1001 : Congestion index: top1 = 59.76, top5 = 53.69, top10 = 50.46, top15 = 48.27.
PHY-3001 : End congestion estimation;  3.262709s wall, 4.859375s user + 0.156250s system = 5.015625s CPU (153.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.551543s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.94015e-05
PHY-3002 : Step(251): len = 662574, overlap = 100
PHY-3002 : Step(252): len = 642424, overlap = 169
PHY-3002 : Step(253): len = 633077, overlap = 180.25
PHY-3002 : Step(254): len = 630750, overlap = 183.5
PHY-3002 : Step(255): len = 628140, overlap = 194
PHY-3002 : Step(256): len = 626382, overlap = 205
PHY-3002 : Step(257): len = 625922, overlap = 207.5
PHY-3002 : Step(258): len = 622868, overlap = 215
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000118803
PHY-3002 : Step(259): len = 636660, overlap = 204
PHY-3002 : Step(260): len = 641827, overlap = 202.5
PHY-3002 : Step(261): len = 647649, overlap = 198.25
PHY-3002 : Step(262): len = 647672, overlap = 198.75
PHY-3002 : Step(263): len = 647746, overlap = 199.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000217879
PHY-3002 : Step(264): len = 656660, overlap = 193.25
PHY-3002 : Step(265): len = 666165, overlap = 190.5
PHY-3002 : Step(266): len = 675899, overlap = 187.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020498s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.2%)

PHY-3001 : Legalized: Len = 704676, Over = 0
PHY-3001 : Spreading special nets. 221 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.108813s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.5%)

PHY-3001 : 339 instances has been re-located, deltaX = 232, deltaY = 267, maxDist = 12.
PHY-3001 : Final: Len = 714757, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 71350, tnet num: 19730, tinst num: 7928, tnode num: 86372, tedge num: 146050.
TMR-2508 : Levelizing timing graph completed, there are 133 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.390690s wall, 2.375000s user + 0.015625s system = 2.390625s CPU (100.0%)

RUN-1004 : used memory is 720 MB, reserved memory is 725 MB, peak memory is 739 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7186/19732.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 885672, over cnt = 2698(7%), over = 4284, worst = 8
PHY-1002 : len = 897424, over cnt = 1699(4%), over = 2333, worst = 7
PHY-1002 : len = 919544, over cnt = 546(1%), over = 680, worst = 6
PHY-1002 : len = 927208, over cnt = 176(0%), over = 199, worst = 4
PHY-1002 : len = 934920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.272105s wall, 3.453125s user + 0.078125s system = 3.531250s CPU (155.4%)

PHY-1001 : Congestion index: top1 = 59.12, top5 = 52.87, top10 = 49.62, top15 = 47.45.
PHY-1001 : End incremental global routing;  2.607040s wall, 3.796875s user + 0.078125s system = 3.875000s CPU (148.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.549806s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.521756s wall, 4.703125s user + 0.078125s system = 4.781250s CPU (135.8%)

OPT-1001 : Current memory(MB): used = 729, reserve = 727, peak = 739.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17397/19732.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 934920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.129478s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (108.6%)

PHY-1001 : Congestion index: top1 = 59.12, top5 = 52.87, top10 = 49.62, top15 = 47.45.
OPT-1001 : End congestion update;  0.431346s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.392016s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.6%)

OPT-0007 : Start: WNS 4195 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.823510s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (100.6%)

OPT-1001 : Current memory(MB): used = 731, reserve = 728, peak = 739.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.390072s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17397/19732.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 934920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.119919s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.2%)

PHY-1001 : Congestion index: top1 = 59.12, top5 = 52.87, top10 = 49.62, top15 = 47.45.
PHY-1001 : End incremental global routing;  0.420691s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.510210s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (101.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17397/19732.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 934920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.120928s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.4%)

PHY-1001 : Congestion index: top1 = 59.12, top5 = 52.87, top10 = 49.62, top15 = 47.45.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.387892s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (96.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4195 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 58.655172
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  9.012143s wall, 10.140625s user + 0.140625s system = 10.281250s CPU (114.1%)

RUN-1003 : finish command "place" in  44.707120s wall, 91.734375s user + 13.421875s system = 105.156250s CPU (235.2%)

RUN-1004 : used memory is 679 MB, reserved memory is 671 MB, peak memory is 739 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  2.266920s wall, 3.828125s user + 0.015625s system = 3.843750s CPU (169.6%)

RUN-1004 : used memory is 679 MB, reserved memory is 672 MB, peak memory is 739 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 7930 instances
RUN-1001 : 3845 mslices, 3844 lslices, 144 pads, 58 brams, 29 dsps
RUN-1001 : There are total 19732 nets
RUN-6004 WARNING: There are 5 nets with only 1 pin.
RUN-1001 : 12345 nets have 2 pins
RUN-1001 : 5829 nets have [3 - 5] pins
RUN-1001 : 1238 nets have [6 - 10] pins
RUN-1001 : 165 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 71350, tnet num: 19730, tinst num: 7928, tnode num: 86372, tedge num: 146050.
TMR-2508 : Levelizing timing graph completed, there are 133 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.256926s wall, 2.265625s user + 0.000000s system = 2.265625s CPU (100.4%)

RUN-1004 : used memory is 695 MB, reserved memory is 692 MB, peak memory is 739 MB
PHY-1001 : 3845 mslices, 3844 lslices, 144 pads, 58 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 828784, over cnt = 3048(8%), over = 5586, worst = 10
PHY-1002 : len = 852456, over cnt = 2126(6%), over = 3295, worst = 10
PHY-1002 : len = 889720, over cnt = 625(1%), over = 844, worst = 8
PHY-1002 : len = 906024, over cnt = 67(0%), over = 67, worst = 1
PHY-1002 : len = 911920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.977925s wall, 4.390625s user + 0.187500s system = 4.578125s CPU (153.7%)

PHY-1001 : Congestion index: top1 = 58.86, top5 = 52.54, top10 = 49.30, top15 = 47.08.
PHY-1001 : End global routing;  3.298631s wall, 4.718750s user + 0.187500s system = 4.906250s CPU (148.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 733, reserve = 729, peak = 739.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n20 is skipped due to 0 input or output
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : net u_seg_4/clk_24m will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n20 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 999, reserve = 997, peak = 999.
PHY-1001 : End build detailed router design. 4.267519s wall, 4.203125s user + 0.062500s system = 4.265625s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 182632, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.994510s wall, 5.000000s user + 0.000000s system = 5.000000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 1033, reserve = 1031, peak = 1033.
PHY-1001 : End phase 1; 5.000629s wall, 5.015625s user + 0.000000s system = 5.015625s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Patch 9527 net; 9.840042s wall, 9.828125s user + 0.015625s system = 9.843750s CPU (100.0%)

PHY-1022 : len = 2.0335e+06, over cnt = 2158(0%), over = 2165, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 1048, reserve = 1046, peak = 1048.
PHY-1001 : End initial routed; 30.910901s wall, 50.531250s user + 0.140625s system = 50.671875s CPU (163.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/16527(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 3.397964s wall, 3.390625s user + 0.000000s system = 3.390625s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 1067, reserve = 1066, peak = 1067.
PHY-1001 : End phase 2; 34.308936s wall, 53.921875s user + 0.140625s system = 54.062500s CPU (157.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.0335e+06, over cnt = 2158(0%), over = 2165, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.099276s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (110.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.01799e+06, over cnt = 970(0%), over = 970, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.186253s wall, 4.140625s user + 0.046875s system = 4.187500s CPU (191.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.01992e+06, over cnt = 297(0%), over = 297, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.889969s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (128.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.02327e+06, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.602607s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (127.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.02398e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.214177s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (109.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.180029s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.185348s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.218573s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.157729s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (138.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.155214s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.175156s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (142.7%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.211139s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.2%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.271467s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (115.1%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.140428s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.1%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.172456s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.7%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.188165s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.6%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.208807s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.3%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.275861s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (118.9%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.343597s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.0%)

PHY-1001 : ===== DR Iter 19 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.156764s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.7%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.154811s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.9%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.174634s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (107.4%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.213827s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.0%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.261804s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.5%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.338241s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.6%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.771976s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.2%)

PHY-1001 : ===== DR Iter 26 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 26; 0.150273s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (124.8%)

PHY-1001 : ==== DR Iter 27 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 27; 0.142023s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.0%)

PHY-1001 : ==== DR Iter 28 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 28; 0.191021s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (122.7%)

PHY-1001 : ==== DR Iter 29 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 29; 0.218257s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (128.9%)

PHY-1001 : ==== DR Iter 30 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 30; 0.354356s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (110.2%)

PHY-1001 : ==== DR Iter 31 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 31; 0.480313s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.8%)

PHY-1001 : ==== DR Iter 32 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 32; 0.919436s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (100.3%)

PHY-1001 : ==== DR Iter 33 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 33; 1.157063s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (99.9%)

PHY-1001 : ===== DR Iter 34 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 34; 0.150436s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.5%)

PHY-1001 : ==== DR Iter 35 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 35; 0.153452s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.8%)

PHY-1001 : ==== DR Iter 36 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 36; 0.178832s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.1%)

PHY-1001 : ==== DR Iter 37 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 37; 0.219795s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.5%)

PHY-1001 : ==== DR Iter 38 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 38; 0.284693s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.8%)

PHY-1001 : ==== DR Iter 39 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 39; 0.351628s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (102.2%)

PHY-1001 : ==== DR Iter 40 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 40; 0.741529s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (99.0%)

PHY-1001 : ==== DR Iter 41 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 41; 0.927340s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (99.4%)

PHY-1001 : ==== DR Iter 42 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 42; 0.979762s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (98.9%)

PHY-1001 : ===== DR Iter 43 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 43; 0.144199s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (108.4%)

PHY-1001 : ==== DR Iter 44 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 44; 0.142063s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.0%)

PHY-1001 : ==== DR Iter 45 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 45; 0.171753s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.1%)

PHY-1001 : ==== DR Iter 46 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 46; 0.205248s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.0%)

PHY-1001 : ==== DR Iter 47 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 47; 0.266003s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.9%)

PHY-1001 : ==== DR Iter 48 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 48; 0.341204s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.7%)

PHY-1001 : ==== DR Iter 49 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 49; 0.719743s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (99.9%)

PHY-1001 : ==== DR Iter 50 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 50; 0.937841s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (100.0%)

PHY-1001 : ==== DR Iter 51 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 51; 0.935960s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (100.2%)

PHY-1001 : ==== DR Iter 52 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 52; 1.014480s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (100.1%)

PHY-1001 : ===== DR Iter 53 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 53; 0.143223s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.2%)

PHY-1001 : ==== DR Iter 54 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 54; 0.144501s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.3%)

PHY-1001 : ==== DR Iter 55 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 55; 0.207244s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (90.5%)

PHY-1001 : ==== DR Iter 56 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 56; 0.241327s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.6%)

PHY-1001 : ==== DR Iter 57 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 57; 0.304906s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.4%)

PHY-1001 : ==== DR Iter 58 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 58; 0.361686s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.4%)

PHY-1001 : ==== DR Iter 59 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 59; 0.715481s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (100.5%)

PHY-1001 : ==== DR Iter 60 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 60; 0.939801s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (99.8%)

PHY-1001 : ==== DR Iter 61 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 61; 0.928843s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (100.9%)

PHY-1001 : ==== DR Iter 62 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 62; 1.006227s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (99.4%)

PHY-1001 : ==== DR Iter 63 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 63; 0.927450s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (99.4%)

PHY-1001 : ===== DR Iter 64 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 64; 0.143069s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (109.2%)

PHY-1001 : ==== DR Iter 65 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 65; 0.142737s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.5%)

PHY-1001 : ==== DR Iter 66 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 66; 0.174542s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

PHY-1001 : ==== DR Iter 67 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 67; 0.201613s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.7%)

PHY-1001 : ==== DR Iter 68 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 68; 0.259383s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (102.4%)

PHY-1001 : ==== DR Iter 69 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 69; 0.334581s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.1%)

PHY-1001 : ==== DR Iter 70 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 70; 0.715075s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (100.5%)

PHY-1001 : ==== DR Iter 71 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 71; 0.930020s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (99.1%)

PHY-1001 : ==== DR Iter 72 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 72; 0.955929s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (101.3%)

PHY-1001 : ==== DR Iter 73 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 73; 0.942355s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (99.5%)

PHY-1001 : ==== DR Iter 74 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 74; 0.944184s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (97.6%)

PHY-1001 : ==== DR Iter 75 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 75; 0.942741s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (101.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/16527(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 3.250720s wall, 3.250000s user + 0.000000s system = 3.250000s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 1072, reserve = 1071, peak = 1072.
PHY-1001 : End phase 3; 37.671464s wall, 40.109375s user + 0.343750s system = 40.453125s CPU (107.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.069080s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.5%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {3.830ns, 0.000ns, 0}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.140651s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.154084s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.175412s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.148910s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.4%)

PHY-1001 : ==== DR Iter 5 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.143868s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.7%)

PHY-1001 : ==== DR Iter 6 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.174964s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.2%)

PHY-1001 : ==== DR Iter 7 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.223656s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (139.7%)

PHY-1001 : ==== DR Iter 8 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.277099s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (95.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.139972s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.5%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.174183s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.6%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.187996s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.7%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.256821s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.3%)

PHY-1001 : ==== DR Iter 13 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.313267s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.8%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.374214s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (100.2%)

PHY-1001 : ===== DR Iter 15 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.146542s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (106.6%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.141861s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.1%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.191926s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.8%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.223850s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (104.7%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.292042s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (96.3%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.410772s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (102.7%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.738068s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (99.5%)

PHY-1001 : ===== DR Iter 22 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.142054s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.0%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.169779s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.2%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.219086s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.8%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.266442s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (117.3%)

PHY-1001 : ==== DR Iter 26 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 26; 0.270154s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (104.1%)

PHY-1001 : ==== DR Iter 27 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 27; 0.351981s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.7%)

PHY-1001 : ==== DR Iter 28 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 28; 0.722769s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (99.4%)

PHY-1001 : ==== DR Iter 29 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 29; 0.981151s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (100.3%)

PHY-1001 : ===== DR Iter 30 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 30; 0.153767s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.6%)

PHY-1001 : ==== DR Iter 31 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 31; 0.149277s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (115.1%)

PHY-1001 : ==== DR Iter 32 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 32; 0.189094s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (99.2%)

PHY-1001 : ==== DR Iter 33 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 33; 0.243679s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.6%)

PHY-1001 : ==== DR Iter 34 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 34; 0.277027s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (95.9%)

PHY-1001 : ==== DR Iter 35 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 35; 0.371532s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (100.9%)

PHY-1001 : ==== DR Iter 36 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 36; 0.770493s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.4%)

PHY-1001 : ==== DR Iter 37 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 37; 0.989667s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (105.8%)

PHY-1001 : ==== DR Iter 38 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 38; 0.927072s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (99.4%)

PHY-1001 : ===== DR Iter 39 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 39; 0.139550s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.8%)

PHY-1001 : ==== DR Iter 40 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 40; 0.143633s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (130.5%)

PHY-1001 : ==== DR Iter 41 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 41; 0.175948s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (97.7%)

PHY-1001 : ==== DR Iter 42 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 42; 0.202099s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.5%)

PHY-1001 : ==== DR Iter 43 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 43; 0.261066s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.7%)

PHY-1001 : ==== DR Iter 44 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 44; 0.358686s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (113.3%)

PHY-1001 : ==== DR Iter 45 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 45; 0.756550s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (107.4%)

PHY-1001 : ==== DR Iter 46 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 46; 0.975475s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (99.3%)

PHY-1001 : ==== DR Iter 47 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 47; 0.946465s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (100.7%)

PHY-1001 : ==== DR Iter 48 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 48; 0.972472s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (99.6%)

PHY-1001 : ===== DR Iter 49 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 49; 0.143659s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.9%)

PHY-1001 : ==== DR Iter 50 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 50; 0.139594s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (145.5%)

PHY-1001 : ==== DR Iter 51 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 51; 0.187853s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.8%)

PHY-1001 : ==== DR Iter 52 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 52; 0.217670s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.5%)

PHY-1001 : ==== DR Iter 53 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 53; 0.263952s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.6%)

PHY-1001 : ==== DR Iter 54 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 54; 0.350435s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (98.1%)

PHY-1001 : ==== DR Iter 55 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 55; 0.712131s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (100.9%)

PHY-1001 : ==== DR Iter 56 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 56; 0.964293s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (98.8%)

PHY-1001 : ==== DR Iter 57 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 57; 1.009624s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (100.6%)

PHY-1001 : ==== DR Iter 58 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 58; 0.972737s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (99.6%)

PHY-1001 : ==== DR Iter 59 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 59; 0.973646s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (99.5%)

PHY-1001 : ===== DR Iter 60 =====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 60; 0.149479s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.5%)

PHY-1001 : ==== DR Iter 61 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 61; 0.142731s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (142.3%)

PHY-1001 : ==== DR Iter 62 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 62; 0.179757s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.6%)

PHY-1001 : ==== DR Iter 63 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 63; 0.204568s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.3%)

PHY-1001 : ==== DR Iter 64 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 64; 0.272087s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.4%)

PHY-1001 : ==== DR Iter 65 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 65; 0.404975s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (96.5%)

PHY-1001 : ==== DR Iter 66 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 66; 0.760446s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.7%)

PHY-1001 : ==== DR Iter 67 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 67; 0.969679s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (99.9%)

PHY-1001 : ==== DR Iter 68 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 68; 0.961416s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (100.8%)

PHY-1001 : ==== DR Iter 69 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 69; 0.940378s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (99.7%)

PHY-1001 : ==== DR Iter 70 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 70; 0.929384s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (99.2%)

PHY-1001 : ==== DR Iter 71 ====
PHY-1022 : len = 2.02402e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 71; 0.948400s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (100.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/16527(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 3.322077s wall, 3.328125s user + 0.000000s system = 3.328125s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 1075, reserve = 1074, peak = 1075.
PHY-1001 : End phase 4; 33.437497s wall, 33.593750s user + 0.312500s system = 33.906250s CPU (101.4%)

PHY-1003 : Routed, final wirelength = 2.02402e+06
PHY-1001 : 478 feed throughs used by 393 nets
PHY-1001 : Current memory(MB): used = 1156, reserve = 1158, peak = 1156.
PHY-1001 : End export database. 2.318678s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (99.7%)

PHY-1001 : Fixing routing violation through ECO...
RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 7930 instances
RUN-1001 : 3845 mslices, 3844 lslices, 144 pads, 58 brams, 29 dsps
RUN-1001 : There are total 19732 nets
RUN-6004 WARNING: There are 5 nets with only 1 pin.
RUN-1001 : 12345 nets have 2 pins
RUN-1001 : 5829 nets have [3 - 5] pins
RUN-1001 : 1238 nets have [6 - 10] pins
RUN-1001 : 165 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    67   |   1   |     1      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 0
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 144 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: (1 1 3) is for feedthrough
PHY-3001 : eco cells: (1 31 1) is for feedthrough
PHY-3001 : eco cells: (2 23 3) is for feedthrough
PHY-3001 : eco cells: (2 27 2) is for feedthrough
PHY-3001 : eco cells: (2 30 2) is for feedthrough
PHY-3001 : eco cells: (2 31 3) is for feedthrough
PHY-3001 : eco cells: (2 36 3) is for feedthrough
PHY-3001 : eco cells: (3 15 1) is for feedthrough
PHY-3001 : eco cells: (3 15 2) is for feedthrough
PHY-3001 : eco cells: (3 17 3) is for feedthrough
PHY-3001 : eco cells: (3 21 1) is for feedthrough
PHY-3001 : eco cells: (3 22 1) is for feedthrough
PHY-3001 : eco cells: (3 23 3) is for feedthrough
PHY-3001 : eco cells: (3 25 1) is for feedthrough
PHY-3001 : eco cells: (3 28 3) is for feedthrough
PHY-3001 : eco cells: (3 31 3) is for feedthrough
PHY-3001 : eco cells: (3 32 1) is for feedthrough
PHY-3001 : eco cells: (3 34 2) is for feedthrough
PHY-3001 : eco cells: (3 35 3) is for feedthrough
PHY-3001 : eco cells: (3 37 3) is for feedthrough
PHY-3001 : eco cells: (3 49 1) is for feedthrough
PHY-3001 : eco cells: (3 55 3) is for feedthrough
PHY-3001 : eco cells: (3 58 1) is for feedthrough
PHY-3001 : eco cells: (4 5 1) is for feedthrough
PHY-3001 : eco cells: (4 12 2) is for feedthrough
PHY-3001 : eco cells: (4 13 1) is for feedthrough
PHY-3001 : eco cells: (4 13 3) is for feedthrough
PHY-3001 : eco cells: (4 18 2) is for feedthrough
PHY-3001 : eco cells: (4 20 1) is for feedthrough
PHY-3001 : eco cells: (4 22 2) is for feedthrough
PHY-3001 : eco cells: (4 24 1) is for feedthrough
PHY-3001 : eco cells: (4 25 0) is for feedthrough
PHY-3001 : eco cells: (4 25 3) is for feedthrough
PHY-3001 : eco cells: (4 30 2) is for feedthrough
PHY-3001 : eco cells: (4 31 1) is for feedthrough
PHY-3001 : eco cells: (4 32 3) is for feedthrough
PHY-3001 : eco cells: (4 35 2) is for feedthrough
PHY-3001 : eco cells: (4 39 1) is for feedthrough
PHY-3001 : eco cells: (4 49 3) is for feedthrough
PHY-3001 : eco cells: (5 14 2) is for feedthrough
PHY-3001 : eco cells: (5 14 3) is for feedthrough
PHY-3001 : eco cells: (5 21 1) is for feedthrough
PHY-3001 : eco cells: (5 23 2) is for feedthrough
PHY-3001 : eco cells: (5 24 2) is for feedthrough
PHY-3001 : eco cells: (5 25 1) is for feedthrough
PHY-3001 : eco cells: (5 29 1) is for feedthrough
PHY-3001 : eco cells: (5 30 2) is for feedthrough
PHY-3001 : eco cells: (5 31 3) is for feedthrough
PHY-3001 : eco cells: (5 35 0) is for feedthrough
PHY-3001 : eco cells: (5 35 1) is for feedthrough
PHY-3001 : eco cells: (5 52 3) is for feedthrough
PHY-3001 : eco cells: (5 61 3) is for feedthrough
PHY-3001 : eco cells: (6 3 0) is for feedthrough
PHY-3001 : eco cells: (6 13 1) is for feedthrough
PHY-3001 : eco cells: (6 15 2) is for feedthrough
PHY-3001 : eco cells: (6 20 0) is for feedthrough
PHY-3001 : eco cells: (6 23 1) is for feedthrough
PHY-3001 : eco cells: (6 26 3) is for feedthrough
PHY-3001 : eco cells: (6 27 0) is for feedthrough
PHY-3001 : eco cells: (6 28 0) is for feedthrough
PHY-3001 : eco cells: (6 47 2) is for feedthrough
PHY-3001 : eco cells: (7 14 2) is for feedthrough
PHY-3001 : eco cells: (7 15 0) is for feedthrough
PHY-3001 : eco cells: (7 22 2) is for feedthrough
PHY-3001 : eco cells: (7 23 2) is for feedthrough
PHY-3001 : eco cells: (7 30 1) is for feedthrough
PHY-3001 : eco cells: (7 33 1) is for feedthrough
PHY-3001 : eco cells: (9 11 1) is for feedthrough
PHY-3001 : eco cells: (9 14 3) is for feedthrough
PHY-3001 : eco cells: (9 19 3) is for feedthrough
PHY-3001 : eco cells: (9 23 2) is for feedthrough
PHY-3001 : eco cells: (9 35 3) is for feedthrough
PHY-3001 : eco cells: (9 41 0) is for feedthrough
PHY-3001 : eco cells: (9 53 2) is for feedthrough
PHY-3001 : eco cells: (10 4 0) is for feedthrough
PHY-3001 : eco cells: (10 9 0) is for feedthrough
PHY-3001 : eco cells: (10 13 2) is for feedthrough
PHY-3001 : eco cells: (10 18 1) is for feedthrough
PHY-3001 : eco cells: (10 20 2) is for feedthrough
PHY-3001 : eco cells: (10 22 1) is for feedthrough
PHY-3001 : eco cells: (10 23 0) is for feedthrough
PHY-3001 : eco cells: (10 25 1) is for feedthrough
PHY-3001 : eco cells: (10 28 2) is for feedthrough
PHY-3001 : eco cells: (10 31 3) is for feedthrough
PHY-3001 : eco cells: (10 33 2) is for feedthrough
PHY-3001 : eco cells: (10 37 1) is for feedthrough
PHY-3001 : eco cells: (10 46 3) is for feedthrough
PHY-3001 : eco cells: (10 50 2) is for feedthrough
PHY-3001 : eco cells: (10 55 3) is for feedthrough
PHY-3001 : eco cells: (11 4 0) is for feedthrough
PHY-3001 : eco cells: (11 7 3) is for feedthrough
PHY-3001 : eco cells: (11 11 2) is for feedthrough
PHY-3001 : eco cells: (11 17 2) is for feedthrough
PHY-3001 : eco cells: (11 25 2) is for feedthrough
PHY-3001 : eco cells: (11 27 1) is for feedthrough
PHY-3001 : eco cells: (11 31 2) is for feedthrough
PHY-3001 : eco cells: (11 32 0) is for feedthrough
PHY-3001 : eco cells: (11 34 1) is for feedthrough
PHY-3001 : eco cells: (11 40 3) is for feedthrough
PHY-3001 : eco cells: (11 41 2) is for feedthrough
PHY-3001 : eco cells: (11 41 3) is for feedthrough
PHY-3001 : eco cells: (11 45 2) is for feedthrough
PHY-3001 : eco cells: (11 46 3) is for feedthrough
PHY-3001 : eco cells: (11 49 2) is for feedthrough
PHY-3001 : eco cells: (11 50 3) is for feedthrough
PHY-3001 : eco cells: (11 54 2) is for feedthrough
PHY-3001 : eco cells: (12 3 1) is for feedthrough
PHY-3001 : eco cells: (12 9 3) is for feedthrough
PHY-3001 : eco cells: (12 10 1) is for feedthrough
PHY-3001 : eco cells: (12 16 2) is for feedthrough
PHY-3001 : eco cells: (12 17 2) is for feedthrough
PHY-3001 : eco cells: (12 20 1) is for feedthrough
PHY-3001 : eco cells: (12 20 3) is for feedthrough
PHY-3001 : eco cells: (12 29 0) is for feedthrough
PHY-3001 : eco cells: (12 31 1) is for feedthrough
PHY-3001 : eco cells: (12 38 2) is for feedthrough
PHY-3001 : eco cells: (12 46 3) is for feedthrough
PHY-3001 : eco cells: (12 47 3) is for feedthrough
PHY-3001 : eco cells: (12 49 2) is for feedthrough
PHY-3001 : eco cells: (12 51 0) is for feedthrough
PHY-3001 : eco cells: (12 53 3) is for feedthrough
PHY-3001 : eco cells: (13 19 1) is for feedthrough
PHY-3001 : eco cells: (13 20 3) is for feedthrough
PHY-3001 : eco cells: (13 21 0) is for feedthrough
PHY-3001 : eco cells: (13 22 0) is for feedthrough
PHY-3001 : eco cells: (13 22 1) is for feedthrough
PHY-3001 : eco cells: (13 25 1) is for feedthrough
PHY-3001 : eco cells: (13 26 0) is for feedthrough
PHY-3001 : eco cells: (13 26 1) is for feedthrough
PHY-3001 : eco cells: (13 27 1) is for feedthrough
PHY-3001 : eco cells: (13 31 3) is for feedthrough
PHY-3001 : eco cells: (13 32 0) is for feedthrough
PHY-3001 : eco cells: (13 40 2) is for feedthrough
PHY-3001 : eco cells: (13 42 3) is for feedthrough
PHY-3001 : eco cells: (13 45 2) is for feedthrough
PHY-3001 : eco cells: (13 49 3) is for feedthrough
PHY-3001 : eco cells: (13 59 1) is for feedthrough
PHY-3001 : eco cells: (13 66 2) is for feedthrough
PHY-3001 : eco cells: (14 17 2) is for feedthrough
PHY-3001 : eco cells: (14 19 1) is for feedthrough
PHY-3001 : eco cells: (14 21 1) is for feedthrough
PHY-3001 : eco cells: (14 22 1) is for feedthrough
PHY-3001 : eco cells: (14 24 0) is for feedthrough
PHY-3001 : eco cells: (14 27 2) is for feedthrough
PHY-3001 : eco cells: (14 28 0) is for feedthrough
PHY-3001 : eco cells: (14 34 2) is for feedthrough
PHY-3001 : eco cells: (14 41 3) is for feedthrough
PHY-3001 : eco cells: (14 42 2) is for feedthrough
PHY-3001 : eco cells: (14 49 3) is for feedthrough
PHY-3001 : eco cells: (15 6 1) is for feedthrough
PHY-3001 : eco cells: (15 18 3) is for feedthrough
PHY-3001 : eco cells: (15 36 0) is for feedthrough
PHY-3001 : eco cells: (15 37 0) is for feedthrough
PHY-3001 : eco cells: (15 39 3) is for feedthrough
PHY-3001 : eco cells: (15 49 0) is for feedthrough
PHY-3001 : eco cells: (15 55 0) is for feedthrough
PHY-3001 : eco cells: (15 61 1) is for feedthrough
PHY-3001 : eco cells: (17 4 0) is for feedthrough
PHY-3001 : eco cells: (17 9 0) is for feedthrough
PHY-3001 : eco cells: (17 11 1) is for feedthrough
PHY-3001 : eco cells: (17 16 0) is for feedthrough
PHY-3001 : eco cells: (17 21 0) is for feedthrough
PHY-3001 : eco cells: (17 22 1) is for feedthrough
PHY-3001 : eco cells: (17 24 0) is for feedthrough
PHY-3001 : eco cells: (17 25 0) is for feedthrough
PHY-3001 : eco cells: (17 28 1) is for feedthrough
PHY-3001 : eco cells: (17 30 1) is for feedthrough
PHY-3001 : eco cells: (17 33 0) is for feedthrough
PHY-3001 : eco cells: (17 33 1) is for feedthrough
PHY-3001 : eco cells: (17 36 3) is for feedthrough
PHY-3001 : eco cells: (17 39 2) is for feedthrough
PHY-3001 : eco cells: (17 40 2) is for feedthrough
PHY-3001 : eco cells: (17 41 2) is for feedthrough
PHY-3001 : eco cells: (17 42 1) is for feedthrough
PHY-3001 : eco cells: (17 42 2) is for feedthrough
PHY-3001 : eco cells: (17 42 3) is for feedthrough
PHY-3001 : eco cells: (17 45 2) is for feedthrough
PHY-3001 : eco cells: (17 50 1) is for feedthrough
PHY-3001 : eco cells: (17 50 2) is for feedthrough
PHY-3001 : eco cells: (17 51 0) is for feedthrough
PHY-3001 : eco cells: (17 51 1) is for feedthrough
PHY-3001 : eco cells: (17 52 0) is for feedthrough
PHY-3001 : eco cells: (17 53 1) is for feedthrough
PHY-3001 : eco cells: (17 56 2) is for feedthrough
PHY-3001 : eco cells: (17 58 3) is for feedthrough
PHY-3001 : eco cells: (17 59 3) is for feedthrough
PHY-3001 : eco cells: (17 63 0) is for feedthrough
PHY-3001 : eco cells: (17 63 3) is for feedthrough
PHY-3001 : eco cells: (17 65 2) is for feedthrough
PHY-3001 : eco cells: (17 66 1) is for feedthrough
PHY-3001 : eco cells: (18 22 1) is for feedthrough
PHY-3001 : eco cells: (18 23 0) is for feedthrough
PHY-3001 : eco cells: (18 26 1) is for feedthrough
PHY-3001 : eco cells: (18 28 0) is for feedthrough
PHY-3001 : eco cells: (18 30 1) is for feedthrough
PHY-3001 : eco cells: (18 31 1) is for feedthrough
PHY-3001 : eco cells: (18 32 1) is for feedthrough
PHY-3001 : eco cells: (18 36 1) is for feedthrough
PHY-3001 : eco cells: (18 41 2) is for feedthrough
PHY-3001 : eco cells: (18 41 3) is for feedthrough
PHY-3001 : eco cells: (18 45 3) is for feedthrough
PHY-3001 : eco cells: (18 46 0) is for feedthrough
PHY-3001 : eco cells: (18 48 0) is for feedthrough
PHY-3001 : eco cells: (18 50 1) is for feedthrough
PHY-3001 : eco cells: (18 52 1) is for feedthrough
PHY-3001 : eco cells: (18 54 0) is for feedthrough
PHY-3001 : eco cells: (18 55 0) is for feedthrough
PHY-3001 : eco cells: (18 57 1) is for feedthrough
PHY-3001 : eco cells: (18 63 1) is for feedthrough
PHY-3001 : eco cells: (18 64 0) is for feedthrough
PHY-3001 : eco cells: (18 64 1) is for feedthrough
PHY-3001 : eco cells: (19 10 1) is for feedthrough
PHY-3001 : eco cells: (19 15 0) is for feedthrough
PHY-3001 : eco cells: (19 15 1) is for feedthrough
PHY-3001 : eco cells: (19 17 0) is for feedthrough
PHY-3001 : eco cells: (19 19 1) is for feedthrough
PHY-3001 : eco cells: (19 20 0) is for feedthrough
PHY-3001 : eco cells: (19 21 0) is for feedthrough
PHY-3001 : eco cells: (19 34 0) is for feedthrough
PHY-3001 : eco cells: (19 37 3) is for feedthrough
PHY-3001 : eco cells: (19 38 3) is for feedthrough
PHY-3001 : eco cells: (19 39 1) is for feedthrough
PHY-3001 : eco cells: (19 41 1) is for feedthrough
PHY-3001 : eco cells: (19 42 0) is for feedthrough
PHY-3001 : eco cells: (19 44 3) is for feedthrough
PHY-3001 : eco cells: (19 45 2) is for feedthrough
PHY-3001 : eco cells: (19 46 3) is for feedthrough
PHY-3001 : eco cells: (19 47 2) is for feedthrough
PHY-3001 : eco cells: (19 47 3) is for feedthrough
PHY-3001 : eco cells: (19 50 2) is for feedthrough
PHY-3001 : eco cells: (19 51 3) is for feedthrough
PHY-3001 : eco cells: (19 53 3) is for feedthrough
PHY-3001 : eco cells: (20 15 1) is for feedthrough
PHY-3001 : eco cells: (20 19 1) is for feedthrough
PHY-3001 : eco cells: (20 20 3) is for feedthrough
PHY-3001 : eco cells: (20 29 3) is for feedthrough
PHY-3001 : eco cells: (20 36 3) is for feedthrough
PHY-3001 : eco cells: (20 38 2) is for feedthrough
PHY-3001 : eco cells: (20 42 3) is for feedthrough
PHY-3001 : eco cells: (20 43 0) is for feedthrough
PHY-3001 : eco cells: (20 43 1) is for feedthrough
PHY-3001 : eco cells: (20 44 0) is for feedthrough
PHY-3001 : eco cells: (20 50 2) is for feedthrough
PHY-3001 : eco cells: (20 54 2) is for feedthrough
PHY-3001 : eco cells: (20 54 3) is for feedthrough
PHY-3001 : eco cells: (20 59 2) is for feedthrough
PHY-3001 : eco cells: (20 69 3) is for feedthrough
PHY-3001 : eco cells: (21 14 1) is for feedthrough
PHY-3001 : eco cells: (21 16 0) is for feedthrough
PHY-3001 : eco cells: (21 17 1) is for feedthrough
PHY-3001 : eco cells: (21 28 3) is for feedthrough
PHY-3001 : eco cells: (21 29 3) is for feedthrough
PHY-3001 : eco cells: (21 30 0) is for feedthrough
PHY-3001 : eco cells: (21 31 0) is for feedthrough
PHY-3001 : eco cells: (21 32 1) is for feedthrough
PHY-3001 : eco cells: (21 32 3) is for feedthrough
PHY-3001 : eco cells: (21 33 0) is for feedthrough
PHY-3001 : eco cells: (21 36 3) is for feedthrough
PHY-3001 : eco cells: (21 37 2) is for feedthrough
PHY-3001 : eco cells: (21 43 3) is for feedthrough
PHY-3001 : eco cells: (21 44 0) is for feedthrough
PHY-3001 : eco cells: (21 53 3) is for feedthrough
PHY-3001 : eco cells: (21 54 2) is for feedthrough
PHY-3001 : eco cells: (21 54 3) is for feedthrough
PHY-3001 : eco cells: (21 55 2) is for feedthrough
PHY-3001 : eco cells: (21 61 3) is for feedthrough
PHY-3001 : eco cells: (21 67 2) is for feedthrough
PHY-3001 : eco cells: (21 69 2) is for feedthrough
PHY-3001 : eco cells: (21 69 3) is for feedthrough
PHY-3001 : eco cells: (22 8 1) is for feedthrough
PHY-3001 : eco cells: (22 17 2) is for feedthrough
PHY-3001 : eco cells: (22 17 3) is for feedthrough
PHY-3001 : eco cells: (22 20 3) is for feedthrough
PHY-3001 : eco cells: (22 22 0) is for feedthrough
PHY-3001 : eco cells: (22 22 1) is for feedthrough
PHY-3001 : eco cells: (22 29 1) is for feedthrough
PHY-3001 : eco cells: (22 35 1) is for feedthrough
PHY-3001 : eco cells: (22 38 3) is for feedthrough
PHY-3001 : eco cells: (22 40 3) is for feedthrough
PHY-3001 : eco cells: (22 41 1) is for feedthrough
PHY-3001 : eco cells: (22 44 0) is for feedthrough
PHY-3001 : eco cells: (22 58 1) is for feedthrough
PHY-3001 : eco cells: (22 67 3) is for feedthrough
PHY-3001 : eco cells: (23 19 0) is for feedthrough
PHY-3001 : eco cells: (23 20 0) is for feedthrough
PHY-3001 : eco cells: (23 32 1) is for feedthrough
PHY-3001 : eco cells: (23 34 1) is for feedthrough
PHY-3001 : eco cells: (23 40 0) is for feedthrough
PHY-3001 : eco cells: (23 52 3) is for feedthrough
PHY-3001 : eco cells: (25 7 3) is for feedthrough
PHY-3001 : eco cells: (25 11 1) is for feedthrough
PHY-3001 : eco cells: (25 17 0) is for feedthrough
PHY-3001 : eco cells: (25 17 1) is for feedthrough
PHY-3001 : eco cells: (25 18 1) is for feedthrough
PHY-3001 : eco cells: (26 10 3) is for feedthrough
PHY-3001 : eco cells: (26 16 0) is for feedthrough
PHY-3001 : eco cells: (26 17 0) is for feedthrough
PHY-3001 : eco cells: (26 29 0) is for feedthrough
PHY-3001 : eco cells: (26 36 1) is for feedthrough
PHY-3001 : eco cells: (26 41 1) is for feedthrough
PHY-3001 : eco cells: (26 42 1) is for feedthrough
PHY-3001 : eco cells: (26 43 0) is for feedthrough
PHY-3001 : eco cells: (26 44 1) is for feedthrough
PHY-3001 : eco cells: (26 45 0) is for feedthrough
PHY-3001 : eco cells: (26 45 1) is for feedthrough
PHY-3001 : eco cells: (26 46 0) is for feedthrough
PHY-3001 : eco cells: (26 47 0) is for feedthrough
PHY-3001 : eco cells: (26 47 1) is for feedthrough
PHY-3001 : eco cells: (26 49 1) is for feedthrough
PHY-3001 : eco cells: (26 50 0) is for feedthrough
PHY-3001 : eco cells: (26 51 3) is for feedthrough
PHY-3001 : eco cells: (26 52 0) is for feedthrough
PHY-3001 : eco cells: (26 54 0) is for feedthrough
PHY-3001 : eco cells: (26 64 2) is for feedthrough
PHY-3001 : eco cells: (26 66 0) is for feedthrough
PHY-3001 : eco cells: (26 68 2) is for feedthrough
PHY-3001 : eco cells: (26 68 3) is for feedthrough
PHY-3001 : eco cells: (27 7 3) is for feedthrough
PHY-3001 : eco cells: (27 13 3) is for feedthrough
PHY-3001 : eco cells: (27 20 1) is for feedthrough
PHY-3001 : eco cells: (27 21 0) is for feedthrough
PHY-3001 : eco cells: (27 23 0) is for feedthrough
PHY-3001 : eco cells: (27 32 1) is for feedthrough
PHY-3001 : eco cells: (27 36 1) is for feedthrough
PHY-3001 : eco cells: (27 40 3) is for feedthrough
PHY-3001 : eco cells: (27 43 2) is for feedthrough
PHY-3001 : eco cells: (27 53 3) is for feedthrough
PHY-3001 : eco cells: (28 12 2) is for feedthrough
PHY-3001 : eco cells: (28 13 2) is for feedthrough
PHY-3001 : eco cells: (28 28 3) is for feedthrough
PHY-3001 : eco cells: (28 33 0) is for feedthrough
PHY-3001 : eco cells: (28 35 0) is for feedthrough
PHY-3001 : eco cells: (28 39 1) is for feedthrough
PHY-3001 : eco cells: (28 40 0) is for feedthrough
PHY-3001 : eco cells: (28 41 0) is for feedthrough
PHY-3001 : eco cells: (28 43 1) is for feedthrough
PHY-3001 : eco cells: (28 52 1) is for feedthrough
PHY-3001 : eco cells: (28 54 0) is for feedthrough
PHY-3001 : eco cells: (28 56 3) is for feedthrough
PHY-3001 : eco cells: (28 59 1) is for feedthrough
PHY-3001 : eco cells: (29 9 1) is for feedthrough
PHY-3001 : eco cells: (29 29 0) is for feedthrough
PHY-3001 : eco cells: (29 30 0) is for feedthrough
PHY-3001 : eco cells: (29 32 3) is for feedthrough
PHY-3001 : eco cells: (29 33 2) is for feedthrough
PHY-3001 : eco cells: (29 41 3) is for feedthrough
PHY-3001 : eco cells: (29 45 3) is for feedthrough
PHY-3001 : eco cells: (29 47 3) is for feedthrough
PHY-3001 : eco cells: (29 66 3) is for feedthrough
PHY-3001 : eco cells: (30 13 1) is for feedthrough
PHY-3001 : eco cells: (30 14 1) is for feedthrough
PHY-3001 : eco cells: (30 29 1) is for feedthrough
PHY-3001 : eco cells: (30 31 1) is for feedthrough
PHY-3001 : eco cells: (30 34 3) is for feedthrough
PHY-3001 : eco cells: (30 40 3) is for feedthrough
PHY-3001 : eco cells: (30 43 1) is for feedthrough
PHY-3001 : eco cells: (30 46 0) is for feedthrough
PHY-3001 : eco cells: (30 49 0) is for feedthrough
PHY-3001 : eco cells: (30 50 0) is for feedthrough
PHY-3001 : eco cells: (30 53 1) is for feedthrough
PHY-3001 : eco cells: (30 63 0) is for feedthrough
PHY-3001 : eco cells: (30 63 1) is for feedthrough
PHY-3001 : eco cells: (30 64 1) is for feedthrough
PHY-3001 : eco cells: (30 67 1) is for feedthrough
PHY-3001 : eco cells: (31 8 0) is for feedthrough
PHY-3001 : eco cells: (31 17 3) is for feedthrough
PHY-3001 : eco cells: (31 24 1) is for feedthrough
PHY-3001 : eco cells: (31 25 2) is for feedthrough
PHY-3001 : eco cells: (31 27 2) is for feedthrough
PHY-3001 : eco cells: (31 32 0) is for feedthrough
PHY-3001 : eco cells: (31 44 0) is for feedthrough
PHY-3001 : eco cells: (31 46 1) is for feedthrough
PHY-3001 : eco cells: (31 53 1) is for feedthrough
PHY-3001 : eco cells: (33 46 3) is for feedthrough
PHY-3001 : eco cells: (33 52 3) is for feedthrough
PHY-3001 : eco cells: (34 34 1) is for feedthrough
PHY-3001 : eco cells: (34 35 0) is for feedthrough
PHY-3001 : eco cells: (34 43 1) is for feedthrough
PHY-3001 : eco cells: (34 47 1) is for feedthrough
PHY-3001 : eco cells: (34 59 2) is for feedthrough
PHY-3001 : eco cells: (34 66 2) is for feedthrough
PHY-3001 : eco cells: (35 13 3) is for feedthrough
PHY-3001 : eco cells: (35 15 3) is for feedthrough
PHY-3001 : eco cells: (35 25 1) is for feedthrough
PHY-3001 : eco cells: (35 26 1) is for feedthrough
PHY-3001 : eco cells: (35 27 1) is for feedthrough
PHY-3001 : eco cells: (35 28 1) is for feedthrough
PHY-3001 : eco cells: (35 31 3) is for feedthrough
PHY-3001 : eco cells: (35 32 1) is for feedthrough
PHY-3001 : eco cells: (35 46 1) is for feedthrough
PHY-3001 : eco cells: (35 51 0) is for feedthrough
PHY-3001 : eco cells: (35 52 0) is for feedthrough
PHY-3001 : eco cells: (35 59 3) is for feedthrough
PHY-3001 : eco cells: (35 62 3) is for feedthrough
PHY-3001 : eco cells: (35 68 2) is for feedthrough
PHY-3001 : eco cells: (36 11 3) is for feedthrough
PHY-3001 : eco cells: (36 13 2) is for feedthrough
PHY-3001 : eco cells: (36 17 2) is for feedthrough
PHY-3001 : eco cells: (36 39 3) is for feedthrough
PHY-3001 : eco cells: (36 48 0) is for feedthrough
PHY-3001 : eco cells: (36 49 3) is for feedthrough
PHY-3001 : eco cells: (36 60 1) is for feedthrough
PHY-3001 : eco cells: (36 64 3) is for feedthrough
PHY-3001 : eco cells: (37 13 0) is for feedthrough
PHY-3001 : eco cells: (37 20 3) is for feedthrough
PHY-3001 : eco cells: (37 36 1) is for feedthrough
PHY-3001 : eco cells: (37 52 0) is for feedthrough
PHY-3001 : eco cells: (37 60 2) is for feedthrough
PHY-3001 : eco cells: (37 61 2) is for feedthrough
PHY-3001 : eco cells: (38 3 2) is for feedthrough
PHY-3001 : eco cells: (38 21 1) is for feedthrough
PHY-3001 : eco cells: (38 23 1) is for feedthrough
PHY-3001 : eco cells: (38 26 0) is for feedthrough
PHY-3001 : eco cells: (38 28 0) is for feedthrough
PHY-3001 : eco cells: (38 54 3) is for feedthrough
PHY-3001 : eco cells: (39 34 1) is for feedthrough
PHY-3001 : eco cells: 7775 has valid locations, 1 needs to be replaced
PHY-3001 : design contains 7928 instances, 7689 slices, 498 macros(3617 instances: 2488 mslices 1129 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1827 pins
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.429284s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 718531
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 78%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(267): len = 715060, overlap = 0.25
PHY-3002 : Step(268): len = 715060, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17390/19732.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 912216, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 912232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.188677s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.4%)

PHY-1001 : Congestion index: top1 = 58.86, top5 = 52.54, top10 = 49.30, top15 = 47.08.
PHY-3001 : End congestion estimation;  0.451661s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.546508s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.1911e-05
PHY-3002 : Step(269): len = 715060, overlap = 0.25
PHY-3002 : Step(270): len = 715060, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17395/19732.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 912232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.091479s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.5%)

PHY-1001 : Congestion index: top1 = 58.86, top5 = 52.54, top10 = 49.30, top15 = 47.08.
PHY-3001 : End congestion estimation;  0.376711s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.564187s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000821298
PHY-3002 : Step(271): len = 715014, overlap = 0.25
PHY-3002 : Step(272): len = 715054, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006926s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 714745
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17390/19732.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 911920, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 911920, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 911936, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 911968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.379732s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.9%)

PHY-1001 : Congestion index: top1 = 58.86, top5 = 52.53, top10 = 49.30, top15 = 47.08.
PHY-3001 : End congestion estimation;  0.658238s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (102.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.534049s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.77042e-05
PHY-3002 : Step(273): len = 714745, overlap = 0
PHY-3002 : Step(274): len = 714745, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 714745, Over = 0
PHY-3001 : End spreading;  0.053761s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.2%)

PHY-3001 : Final: Len = 714745, Over = 0
RUN-1003 : finish command "place -eco" in  4.323583s wall, 4.734375s user + 0.156250s system = 4.890625s CPU (113.1%)

RUN-1004 : used memory is 1152 MB, reserved memory is 1154 MB, peak memory is 1159 MB
RUN-1001 : Eco place succeeded
RUN-1002 : start command "route -eco"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 7930 instances
RUN-1001 : 3845 mslices, 3844 lslices, 144 pads, 58 brams, 29 dsps
RUN-1001 : There are total 19732 nets
RUN-6004 WARNING: There are 5 nets with only 1 pin.
RUN-1001 : 12345 nets have 2 pins
RUN-1001 : 5829 nets have [3 - 5] pins
RUN-1001 : 1238 nets have [6 - 10] pins
RUN-1001 : 165 nets have [11 - 20] pins
RUN-1001 : 130 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
PHY-1001 : 3845 mslices, 3844 lslices, 144 pads, 58 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 19730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 1170, reserve = 1172, peak = 1170.
PHY-1001 : Detailed router is running in eco mode.
PHY-1001 : Refresh detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1025 : Net cam_rst_dup_27 is open after eco import.
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1025 : Net u_camera_init/u_i2c_write/mux7_syn_11 is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/slave_data_1[2] is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/slave_data_1[0] is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/slave_reg_address[6] is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/state_next[2] is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/state_next[1] is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/writedata[2] is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/writedata[0] is open after eco import.
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1025 : Net u_camera_init/u_i2c_write/clk is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/clk_div is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/ready is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/ready_n1_syn_2 is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/sda_n1_syn_2 is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/sda_n1_syn_6 is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/sda_n1_syn_8 is open after eco import.
PHY-1025 : Net u_camera_init/u_i2c_write/sda_n1_syn_53 is open after eco import.
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n20 is skipped due to 0 input or output
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : net u_seg_4/clk_24m will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n20 is skipped due to 0 input or output
PHY-1001 : eco open net = 17
PHY-1001 : Current memory(MB): used = 1181, reserve = 1183, peak = 1181.
PHY-1001 : End build detailed router design. 1.789518s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (100.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 83% nets.
PHY-1022 : len = 1.85587e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.978937s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 1181, reserve = 1183, peak = 1181.
PHY-1001 : End phase 1; 0.985304s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 83% nets.
PHY-1001 : Routed 83% nets.
PHY-1001 : Patch 6 net; 0.106721s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.5%)

PHY-1022 : len = 2.01781e+06, over cnt = 176(0%), over = 177, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 1181, reserve = 1184, peak = 1182.
PHY-1001 : End initial routed; 1.084108s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (99.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/16527(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 3.193841s wall, 3.203125s user + 0.000000s system = 3.203125s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 1183, reserve = 1186, peak = 1183.
PHY-1001 : End phase 2; 4.278009s wall, 4.281250s user + 0.000000s system = 4.281250s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.01781e+06, over cnt = 176(0%), over = 177, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.061538s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.01409e+06, over cnt = 88(0%), over = 88, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.620442s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (103.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.01329e+06, over cnt = 50(0%), over = 50, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.406255s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (103.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.01283e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.290808s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.01298e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.183361s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (110.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.01296e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.144847s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (129.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/16527(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 3.188914s wall, 3.203125s user + 0.000000s system = 3.203125s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 510 feed throughs used by 395 nets
PHY-1001 : End commit to database; 2.200311s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 1186, reserve = 1189, peak = 1186.
PHY-1001 : End phase 3; 7.139626s wall, 7.171875s user + 0.062500s system = 7.234375s CPU (101.3%)

PHY-1001 : Current memory(MB): used = 1186, reserve = 1189, peak = 1186.
PHY-1001 : End export database. 0.059659s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.8%)

PHY-1001 : End detail ECO routing;  14.591710s wall, 14.625000s user + 0.062500s system = 14.687500s CPU (100.7%)

PHY-1001 : Routing violations:
PHY-8023 ERROR: Location: (x5y4_local4), nets: u_camera_init/u_i2c_write/mux7_syn_11 u_camera_init/u_i2c_write/mux8_syn_11
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route -eco" in  15.282466s wall, 15.312500s user + 0.062500s system = 15.375000s CPU (100.6%)

RUN-1004 : used memory is 1181 MB, reserved memory is 1185 MB, peak memory is 1186 MB
RUN-1001 : Eco route succeeded
PHY-1001 : All routing violations have been resolved.
RUN-1003 : finish command "route" in  143.145845s wall, 167.125000s user + 1.296875s system = 168.421875s CPU (117.7%)

RUN-1004 : used memory is 1181 MB, reserved memory is 1185 MB, peak memory is 1186 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                    13435   out of  19600   68.55%
#reg                     6369   out of  19600   32.49%
#le                     14939
  #lut only              8570   out of  14939   57.37%
  #reg only              1504   out of  14939   10.07%
  #lut&reg               4865   out of  14939   32.57%
#dsp                       29   out of     29  100.00%
#bram                      56   out of     64   87.50%
  #bram9k                  44
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            2110
#2        config_inst_syn_9                                          GCLK               config             config_inst.jtck                             942
#3        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         485
#4        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         49
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_60.q1                 26
#6        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         21
#7        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_60.q0                 16
#8        u_seg_4/clk_24m                                            GCLK               pll                u_pll/pll_inst.clkc3                         16
#9        u_image_process/wrreq                                      GCLK               lslice             u_camera_reader/mux14_syn_85.f0              10
#10       u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/reg1_syn_42.f1    10
#11       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             6
#12       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |14939  |9818    |3617    |6369    |58      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |858    |577     |235     |405     |2       |0       |
|    command1                          |command                                    |55     |55      |0       |49      |0       |0       |
|    control1                          |control_interface                          |87     |63      |24      |40      |0       |0       |
|    data_path1                        |sdr_data_path                              |14     |14      |0       |6       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |134    |80      |30      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |134    |80      |30      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |25      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |25      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |132    |89      |30      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |89      |30      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |26      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |33      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |10      |0       |10      |0       |0       |
|  u_cam_vga_out                       |Driver                                     |178    |102     |76      |26      |0       |0       |
|  u_camera_init                       |camera_init                                |567    |552     |15      |92      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |177    |177     |0       |44      |0       |0       |
|  u_camera_reader                     |camera_reader                              |97     |62      |17      |60      |0       |0       |
|  u_image_process                     |image_process                              |9827   |6357    |2712    |3576    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |178    |117     |45      |80      |2       |0       |
|      u_three_martix_4                |three_martix                               |164    |110     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |169    |110     |45      |79      |2       |0       |
|      u_three_martix_3                |three_martix                               |160    |105     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |2266   |1383    |640     |836     |0       |18      |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |4481   |3051    |1199    |1313    |0       |11      |
|      u_Divider_1                     |Divider                                    |168    |97      |32      |96      |0       |0       |
|      u_Divider_2                     |Divider                                    |108    |76      |32      |36      |0       |0       |
|      u_Divider_3                     |Diver_64                                   |454    |251     |86      |263     |0       |0       |
|      u_Divider_4                     |Diver_64                                   |337    |206     |86      |126     |0       |0       |
|      u_Divider_5                     |Diver_64                                   |352    |260     |86      |124     |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |168    |109     |45      |73      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |11     |2       |0       |11      |0       |0       |
|      u_three_martix                  |three_martix                               |157    |107     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |702    |437     |235     |289     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |479    |289     |190     |157     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |82     |52      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |83     |53      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |35      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |46     |26      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |18      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |18      |0       |0       |
|      u_three_martix                  |three_martix                               |223    |148     |45      |132     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |702    |435     |235     |253     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |488    |298     |190     |135     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |23      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |18      |0       |0       |
|      u_three_martix                  |three_martix                               |214    |137     |45      |118     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |408    |264     |87      |223     |0       |0       |
|      u_Divider_1                     |Divider                                    |192    |103     |32      |119     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |170    |79      |41      |142     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |416    |233     |120     |174     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |199    |124     |75      |48      |0       |0       |
|      u_three_martix_2                |three_martix                               |217    |109     |45      |126     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |153    |111     |42      |60      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |35     |23      |5       |23      |0       |0       |
|  u_vga_display                       |vga_display                                |142    |118     |24      |46      |0       |0       |
|  cw_top                              |CW_TOP_WRAPPER                             |3014   |1865    |475     |2067    |0       |0       |
|    wrapper_cwc_top                   |cwc_top                                    |3014   |1865    |475     |2067    |0       |0       |
|      cfg_int_inst                    |cwc_cfg_int                                |1603   |978     |0       |1595    |0       |0       |
|        reg_inst                      |register                                   |1602   |977     |0       |1594    |0       |0       |
|        tap_inst                      |tap                                        |1      |1       |0       |1       |0       |0       |
|      trigger_inst                    |trigger                                    |1411   |887     |475     |472     |0       |0       |
|        bus_inst                      |bus_top                                    |1179   |715     |418     |376     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes   |bus_det                                    |74     |39      |26      |22      |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes  |bus_det                                    |109    |68      |38      |33      |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes  |bus_det                                    |99     |65      |34      |35      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes   |bus_det                                    |196    |106     |66      |65      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes   |bus_det                                    |192    |126     |66      |64      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes   |bus_det                                    |90     |46      |34      |26      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes   |bus_det                                    |93     |59      |34      |29      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes   |bus_det                                    |98     |64      |34      |34      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes   |bus_det                                    |93     |59      |34      |28      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes   |bus_det                                    |48     |28      |20      |11      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes   |bus_det                                    |45     |29      |16      |15      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes   |bus_det                                    |42     |26      |16      |14      |0       |0       |
|        emb_ctrl_inst                 |emb_ctrl                                   |113    |84      |29      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       12265  
    #2          2       3165   
    #3          3       1808   
    #4          4        808   
    #5        5-10      1274   
    #6        11-50      238   
    #7       51-100      10    
    #8       101-500     12    
    #9        >500        3    
  Average     2.44             

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  2.676164s wall, 4.453125s user + 0.031250s system = 4.484375s CPU (167.6%)

RUN-1004 : used memory is 1182 MB, reserved memory is 1185 MB, peak memory is 1240 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 7928
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 19732, pip num: 159767
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 510
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3221 valid insts, and 471029 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100011100110100100000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  10.994987s wall, 138.125000s user + 1.703125s system = 139.828125s CPU (1271.7%)

RUN-1004 : used memory is 1182 MB, reserved memory is 1181 MB, peak memory is 1364 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221103_123934.log"
