#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xaaaae8587b10 .scope module, "top_tb" "top_tb" 2 2;
 .timescale -12 -12;
P_0xaaaae85914d0 .param/l "BANKS" 0 2 19, +C4<00000000000000000000000000001001>;
P_0xaaaae8591510 .param/l "BANK_WIDTH" 1 2 44, +C4<00000000000000000000000000000100>;
P_0xaaaae8591550 .param/l "DELIMITER" 0 2 31, +C4<00000000000000000000000000000011>;
P_0xaaaae8591590 .param/l "EL_GATES" 0 2 25, +C4<00000000000000000000000000000001>;
P_0xaaaae85915d0 .param/l "HI_THRESHOLD" 0 2 22, +C4<00000000000000000000000001001011>;
P_0xaaaae8591610 .param/l "LO_THRESHOLD" 0 2 23, +C4<00000000000000000000000001000110>;
P_0xaaaae8591650 .param/l "NUM_DATA" 0 2 39, +C4<00000000000000000000101011110000>;
P_0xaaaae8591690 .param/l "NUM_JUNK" 0 2 37, +C4<00000000000000000000000011001000>;
P_0xaaaae85916d0 .param/l "NUM_PREA" 0 2 38, +C4<00000000000000000000000001010000>;
P_0xaaaae8591710 .param/l "NUM_ZERO" 0 2 40, +C4<000000000000000000000000000101001>;
P_0xaaaae8591750 .param/l "ONE_IN_X_FLIPPED" 0 2 34, +C4<00000000000000000000000000000000>;
P_0xaaaae8591790 .param/l "ONE_PERIOD" 0 2 27, +C4<00000000000000000000000000001010>;
P_0xaaaae85917d0 .param/l "PREAMBLE" 0 2 35, C4<00000000000000001111111111110000011111000000000011111100000000000000001111111111>;
P_0xaaaae8591810 .param/l "PREAMBLE_MAX_LENGTH" 0 2 20, +C4<00000000000000000000000001010000>;
P_0xaaaae8591850 .param/l "PRE_CORR_WIDTH" 1 2 46, +C4<00000000000000000000000000000111>;
P_0xaaaae8591890 .param/l "PW" 0 2 26, +C4<00000000000000000000000000000010>;
P_0xaaaae85918d0 .param/l "RTCAL" 0 2 29, +C4<00000000000000000000000000010000>;
P_0xaaaae8591910 .param/l "SAMPLING_N" 0 2 18, +C4<00000000000000000000000000000010>;
P_0xaaaae8591950 .param/l "SCALING_BITS" 0 2 24, +C4<00000000000000000000000000000101>;
P_0xaaaae8591990 .param/l "SEED" 0 2 41, +C4<00000000000000000000000000001010>;
P_0xaaaae85919d0 .param/l "SEND_DATA" 1 2 56, C4<10>;
P_0xaaaae8591a10 .param/l "SEND_JUNK" 1 2 56, C4<00>;
P_0xaaaae8591a50 .param/l "SEND_PREA" 1 2 56, C4<01>;
P_0xaaaae8591a90 .param/l "SEND_ZERO" 1 2 56, C4<11>;
P_0xaaaae8591ad0 .param/l "SYMBOL_MAX_LENGTH" 0 2 21, +C4<00000000000000000000000000001101>;
P_0xaaaae8591b10 .param/l "SYM_CORR_WIDTH" 1 2 45, +C4<00000000000000000000000000000100>;
P_0xaaaae8591b50 .param/l "SYM_PERIOD" 0 2 36, C4<1011>;
P_0xaaaae8591b90 .param/l "TRCAL" 0 2 30, +C4<00000000000000000000000000100000>;
P_0xaaaae8591bd0 .param/l "ZERO_PERIOD" 0 2 28, +C4<00000000000000000000000000000110>;
L_0xaaaae85cd4d0 .functor AND 1, v0xaaaae8386610_0, L_0xaaaae85cd3b0, C4<1>, C4<1>;
L_0xaaaae85cd860 .functor AND 1, L_0xaaaae85cd630, L_0xaaaae85cd720, C4<1>, C4<1>;
L_0xaaaae85cd970 .functor AND 1, L_0xaaaae85cd860, v0xaaaae8386610_0, C4<1>, C4<1>;
L_0xaaaae85cdc80 .functor AND 1, L_0xaaaae85cda80, L_0xaaaae85cdb50, C4<1>, C4<1>;
L_0xaaaae85cddc0 .functor AND 1, L_0xaaaae85cdc80, v0xaaaae8386610_0, C4<1>, C4<1>;
v0xaaaae85b0d60_0 .net *"_s12", 0 0, L_0xaaaae85cd630;  1 drivers
L_0xffffb4d304a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaae85b0e40_0 .net/2u *"_s14", 1 0, L_0xffffb4d304a0;  1 drivers
v0xaaaae85b0f20_0 .net *"_s16", 0 0, L_0xaaaae85cd720;  1 drivers
v0xaaaae85b0ff0_0 .net *"_s18", 0 0, L_0xaaaae85cd860;  1 drivers
v0xaaaae85b10b0_0 .net *"_s22", 0 0, L_0xaaaae85cda80;  1 drivers
L_0xffffb4d304e8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xaaaae85b11c0_0 .net/2u *"_s24", 1 0, L_0xffffb4d304e8;  1 drivers
v0xaaaae85b12a0_0 .net *"_s26", 0 0, L_0xaaaae85cdb50;  1 drivers
v0xaaaae85b1360_0 .net *"_s28", 0 0, L_0xaaaae85cdc80;  1 drivers
L_0xffffb4d30458 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaae85b1420_0 .net/2u *"_s6", 1 0, L_0xffffb4d30458;  1 drivers
v0xaaaae85b1500_0 .net *"_s8", 0 0, L_0xaaaae85cd3b0;  1 drivers
v0xaaaae85b15c0_0 .var "clk", 0 0;
v0xaaaae85b1660_0 .net "encoder_rst", 0 0, L_0xaaaae85cd970;  1 drivers
v0xaaaae85b1700_0 .net "fm0", 0 0, v0xaaaae8471900_0;  1 drivers
v0xaaaae85b17d0_0 .var "in_dat", 0 0;
v0xaaaae85b18a0_0 .var "next_state", 1 0;
v0xaaaae85b1940_0 .net "out_dat", 0 0, L_0xaaaae83efaa0;  1 drivers
v0xaaaae85b1a10_0 .net "out_vld", 0 0, L_0xaaaae83f01c0;  1 drivers
v0xaaaae85b1ae0_0 .var "preamble", 79 0;
v0xaaaae85b1b80_0 .var "prev_state", 1 0;
v0xaaaae85b1c40_0 .var/queue "queue";
v0xaaaae85b1d00_0 .net "queue_rst", 0 0, L_0xaaaae85cddc0;  1 drivers
v0xaaaae85b1dc0_0 .var/i "seed", 31 0;
v0xaaaae85b1ea0_0 .var "send_bit", 0 0;
v0xaaaae85b1f70_0 .var/i "send_count", 31 0;
v0xaaaae85b2030_0 .net "send_rdy", 0 0, L_0xaaaae85cd0b0;  1 drivers
v0xaaaae85b2100_0 .var "send_state", 1 0;
v0xaaaae85b21c0_0 .net "send_strobe", 0 0, v0xaaaae8386610_0;  1 drivers
E_0xaaaae83f3a20 .event edge, v0xaaaae85b2100_0, v0xaaaae85b1f70_0;
L_0xaaaae85cd3b0 .cmp/eq 2, v0xaaaae85b2100_0, L_0xffffb4d30458;
L_0xaaaae85cd630 .cmp/ne 2, v0xaaaae85b18a0_0, v0xaaaae85b2100_0;
L_0xaaaae85cd720 .cmp/eq 2, v0xaaaae85b18a0_0, L_0xffffb4d304a0;
L_0xaaaae85cda80 .cmp/ne 2, v0xaaaae85b18a0_0, v0xaaaae85b2100_0;
L_0xaaaae85cdb50 .cmp/eq 2, v0xaaaae85b18a0_0, L_0xffffb4d304e8;
S_0xaaaae8522190 .scope module, "fm0_encoder_u1" "fm0_encoder" 2 108, 3 1 0, S_0xaaaae8587b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "sym_period"
    .port_info 3 /INPUT 1 "in_bit"
    .port_info 4 /OUTPUT 1 "in_rdy"
    .port_info 5 /OUTPUT 1 "out_fm0"
    .port_info 6 /INPUT 1 "out_rdy"
P_0xaaaae8590a10 .param/l "S1" 1 3 11, C4<00>;
P_0xaaaae8590a50 .param/l "S2" 1 3 12, C4<01>;
P_0xaaaae8590a90 .param/l "S3" 1 3 13, C4<10>;
P_0xaaaae8590ad0 .param/l "S4" 1 3 14, C4<11>;
L_0xaaaae85cd0b0 .functor AND 1, L_0xaaaae85cd1d0, L_0xaaaae85cd4d0, C4<1>, C4<1>;
v0xaaaae8530550_0 .net *"_s0", 31 0, L_0xaaaae85ccec0;  1 drivers
v0xaaaae852d500_0 .net *"_s10", 31 0, L_0xaaaae85cd010;  1 drivers
v0xaaaae8576e00_0 .net *"_s12", 0 0, L_0xaaaae85cd1d0;  1 drivers
L_0xffffb4d30380 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8579520_0 .net *"_s3", 27 0, L_0xffffb4d30380;  1 drivers
L_0xffffb4d30530 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0xaaaae8555080_0 .net *"_s4", 31 0, L_0xffffb4d30530;  1 drivers
L_0xffffb4d303c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae8550040_0 .net/2u *"_s8", 31 0, L_0xffffb4d303c8;  1 drivers
v0xaaaae8582f30_0 .net "clk", 0 0, v0xaaaae85b15c0_0;  1 drivers
v0xaaaae8485680_0 .var "curr_symbol", 1 0;
v0xaaaae8485760_0 .net "in_bit", 0 0, v0xaaaae85b1ea0_0;  1 drivers
v0xaaaae8485820_0 .net "in_rdy", 0 0, L_0xaaaae85cd0b0;  alias, 1 drivers
v0xaaaae8471820_0 .var "next_symbol", 1 0;
v0xaaaae8471900_0 .var "out_fm0", 0 0;
v0xaaaae84719c0_0 .net "out_rdy", 0 0, L_0xaaaae85cd4d0;  1 drivers
v0xaaaae8471a80_0 .net "rst", 0 0, L_0xaaaae85cd970;  alias, 1 drivers
v0xaaaae8471b40_0 .var "sample_count", 3 0;
L_0xffffb4d30410 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0xaaaae837af60_0 .net "sym_period", 3 0, L_0xffffb4d30410;  1 drivers
E_0xaaaae83f62e0 .event posedge, v0xaaaae8471a80_0, v0xaaaae8582f30_0;
E_0xaaaae83f6c60 .event edge, v0xaaaae8485680_0, v0xaaaae8485760_0, v0xaaaae8471b40_0, v0xaaaae837af60_0;
L_0xaaaae85ccec0 .concat [ 4 28 0 0], v0xaaaae8471b40_0, L_0xffffb4d30380;
L_0xaaaae85cd010 .arith/sub 32, L_0xffffb4d30530, L_0xffffb4d303c8;
L_0xaaaae85cd1d0 .cmp/eq 32, L_0xaaaae85ccec0, L_0xaaaae85cd010;
S_0xaaaae8535170 .scope module, "strb_gen_u1" "strb_gen" 2 101, 4 2 0, S_0xaaaae8587b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "strobe"
P_0xaaaae837cc60 .param/l "N" 0 4 3, +C4<00000000000000000000000000000010>;
v0xaaaae837b1b0_0 .net "clk", 0 0, v0xaaaae85b15c0_0;  alias, 1 drivers
v0xaaaae837b270_0 .var "counter", 0 0;
L_0xffffb4d30338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae8386570_0 .net "rst", 0 0, L_0xffffb4d30338;  1 drivers
v0xaaaae8386610_0 .var "strobe", 0 0;
E_0xaaaae83f2c20 .event posedge, v0xaaaae8582f30_0;
S_0xaaaae8536010 .scope module, "top_u1" "top" 2 89, 5 5 0, S_0xaaaae8587b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sys_clk"
    .port_info 1 /INPUT 1 "sys_rst"
    .port_info 2 /INPUT 1 "pmod1"
    .port_info 3 /OUTPUT 1 "pmod2"
    .port_info 4 /OUTPUT 1 "pmod3"
    .port_info 5 /OUTPUT 1 "pmod4"
    .port_info 6 /OUTPUT 1 "pmod7"
    .port_info 7 /OUTPUT 1 "pmod8"
    .port_info 8 /OUTPUT 1 "pmod9"
    .port_info 9 /OUTPUT 1 "pmod10"
P_0xaaaae84a8410 .param/l "BANKS" 0 5 7, +C4<00000000000000000000000000001001>;
P_0xaaaae84a8450 .param/l "BANK_WIDTH" 1 5 33, +C4<00000000000000000000000000000100>;
P_0xaaaae84a8490 .param/l "DELIMITER" 0 5 19, +C4<00000000000000000000000000000011>;
P_0xaaaae84a84d0 .param/l "EL_GATES" 0 5 13, +C4<00000000000000000000000000000001>;
P_0xaaaae84a8510 .param/l "HI_THRESHOLD" 0 5 10, +C4<00000000000000000000000001001011>;
P_0xaaaae84a8550 .param/l "LO_THRESHOLD" 0 5 11, +C4<00000000000000000000000001000110>;
P_0xaaaae84a8590 .param/l "ONE_PERIOD" 0 5 15, +C4<00000000000000000000000000001010>;
P_0xaaaae84a85d0 .param/l "PREAMBLE_MAX_LENGTH" 0 5 8, +C4<00000000000000000000000001010000>;
P_0xaaaae84a8610 .param/l "PW" 0 5 14, +C4<00000000000000000000000000000010>;
P_0xaaaae84a8650 .param/l "RTCAL" 0 5 17, +C4<00000000000000000000000000010000>;
P_0xaaaae84a8690 .param/l "SAMPLING_N" 0 5 6, +C4<00000000000000000000000000000010>;
P_0xaaaae84a86d0 .param/l "SCALING_BITS" 0 5 12, +C4<00000000000000000000000000000101>;
P_0xaaaae84a8710 .param/l "SYMBOL_MAX_LENGTH" 0 5 9, +C4<00000000000000000000000000001101>;
P_0xaaaae84a8750 .param/l "TRCAL" 0 5 18, +C4<00000000000000000000000000100000>;
P_0xaaaae84a8790 .param/l "ZERO_PERIOD" 0 5 16, +C4<00000000000000000000000000000110>;
L_0xaaaae83f08e0 .functor BUFZ 1, v0xaaaae85b17d0_0, C4<0>, C4<0>, C4<0>;
L_0xaaaae83eff60 .functor BUFZ 1, v0xaaaae8594eb0_0, C4<0>, C4<0>, C4<0>;
L_0xffffb4d302f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaae83ef840 .functor BUFZ 1, L_0xffffb4d302f0, C4<0>, C4<0>, C4<0>;
L_0xaaaae83efaa0 .functor BUFZ 1, L_0xaaaae85c6a20, C4<0>, C4<0>, C4<0>;
L_0xaaaae83f01c0 .functor BUFZ 1, v0xaaaae8424160_0, C4<0>, C4<0>, C4<0>;
L_0xaaaae858dc70 .functor BUFZ 1, v0xaaaae85b15c0_0, C4<0>, C4<0>, C4<0>;
L_0xaaaae85c6c20 .functor OR 1, L_0xaaaae85c2e90, L_0xaaaae83ef840, C4<0>, C4<0>;
L_0xaaaae85c6f80 .functor OR 1, L_0xaaaae85c2e90, L_0xaaaae83ef840, C4<0>, C4<0>;
L_0xaaaae85cc860 .functor OR 1, L_0xaaaae85cc7c0, L_0xaaaae83ef840, C4<0>, C4<0>;
L_0xaaaae85ccdc0 .functor OR 1, L_0xaaaae85ccd20, L_0xaaaae83ef840, C4<0>, C4<0>;
v0xaaaae85af2c0_0 .net *"_s17", 0 0, L_0xaaaae85cc7c0;  1 drivers
v0xaaaae85af3a0_0 .net *"_s21", 0 0, L_0xaaaae85ccd20;  1 drivers
v0xaaaae85af460_0 .net "bits_detector_out_dat", 0 0, L_0xaaaae85c6a20;  1 drivers
v0xaaaae85af500_0 .net "bits_detector_out_vld", 0 0, v0xaaaae8424160_0;  1 drivers
v0xaaaae85af5a0_0 .net "clk", 0 0, L_0xaaaae858dc70;  1 drivers
v0xaaaae85af640_0 .net "crc16_chk", 0 0, L_0xaaaae85c6e90;  1 drivers
v0xaaaae85af730_0 .net "crc16_val", 15 0, v0xaaaae8498700_0;  1 drivers
v0xaaaae85af7d0_0 .net "crc5_chk", 0 0, L_0xaaaae85cc640;  1 drivers
v0xaaaae85af870_0 .net "crc5_val", 4 0, v0xaaaae838faa0_0;  1 drivers
v0xaaaae85af9a0_0 .net "ctrl_fsm_out_dat", 0 0, v0xaaaae8592a10_0;  1 drivers
v0xaaaae85afa40_0 .net "ctrl_fsm_out_rdy", 0 0, L_0xaaaae85ccc60;  1 drivers
v0xaaaae85afae0_0 .net "frequency_bank", 3 0, L_0xaaaae85c2ff0;  1 drivers
v0xaaaae85afbd0_0 .net "output_pie_preamble", 0 0, L_0xaaaae85cbcd0;  1 drivers
v0xaaaae85afcc0_0 .net "pmod1", 0 0, v0xaaaae85b17d0_0;  1 drivers
o0xffffb4d7d898 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae85afd80_0 .net "pmod10", 0 0, o0xffffb4d7d898;  0 drivers
v0xaaaae85afe40_0 .net "pmod2", 0 0, L_0xaaaae83eff60;  1 drivers
v0xaaaae85aff00_0 .net "pmod3", 0 0, L_0xaaaae83efaa0;  alias, 1 drivers
v0xaaaae85affc0_0 .net "pmod4", 0 0, L_0xaaaae83f01c0;  alias, 1 drivers
o0xffffb4d7d958 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae85b0080_0 .net "pmod7", 0 0, o0xffffb4d7d958;  0 drivers
o0xffffb4d7d988 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae85b0140_0 .net "pmod8", 0 0, o0xffffb4d7d988;  0 drivers
o0xffffb4d7d9b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae85b0200_0 .net "pmod9", 0 0, o0xffffb4d7d9b8;  0 drivers
v0xaaaae85b02c0_0 .net "preamble_detected", 0 0, L_0xaaaae85c2e90;  1 drivers
v0xaaaae85b0360_0 .net "preamble_detector_out_dat", 0 0, v0xaaaae85a9000_0;  1 drivers
v0xaaaae85b0400_0 .net "preamble_detector_out_vld", 0 0, v0xaaaae85add90_0;  1 drivers
v0xaaaae85b04a0_0 .net "receiving", 0 0, L_0xaaaae85c73c0;  1 drivers
v0xaaaae85b0540_0 .net "rst", 0 0, L_0xaaaae83ef840;  1 drivers
v0xaaaae85b05e0_0 .net "rx_in", 0 0, L_0xaaaae83f08e0;  1 drivers
v0xaaaae85b0680_0 .net "sampler_out_dat", 0 0, L_0xaaaae858dce0;  1 drivers
v0xaaaae85b0720_0 .net "sampler_out_vld", 0 0, L_0xaaaae85b2620;  1 drivers
v0xaaaae85b07c0_0 .net "sending", 0 0, L_0xaaaae85c7af0;  1 drivers
v0xaaaae85b0860_0 .net "sys_clk", 0 0, v0xaaaae85b15c0_0;  alias, 1 drivers
v0xaaaae85b0950_0 .net "sys_rst", 0 0, L_0xffffb4d302f0;  1 drivers
v0xaaaae85b09f0_0 .net "tx_out", 0 0, v0xaaaae8594eb0_0;  1 drivers
L_0xaaaae85cc7c0 .reduce/nor L_0xaaaae85c7af0;
L_0xaaaae85ccd20 .reduce/nor L_0xaaaae85c7af0;
S_0xaaaae8537320 .scope module, "bits_detector_u1" "bits_detector" 5 123, 6 3 0, S_0xaaaae8536010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /INPUT 4 "frequency_bank"
    .port_info 5 /OUTPUT 1 "out_dat"
    .port_info 6 /OUTPUT 1 "out_vld"
P_0xaaaae8460c40 .param/l "BANKS" 0 6 5, +C4<00000000000000000000000000001001>;
P_0xaaaae8460c80 .param/l "BANK_WIDTH" 1 6 17, +C4<00000000000000000000000000000100>;
P_0xaaaae8460cc0 .param/l "CORR_WIDTH" 1 6 18, +C4<00000000000000000000000000000100>;
P_0xaaaae8460d00 .param/l "EL_GATES" 0 6 6, +C4<00000000000000000000000000000001>;
P_0xaaaae8460d40 .param/l "ERLY" 1 6 58, C4<11>;
P_0xaaaae8460d80 .param/l "LATE" 1 6 57, C4<01>;
P_0xaaaae8460dc0 .param/l "LENGTH" 0 6 4, +C4<00000000000000000000000000001101>;
P_0xaaaae8460e00 .param/l "ONTIME" 1 6 56, C4<00>;
P_0xaaaae8460e40 .param/l "S1" 1 6 50, C4<00>;
P_0xaaaae8460e80 .param/l "S2" 1 6 51, C4<01>;
P_0xaaaae8460ec0 .param/l "S3" 1 6 52, C4<10>;
P_0xaaaae8460f00 .param/l "S4" 1 6 53, C4<11>;
L_0xaaaae85c5b20 .functor AND 1, L_0xaaaae85c5c30, v0xaaaae8413ce0_0, C4<1>, C4<1>;
L_0xaaaae85c60d0 .functor AND 1, L_0xaaaae85c5f50, v0xaaaae8413ce0_0, C4<1>, C4<1>;
L_0xaaaae85c64b0 .functor AND 1, L_0xaaaae85c65c0, v0xaaaae8413ce0_0, C4<1>, C4<1>;
L_0xaaaae85c6a20 .functor OR 1, L_0xaaaae85c67d0, L_0xaaaae85c6870, C4<0>, C4<0>;
v0xaaaae83f7ef0_0 .net *"_s0", 31 0, L_0xaaaae85c5790;  1 drivers
v0xaaaae83fd680_0 .net *"_s10", 31 0, L_0xaaaae85c5a80;  1 drivers
v0xaaaae83fd760_0 .net *"_s12", 0 0, L_0xaaaae85c5c30;  1 drivers
v0xaaaae83fd800_0 .net *"_s16", 31 0, L_0xaaaae85c5e10;  1 drivers
L_0xffffb4d2f4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae83fd8e0_0 .net *"_s19", 25 0, L_0xffffb4d2f4e0;  1 drivers
L_0xffffb4d2f528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae83fd9c0_0 .net/2u *"_s20", 31 0, L_0xffffb4d2f528;  1 drivers
v0xaaaae8403c50_0 .net *"_s22", 0 0, L_0xaaaae85c5f50;  1 drivers
v0xaaaae8403cf0_0 .net *"_s26", 31 0, L_0xaaaae85c6190;  1 drivers
L_0xffffb4d2f570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8403dd0_0 .net *"_s29", 25 0, L_0xffffb4d2f570;  1 drivers
L_0xffffb4d2f408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8403eb0_0 .net *"_s3", 25 0, L_0xffffb4d2f408;  1 drivers
v0xaaaae8403f90_0 .net *"_s30", 31 0, L_0xaaaae85c6280;  1 drivers
L_0xffffb4d2f5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae84008e0_0 .net *"_s33", 25 0, L_0xffffb4d2f5b8;  1 drivers
L_0xffffb4d2f600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae84009c0_0 .net/2u *"_s34", 31 0, L_0xffffb4d2f600;  1 drivers
v0xaaaae8400aa0_0 .net *"_s36", 31 0, L_0xaaaae85c6410;  1 drivers
v0xaaaae8400b80_0 .net *"_s38", 0 0, L_0xaaaae85c65c0;  1 drivers
v0xaaaae8400c40_0 .net *"_s4", 31 0, L_0xaaaae85c5880;  1 drivers
L_0xffffb4d2f648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaae8410f70_0 .net/2u *"_s44", 1 0, L_0xffffb4d2f648;  1 drivers
v0xaaaae8411140_0 .net *"_s46", 0 0, L_0xaaaae85c67d0;  1 drivers
L_0xffffb4d2f690 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xaaaae8411200_0 .net/2u *"_s48", 1 0, L_0xffffb4d2f690;  1 drivers
v0xaaaae84112e0_0 .net *"_s50", 0 0, L_0xaaaae85c6870;  1 drivers
L_0xffffb4d2f450 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae84132e0_0 .net *"_s7", 25 0, L_0xffffb4d2f450;  1 drivers
L_0xffffb4d2f498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae84133c0_0 .net/2u *"_s8", 31 0, L_0xffffb4d2f498;  1 drivers
v0xaaaae84134a0_0 .var "bit_period", 5 0;
v0xaaaae8413580_0 .var "bit_symbol", 1 0;
v0xaaaae8413660_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae8420e40_0 .net "corr_dat", 15 0, L_0xaaaae85c6b30;  1 drivers
v0xaaaae8420ee0_0 .net "corr_vld", 0 0, v0xaaaae8413ce0_0;  1 drivers
v0xaaaae8420fb0 .array "correlator_lengths", 0 8, 3 0;
v0xaaaae8421050_0 .var "count", 5 0;
v0xaaaae8421110_0 .var "erly_corr", 15 0;
v0xaaaae84211f0_0 .net "erly_strobe", 0 0, L_0xaaaae85c64b0;  1 drivers
v0xaaaae8415450_0 .net "frequency_bank", 3 0, L_0xaaaae85c2ff0;  alias, 1 drivers
v0xaaaae8415510_0 .var "frequency_bank_reg", 3 0;
v0xaaaae8415600_0 .net "in_dat", 0 0, v0xaaaae85a9000_0;  alias, 1 drivers
v0xaaaae84156d0_0 .net "in_vld", 0 0, v0xaaaae85add90_0;  alias, 1 drivers
v0xaaaae84157a0_0 .var "late_corr", 15 0;
v0xaaaae840ee10_0 .net "late_strobe", 0 0, L_0xaaaae85c60d0;  1 drivers
v0xaaaae840eeb0_0 .var "max_sample", 1 0;
v0xaaaae840ef90_0 .var "max_symbol", 1 0;
v0xaaaae840f070_0 .var "ontime_corr", 15 0;
v0xaaaae840f150_0 .net "ontime_strobe", 0 0, L_0xaaaae85c5b20;  1 drivers
v0xaaaae8423db0_0 .net "out_dat", 0 0, L_0xaaaae85c6a20;  alias, 1 drivers
v0xaaaae8423e70_0 .net "out_vld", 0 0, v0xaaaae8424160_0;  alias, 1 drivers
v0xaaaae8423f30_0 .net "rst", 0 0, L_0xaaaae85c6c20;  1 drivers
v0xaaaae8424000_0 .var "update_bit_period", 0 0;
v0xaaaae84240a0_0 .var "update_bit_symbol", 0 0;
v0xaaaae8424160_0 .var "valid", 0 0;
E_0xaaaae83edf10 .event edge, v0xaaaae8413580_0, v0xaaaae840f070_0, v0xaaaae8421110_0, v0xaaaae84157a0_0;
E_0xaaaae83edf80 .event edge, v0xaaaae840f070_0;
L_0xaaaae85c5790 .concat [ 6 26 0 0], v0xaaaae8421050_0, L_0xffffb4d2f408;
L_0xaaaae85c5880 .concat [ 6 26 0 0], v0xaaaae84134a0_0, L_0xffffb4d2f450;
L_0xaaaae85c5a80 .arith/sub 32, L_0xaaaae85c5880, L_0xffffb4d2f498;
L_0xaaaae85c5c30 .cmp/eq 32, L_0xaaaae85c5790, L_0xaaaae85c5a80;
L_0xaaaae85c5e10 .concat [ 6 26 0 0], v0xaaaae8421050_0, L_0xffffb4d2f4e0;
L_0xaaaae85c5f50 .cmp/eq 32, L_0xaaaae85c5e10, L_0xffffb4d2f528;
L_0xaaaae85c6190 .concat [ 6 26 0 0], v0xaaaae8421050_0, L_0xffffb4d2f570;
L_0xaaaae85c6280 .concat [ 6 26 0 0], v0xaaaae84134a0_0, L_0xffffb4d2f5b8;
L_0xaaaae85c6410 .arith/sub 32, L_0xaaaae85c6280, L_0xffffb4d2f600;
L_0xaaaae85c65c0 .cmp/eq 32, L_0xaaaae85c6190, L_0xaaaae85c6410;
L_0xaaaae85c67d0 .cmp/eq 2, v0xaaaae8413580_0, L_0xffffb4d2f648;
L_0xaaaae85c6870 .cmp/eq 2, v0xaaaae8413580_0, L_0xffffb4d2f690;
S_0xaaaae8538630 .scope module, "bits_correlator_u1" "bits_correlator" 6 78, 7 3 0, S_0xaaaae8537320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /INPUT 4 "frequency_bank"
    .port_info 5 /OUTPUT 16 "corr_dat"
    .port_info 6 /OUTPUT 1 "corr_vld"
P_0xaaaae85905c0 .param/l "BANKS" 0 7 5, +C4<00000000000000000000000000001001>;
P_0xaaaae8590600 .param/l "BANK_WIDTH" 1 7 15, +C4<00000000000000000000000000000100>;
P_0xaaaae8590640 .param/l "CORR_WIDTH" 1 7 16, +C4<00000000000000000000000000000100>;
P_0xaaaae8590680 .param/l "LENGTH" 0 7 4, +C4<00000000000000000000000000001101>;
v0xaaaae841aae0_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae8413c00_0 .net "corr_dat", 15 0, L_0xaaaae85c6b30;  alias, 1 drivers
v0xaaaae8413ce0_0 .var "corr_vld", 0 0;
v0xaaaae8413db0 .array "correlator_coeffs", 0 8, 12 0;
v0xaaaae8411a50 .array "correlator_lengths", 0 8, 3 0;
v0xaaaae8411cd0_0 .net "frequency_bank", 3 0, v0xaaaae8415510_0;  1 drivers
v0xaaaae8411db0_0 .net "in_dat", 0 0, v0xaaaae85a9000_0;  alias, 1 drivers
v0xaaaae83fa900_0 .net "in_vld", 0 0, v0xaaaae85add90_0;  alias, 1 drivers
v0xaaaae83fa9c0_0 .var/i "j", 31 0;
v0xaaaae83faaa0_0 .net "rst", 0 0, L_0xaaaae85c6c20;  alias, 1 drivers
v0xaaaae83fab60_0 .var "s1_correlation", 3 0;
v0xaaaae83fac40_0 .var "s2_correlation", 3 0;
v0xaaaae83f7b70_0 .var "s3_correlation", 3 0;
v0xaaaae83f7c50_0 .var "s4_correlation", 3 0;
v0xaaaae83f7d30_0 .var "shift_register", 12 0;
v0xaaaae8411a50_0 .array/port v0xaaaae8411a50, 0;
v0xaaaae8411a50_1 .array/port v0xaaaae8411a50, 1;
E_0xaaaae841a950/0 .event edge, v0xaaaae83fa9c0_0, v0xaaaae8411cd0_0, v0xaaaae8411a50_0, v0xaaaae8411a50_1;
v0xaaaae8411a50_2 .array/port v0xaaaae8411a50, 2;
v0xaaaae8411a50_3 .array/port v0xaaaae8411a50, 3;
v0xaaaae8411a50_4 .array/port v0xaaaae8411a50, 4;
v0xaaaae8411a50_5 .array/port v0xaaaae8411a50, 5;
E_0xaaaae841a950/1 .event edge, v0xaaaae8411a50_2, v0xaaaae8411a50_3, v0xaaaae8411a50_4, v0xaaaae8411a50_5;
v0xaaaae8411a50_6 .array/port v0xaaaae8411a50, 6;
v0xaaaae8411a50_7 .array/port v0xaaaae8411a50, 7;
v0xaaaae8411a50_8 .array/port v0xaaaae8411a50, 8;
E_0xaaaae841a950/2 .event edge, v0xaaaae8411a50_6, v0xaaaae8411a50_7, v0xaaaae8411a50_8, v0xaaaae83fab60_0;
v0xaaaae8413db0_0 .array/port v0xaaaae8413db0, 0;
v0xaaaae8413db0_1 .array/port v0xaaaae8413db0, 1;
E_0xaaaae841a950/3 .event edge, v0xaaaae83f7d30_0, v0xaaaae83fac40_0, v0xaaaae8413db0_0, v0xaaaae8413db0_1;
v0xaaaae8413db0_2 .array/port v0xaaaae8413db0, 2;
v0xaaaae8413db0_3 .array/port v0xaaaae8413db0, 3;
v0xaaaae8413db0_4 .array/port v0xaaaae8413db0, 4;
v0xaaaae8413db0_5 .array/port v0xaaaae8413db0, 5;
E_0xaaaae841a950/4 .event edge, v0xaaaae8413db0_2, v0xaaaae8413db0_3, v0xaaaae8413db0_4, v0xaaaae8413db0_5;
v0xaaaae8413db0_6 .array/port v0xaaaae8413db0, 6;
v0xaaaae8413db0_7 .array/port v0xaaaae8413db0, 7;
v0xaaaae8413db0_8 .array/port v0xaaaae8413db0, 8;
E_0xaaaae841a950/5 .event edge, v0xaaaae8413db0_6, v0xaaaae8413db0_7, v0xaaaae8413db0_8, v0xaaaae83f7b70_0;
E_0xaaaae841a950/6 .event edge, v0xaaaae83f7c50_0;
E_0xaaaae841a950 .event/or E_0xaaaae841a950/0, E_0xaaaae841a950/1, E_0xaaaae841a950/2, E_0xaaaae841a950/3, E_0xaaaae841a950/4, E_0xaaaae841a950/5, E_0xaaaae841a950/6;
E_0xaaaae841aa80 .event posedge, v0xaaaae841aae0_0;
L_0xaaaae85c6b30 .concat [ 4 4 4 4], v0xaaaae83fab60_0, v0xaaaae83fac40_0, v0xaaaae83f7b70_0, v0xaaaae83f7c50_0;
S_0xaaaae85799f0 .scope module, "crc16_u1" "crc16" 5 133, 8 5 0, S_0xaaaae8536010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 16 "crc"
    .port_info 5 /OUTPUT 1 "chk"
P_0xaaaae858ec50 .param/l "PRESET" 0 8 6, C4<1111111111111111>;
P_0xaaaae858ec90 .param/l "RESIDUE" 0 8 7, C4<0001110100001111>;
L_0xaaaae85c6dd0 .functor XOR 1, L_0xaaaae85c6a20, L_0xaaaae85c6ce0, C4<0>, C4<0>;
v0xaaaae8389e80_0 .net *"_s1", 0 0, L_0xaaaae85c6ce0;  1 drivers
L_0xffffb4d2f6d8 .functor BUFT 1, C4<0001110100001111>, C4<0>, C4<0>, C4<0>;
v0xaaaae8389f80_0 .net/2u *"_s4", 15 0, L_0xffffb4d2f6d8;  1 drivers
v0xaaaae838a060_0 .net "chk", 0 0, L_0xaaaae85c6e90;  alias, 1 drivers
v0xaaaae8498660_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae8498700_0 .var "crc", 15 0;
v0xaaaae8498830_0 .net "in_dat", 0 0, L_0xaaaae85c6a20;  alias, 1 drivers
v0xaaaae84988d0_0 .net "in_vld", 0 0, v0xaaaae8424160_0;  alias, 1 drivers
v0xaaaae8498970_0 .net "inv", 0 0, L_0xaaaae85c6dd0;  1 drivers
v0xaaaae8351380_0 .net "rst", 0 0, L_0xaaaae85c6f80;  1 drivers
L_0xaaaae85c6ce0 .part v0xaaaae8498700_0, 15, 1;
L_0xaaaae85c6e90 .cmp/eq 16, v0xaaaae8498700_0, L_0xffffb4d2f6d8;
S_0xaaaae8580a10 .scope module, "crc5_u1" "crc5" 5 156, 9 5 0, S_0xaaaae8536010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 5 "crc"
    .port_info 5 /OUTPUT 1 "chk"
P_0xaaaae858ffa0 .param/l "PRESET" 0 9 6, C4<01001>;
P_0xaaaae858ffe0 .param/l "RESIDUE" 0 9 7, C4<00000>;
L_0xaaaae85cc1c0 .functor XOR 1, v0xaaaae8592a10_0, L_0xaaaae85cc120, C4<0>, C4<0>;
v0xaaaae8351690_0 .net *"_s1", 0 0, L_0xaaaae85cc120;  1 drivers
L_0xffffb4d30218 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8351770_0 .net/2u *"_s4", 4 0, L_0xffffb4d30218;  1 drivers
v0xaaaae838f930_0 .net "chk", 0 0, L_0xaaaae85cc640;  alias, 1 drivers
v0xaaaae838fa00_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae838faa0_0 .var "crc", 4 0;
v0xaaaae838fbd0_0 .net "in_dat", 0 0, v0xaaaae8592a10_0;  alias, 1 drivers
v0xaaaae838fc90_0 .net "in_vld", 0 0, L_0xaaaae85ccc60;  alias, 1 drivers
v0xaaaae838d090_0 .net "inv", 0 0, L_0xaaaae85cc1c0;  1 drivers
v0xaaaae838d150_0 .net "rst", 0 0, L_0xaaaae85cc860;  1 drivers
L_0xaaaae85cc120 .part v0xaaaae838faa0_0, 4, 1;
L_0xaaaae85cc640 .cmp/eq 5, v0xaaaae838faa0_0, L_0xffffb4d30218;
S_0xaaaae838d2d0 .scope module, "ctrl_fsm_u1" "ctrl_fsm" 5 142, 10 1 0, S_0xaaaae8536010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /INPUT 1 "crc16_chk"
    .port_info 5 /INPUT 5 "crc5_val"
    .port_info 6 /OUTPUT 1 "out_dat"
    .port_info 7 /INPUT 1 "out_rdy"
    .port_info 8 /OUTPUT 1 "sending"
    .port_info 9 /OUTPUT 1 "receiving"
    .port_info 10 /OUTPUT 1 "output_pie_preamble"
P_0xaaaae8591c20 .param/l "ACK_BITS" 0 10 4, +C4<00000000000000000000000000010010>;
P_0xaaaae8591c60 .param/l "ACK_CMD" 1 10 54, C4<01>;
P_0xaaaae8591ca0 .param/l "CMD_CRC" 1 10 64, C4<10000>;
P_0xaaaae8591ce0 .param/l "CMD_DR" 1 10 57, C4<0>;
P_0xaaaae8591d20 .param/l "CMD_M" 1 10 58, C4<00>;
P_0xaaaae8591d60 .param/l "CMD_Q" 1 10 63, C4<0000>;
P_0xaaaae8591da0 .param/l "CMD_SELECT" 1 10 60, C4<00>;
P_0xaaaae8591de0 .param/l "CMD_SESSION" 1 10 61, C4<00>;
P_0xaaaae8591e20 .param/l "CMD_TARGET" 1 10 62, C4<0>;
P_0xaaaae8591e60 .param/l "CMD_TREXT" 1 10 59, C4<0>;
P_0xaaaae8591ea0 .param/l "EPC_BITS" 0 10 5, +C4<00000000000000000000000000010000>;
P_0xaaaae8591ee0 .param/l "EPC_TIMEOUT" 0 10 9, +C4<00000000000000000100111000100000>;
P_0xaaaae8591f20 .param/l "IDLE" 1 10 31, C4<110>;
P_0xaaaae8591f60 .param/l "IDLE_TIMEOUT" 0 10 10, +C4<00000000000000000000000111110100>;
P_0xaaaae8591fa0 .param/l "NAK_BITS" 0 10 7, +C4<00000000000000000000000000001000>;
P_0xaaaae8591fe0 .param/l "NAK_CMD" 1 10 56, C4<11000000>;
P_0xaaaae8592020 .param/l "QRY_BITS" 0 10 2, +C4<00000000000000000000000000010001>;
P_0xaaaae8592060 .param/l "QRY_CMD" 1 10 53, C4<1000>;
P_0xaaaae85920a0 .param/l "RCV_EPC" 1 10 28, C4<011>;
P_0xaaaae85920e0 .param/l "RCV_RN16" 1 10 26, C4<001>;
P_0xaaaae8592120 .param/l "REP_BITS" 0 10 6, +C4<00000000000000000000000000000100>;
P_0xaaaae8592160 .param/l "REP_CMD" 1 10 55, C4<00>;
P_0xaaaae85921a0 .param/l "RN16_BITS" 0 10 3, +C4<00000000000000000000000000010000>;
P_0xaaaae85921e0 .param/l "RN16_TIMEOUT" 0 10 8, +C4<00000000000000000000001111101000>;
P_0xaaaae8592220 .param/l "SND_ACK" 1 10 27, C4<010>;
P_0xaaaae8592260 .param/l "SND_NAK" 1 10 30, C4<101>;
P_0xaaaae85922a0 .param/l "SND_QRY" 1 10 25, C4<000>;
P_0xaaaae85922e0 .param/l "SND_REP" 1 10 29, C4<100>;
L_0xaaaae85c73c0 .functor OR 1, L_0xaaaae85c71e0, L_0xaaaae85c7280, C4<0>, C4<0>;
L_0xaaaae85c76b0 .functor OR 1, L_0xaaaae85c7520, L_0xaaaae85c7610, C4<0>, C4<0>;
L_0xaaaae85c78b0 .functor OR 1, L_0xaaaae85c76b0, L_0xaaaae85c77c0, C4<0>, C4<0>;
L_0xaaaae85c7af0 .functor OR 1, L_0xaaaae85c78b0, L_0xaaaae85c79c0, C4<0>, C4<0>;
L_0xaaaae85c81d0 .functor AND 1, L_0xaaaae85c7f50, L_0xaaaae85c80e0, C4<1>, C4<1>;
L_0xaaaae85c86d0 .functor AND 1, L_0xaaaae85c8430, L_0xaaaae85c8570, C4<1>, C4<1>;
L_0xaaaae85c8820 .functor OR 1, L_0xaaaae85c81d0, L_0xaaaae85c86d0, C4<0>, C4<0>;
L_0xaaaae85c8660 .functor AND 1, L_0xaaaae85c8a20, L_0xaaaae85c8be0, C4<1>, C4<1>;
L_0xaaaae85c8dc0 .functor OR 1, L_0xaaaae85c8820, L_0xaaaae85c8660, C4<0>, C4<0>;
L_0xaaaae85c9600 .functor AND 1, L_0xaaaae85c9190, L_0xaaaae85c9410, C4<1>, C4<1>;
L_0xaaaae85c9770 .functor AND 1, L_0xaaaae85c9600, L_0xaaaae85ccc60, C4<1>, C4<1>;
L_0xaaaae85c9b20 .functor AND 1, L_0xaaaae85c9280, L_0xaaaae85c99e0, C4<1>, C4<1>;
L_0xaaaae85ca170 .functor AND 1, L_0xaaaae85c9ca0, L_0xaaaae85c9f50, C4<1>, C4<1>;
L_0xaaaae85ca280 .functor AND 1, L_0xaaaae85ca170, L_0xaaaae85ccc60, C4<1>, C4<1>;
L_0xaaaae85c9c30 .functor AND 1, L_0xaaaae85ca3c0, L_0xaaaae85cad30, C4<1>, C4<1>;
L_0xaaaae85cb000 .functor AND 1, L_0xaaaae85caf10, L_0xaaaae85cb210, C4<1>, C4<1>;
L_0xaaaae85cb510 .functor AND 1, L_0xaaaae85cb000, L_0xaaaae85ccc60, C4<1>, C4<1>;
L_0xaaaae85cba60 .functor AND 1, L_0xaaaae85cb5d0, L_0xaaaae85cb8f0, C4<1>, C4<1>;
L_0xaaaae85cbc10 .functor AND 1, L_0xaaaae85cba60, L_0xaaaae85ccc60, C4<1>, C4<1>;
L_0xffffb4d2f720 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaae839d160_0 .net/2u *"_s0", 2 0, L_0xffffb4d2f720;  1 drivers
L_0xffffb4d2f7b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaae839a580_0 .net/2u *"_s10", 2 0, L_0xffffb4d2f7b0;  1 drivers
L_0xffffb4d2fcc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaae839a660_0 .net/2u *"_s102", 2 0, L_0xffffb4d2fcc0;  1 drivers
v0xaaaae839a750_0 .net *"_s104", 0 0, L_0xaaaae85c9280;  1 drivers
v0xaaaae839a810_0 .net *"_s106", 31 0, L_0xaaaae85c97e0;  1 drivers
L_0xffffb4d2fd08 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae839a940_0 .net *"_s109", 21 0, L_0xffffb4d2fd08;  1 drivers
L_0xffffb4d2fd50 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0xaaaae839e1d0_0 .net/2u *"_s110", 31 0, L_0xffffb4d2fd50;  1 drivers
v0xaaaae839e2b0_0 .net *"_s112", 0 0, L_0xaaaae85c99e0;  1 drivers
L_0xffffb4d2fd98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xaaaae839e370_0 .net/2u *"_s116", 2 0, L_0xffffb4d2fd98;  1 drivers
v0xaaaae839e450_0 .net *"_s118", 0 0, L_0xaaaae85c9ca0;  1 drivers
v0xaaaae839e510_0 .net *"_s12", 0 0, L_0xaaaae85c7520;  1 drivers
v0xaaaae839e5d0_0 .net *"_s120", 31 0, L_0xaaaae85c9e60;  1 drivers
L_0xffffb4d2fde0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae839b950_0 .net *"_s123", 21 0, L_0xffffb4d2fde0;  1 drivers
L_0xffffb4d2fe28 .functor BUFT 1, C4<00000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0xaaaae839ba10_0 .net/2u *"_s124", 31 0, L_0xffffb4d2fe28;  1 drivers
v0xaaaae839baf0_0 .net *"_s126", 0 0, L_0xaaaae85c9f50;  1 drivers
v0xaaaae839bbb0_0 .net *"_s128", 0 0, L_0xaaaae85ca170;  1 drivers
L_0xffffb4d2fe70 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xaaaae839bc70_0 .net/2u *"_s132", 2 0, L_0xffffb4d2fe70;  1 drivers
v0xaaaae83a2920_0 .net *"_s134", 0 0, L_0xaaaae85ca3c0;  1 drivers
v0xaaaae83a29e0_0 .net *"_s136", 31 0, L_0xaaaae85ca4b0;  1 drivers
L_0xffffb4d2feb8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae83a2ac0_0 .net *"_s139", 21 0, L_0xffffb4d2feb8;  1 drivers
L_0xffffb4d2f7f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xaaaae83a2ba0_0 .net/2u *"_s14", 2 0, L_0xffffb4d2f7f8;  1 drivers
L_0xffffb4d2ff00 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xaaaae839bd30_0 .net/2u *"_s140", 31 0, L_0xffffb4d2ff00;  1 drivers
v0xaaaae839f6c0_0 .net *"_s142", 31 0, L_0xaaaae85ca640;  1 drivers
L_0xffffb4d2ff48 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae839f7a0_0 .net *"_s145", 26 0, L_0xffffb4d2ff48;  1 drivers
L_0xffffb4d2ff90 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xaaaae839f880_0 .net/2u *"_s146", 31 0, L_0xffffb4d2ff90;  1 drivers
v0xaaaae839f960_0 .net *"_s149", 31 0, L_0xaaaae85ca730;  1 drivers
v0xaaaae839fa40_0 .net *"_s150", 31 0, L_0xaaaae85ca970;  1 drivers
L_0xffffb4d2ffd8 .functor BUFT 1, C4<11111111111111111111111111110001>, C4<0>, C4<0>, C4<0>;
v0xaaaae83a4120_0 .net/2u *"_s152", 31 0, L_0xffffb4d2ffd8;  1 drivers
v0xaaaae83a41e0_0 .net *"_s154", 31 0, L_0xaaaae85caab0;  1 drivers
v0xaaaae83a42c0_0 .net *"_s156", 0 0, L_0xaaaae85cad30;  1 drivers
v0xaaaae83a4380_0 .net *"_s16", 0 0, L_0xaaaae85c7610;  1 drivers
L_0xffffb4d30020 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0xaaaae83a4440_0 .net/2u *"_s160", 2 0, L_0xffffb4d30020;  1 drivers
v0xaaaae83a4520_0 .net *"_s162", 0 0, L_0xaaaae85caf10;  1 drivers
v0xaaaae83a1220_0 .net *"_s164", 31 0, L_0xaaaae85cb120;  1 drivers
L_0xffffb4d30068 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae83a1300_0 .net *"_s167", 21 0, L_0xffffb4d30068;  1 drivers
L_0xffffb4d300b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae83a13e0_0 .net/2u *"_s168", 31 0, L_0xffffb4d300b0;  1 drivers
v0xaaaae8399390_0 .net *"_s170", 0 0, L_0xaaaae85cb210;  1 drivers
v0xaaaae8399450_0 .net *"_s172", 0 0, L_0xaaaae85cb000;  1 drivers
L_0xffffb4d300f8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xaaaae8399510_0 .net/2u *"_s176", 2 0, L_0xffffb4d300f8;  1 drivers
v0xaaaae83995f0_0 .net *"_s178", 0 0, L_0xaaaae85cb5d0;  1 drivers
v0xaaaae83996b0_0 .net *"_s18", 0 0, L_0xaaaae85c76b0;  1 drivers
v0xaaaae8398460_0 .net *"_s180", 31 0, L_0xaaaae85cb6c0;  1 drivers
L_0xffffb4d30140 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8398540_0 .net *"_s183", 21 0, L_0xffffb4d30140;  1 drivers
L_0xffffb4d30188 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaae8398620_0 .net/2u *"_s184", 31 0, L_0xffffb4d30188;  1 drivers
v0xaaaae8398700_0 .net *"_s186", 0 0, L_0xaaaae85cb8f0;  1 drivers
v0xaaaae83987c0_0 .net *"_s188", 0 0, L_0xaaaae85cba60;  1 drivers
L_0xffffb4d301d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8395330_0 .net/2u *"_s192", 2 0, L_0xffffb4d301d0;  1 drivers
v0xaaaae8395410_0 .net *"_s2", 0 0, L_0xaaaae85c71e0;  1 drivers
L_0xffffb4d2f840 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0xaaaae83954d0_0 .net/2u *"_s20", 2 0, L_0xffffb4d2f840;  1 drivers
v0xaaaae83955b0_0 .net *"_s22", 0 0, L_0xaaaae85c77c0;  1 drivers
v0xaaaae8395670_0 .net *"_s24", 0 0, L_0xaaaae85c78b0;  1 drivers
L_0xffffb4d2f888 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xaaaae8395730_0 .net/2u *"_s26", 2 0, L_0xffffb4d2f888;  1 drivers
v0xaaaae83921b0_0 .net *"_s28", 0 0, L_0xaaaae85c79c0;  1 drivers
v0xaaaae8392270_0 .net *"_s32", 31 0, L_0xaaaae85c7c50;  1 drivers
L_0xffffb4d2f8d0 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8392350_0 .net *"_s35", 17 0, L_0xffffb4d2f8d0;  1 drivers
L_0xffffb4d2f918 .functor BUFT 1, C4<00000000000000000000000111110100>, C4<0>, C4<0>, C4<0>;
v0xaaaae8392430_0 .net/2u *"_s36", 31 0, L_0xffffb4d2f918;  1 drivers
v0xaaaae8392510_0 .net *"_s38", 0 0, L_0xaaaae85c7f50;  1 drivers
L_0xffffb4d2f768 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xaaaae8396c80_0 .net/2u *"_s4", 2 0, L_0xffffb4d2f768;  1 drivers
L_0xffffb4d2f960 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0xaaaae8396d60_0 .net/2u *"_s40", 2 0, L_0xffffb4d2f960;  1 drivers
v0xaaaae8396e40_0 .net *"_s42", 0 0, L_0xaaaae85c80e0;  1 drivers
v0xaaaae8396f00_0 .net *"_s44", 0 0, L_0xaaaae85c81d0;  1 drivers
v0xaaaae8396fc0_0 .net *"_s46", 31 0, L_0xaaaae85c82e0;  1 drivers
L_0xffffb4d2f9a8 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8393b50_0 .net *"_s49", 17 0, L_0xffffb4d2f9a8;  1 drivers
L_0xffffb4d2f9f0 .functor BUFT 1, C4<00000000000000000100111000100000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8393c30_0 .net/2u *"_s50", 31 0, L_0xffffb4d2f9f0;  1 drivers
v0xaaaae8393d10_0 .net *"_s52", 0 0, L_0xaaaae85c8430;  1 drivers
L_0xffffb4d2fa38 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xaaaae8393dd0_0 .net/2u *"_s54", 2 0, L_0xffffb4d2fa38;  1 drivers
v0xaaaae8393eb0_0 .net *"_s56", 0 0, L_0xaaaae85c8570;  1 drivers
v0xaaaae838be60_0 .net *"_s58", 0 0, L_0xaaaae85c86d0;  1 drivers
v0xaaaae838bf20_0 .net *"_s6", 0 0, L_0xaaaae85c7280;  1 drivers
v0xaaaae838bfe0_0 .net *"_s60", 0 0, L_0xaaaae85c8820;  1 drivers
v0xaaaae838c0a0_0 .net *"_s62", 31 0, L_0xaaaae85c8930;  1 drivers
L_0xffffb4d2fa80 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae838c180_0 .net *"_s65", 17 0, L_0xffffb4d2fa80;  1 drivers
L_0xffffb4d2fac8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0xaaaae838c260_0 .net/2u *"_s66", 31 0, L_0xffffb4d2fac8;  1 drivers
v0xaaaae838af70_0 .net *"_s68", 0 0, L_0xaaaae85c8a20;  1 drivers
L_0xffffb4d2fb10 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaae838b030_0 .net/2u *"_s70", 2 0, L_0xffffb4d2fb10;  1 drivers
v0xaaaae838b110_0 .net *"_s72", 0 0, L_0xaaaae85c8be0;  1 drivers
v0xaaaae838b1d0_0 .net *"_s74", 0 0, L_0xaaaae85c8660;  1 drivers
v0xaaaae838b290_0 .net *"_s78", 31 0, L_0xaaaae85c8ed0;  1 drivers
L_0xffffb4d2fb58 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae838b370_0 .net *"_s81", 24 0, L_0xffffb4d2fb58;  1 drivers
L_0xffffb4d2fba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8406ff0_0 .net/2u *"_s82", 31 0, L_0xffffb4d2fba0;  1 drivers
L_0xffffb4d2fbe8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaae84070d0_0 .net/2u *"_s86", 2 0, L_0xffffb4d2fbe8;  1 drivers
v0xaaaae84071b0_0 .net *"_s88", 0 0, L_0xaaaae85c9190;  1 drivers
v0xaaaae8407270_0 .net *"_s90", 31 0, L_0xaaaae85c9320;  1 drivers
L_0xffffb4d2fc30 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8407350_0 .net *"_s93", 21 0, L_0xffffb4d2fc30;  1 drivers
L_0xffffb4d2fc78 .functor BUFT 1, C4<00000000000000000000000000010101>, C4<0>, C4<0>, C4<0>;
v0xaaaae8354170_0 .net/2u *"_s94", 31 0, L_0xffffb4d2fc78;  1 drivers
v0xaaaae8354250_0 .net *"_s96", 0 0, L_0xaaaae85c9410;  1 drivers
v0xaaaae8354310_0 .net *"_s98", 0 0, L_0xaaaae85c9600;  1 drivers
v0xaaaae83543d0_0 .var "ack_command", 0 17;
v0xaaaae83544b0_0 .net "ack_sent", 0 0, L_0xaaaae85ca280;  1 drivers
v0xaaaae8354570_0 .var "bits_counter", 9 0;
v0xaaaae8592330_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae85923d0_0 .net "crc16_chk", 0 0, L_0xaaaae85c6e90;  alias, 1 drivers
v0xaaaae8592470_0 .net "crc5_val", 4 0, v0xaaaae838faa0_0;  alias, 1 drivers
v0xaaaae8592510_0 .var "epc_len", 4 0;
v0xaaaae85925b0_0 .net "epc_rcvd", 0 0, L_0xaaaae85c9c30;  1 drivers
v0xaaaae8592650_0 .var "epc_val", 511 0;
v0xaaaae85926f0_0 .net "in_dat", 0 0, L_0xaaaae85c6a20;  alias, 1 drivers
v0xaaaae8592790_0 .net "in_vld", 0 0, v0xaaaae8424160_0;  alias, 1 drivers
v0xaaaae8592830_0 .var "nak_command", 0 7;
v0xaaaae85928d0_0 .net "nak_sent", 0 0, L_0xaaaae85cbc10;  1 drivers
v0xaaaae8592970_0 .var "next_state", 2 0;
v0xaaaae8592a10_0 .var "out_dat", 0 0;
v0xaaaae8592ab0_0 .net "out_rdy", 0 0, L_0xaaaae85ccc60;  alias, 1 drivers
v0xaaaae8592b50_0 .net "output_pie_preamble", 0 0, L_0xaaaae85cbcd0;  alias, 1 drivers
v0xaaaae8592bf0_0 .var "qry_command", 0 21;
v0xaaaae8592c90_0 .net "qry_sent", 0 0, L_0xaaaae85c9770;  1 drivers
v0xaaaae8592d30_0 .net "receiving", 0 0, L_0xaaaae85c73c0;  alias, 1 drivers
v0xaaaae8592dd0_0 .var "rep_command", 0 3;
v0xaaaae8592e90_0 .net "rep_sent", 0 0, L_0xaaaae85cb510;  1 drivers
v0xaaaae8592f50_0 .net "rn16_rcvd", 0 0, L_0xaaaae85c9b20;  1 drivers
v0xaaaae8593010_0 .net "rst", 0 0, L_0xaaaae83ef840;  alias, 1 drivers
v0xaaaae85930d0_0 .net "sending", 0 0, L_0xaaaae85c7af0;  alias, 1 drivers
v0xaaaae8593190_0 .var "slot_counter", 6 0;
v0xaaaae8593270_0 .var "state", 2 0;
v0xaaaae8593350_0 .net "still_querying", 0 0, L_0xaaaae85c9050;  1 drivers
v0xaaaae8593410_0 .var "time_counter", 13 0;
v0xaaaae85934f0_0 .net "timeout", 0 0, L_0xaaaae85c8dc0;  1 drivers
E_0xaaaae8590b60/0 .event edge, v0xaaaae8593270_0, v0xaaaae8592bf0_0, v0xaaaae83543d0_0, v0xaaaae8592dd0_0;
E_0xaaaae8590b60/1 .event edge, v0xaaaae8592830_0;
E_0xaaaae8590b60 .event/or E_0xaaaae8590b60/0, E_0xaaaae8590b60/1;
E_0xaaaae839d0c0/0 .event edge, v0xaaaae8593270_0, v0xaaaae8592c90_0, v0xaaaae83544b0_0, v0xaaaae8592e90_0;
E_0xaaaae839d0c0/1 .event edge, v0xaaaae85928d0_0, v0xaaaae85934f0_0, v0xaaaae8592f50_0, v0xaaaae8593190_0;
E_0xaaaae839d0c0/2 .event edge, v0xaaaae85925b0_0, v0xaaaae838a060_0;
E_0xaaaae839d0c0 .event/or E_0xaaaae839d0c0/0, E_0xaaaae839d0c0/1, E_0xaaaae839d0c0/2;
L_0xaaaae85c71e0 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2f720;
L_0xaaaae85c7280 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2f768;
L_0xaaaae85c7520 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2f7b0;
L_0xaaaae85c7610 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2f7f8;
L_0xaaaae85c77c0 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2f840;
L_0xaaaae85c79c0 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2f888;
L_0xaaaae85c7c50 .concat [ 14 18 0 0], v0xaaaae8593410_0, L_0xffffb4d2f8d0;
L_0xaaaae85c7f50 .cmp/eq 32, L_0xaaaae85c7c50, L_0xffffb4d2f918;
L_0xaaaae85c80e0 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2f960;
L_0xaaaae85c82e0 .concat [ 14 18 0 0], v0xaaaae8593410_0, L_0xffffb4d2f9a8;
L_0xaaaae85c8430 .cmp/eq 32, L_0xaaaae85c82e0, L_0xffffb4d2f9f0;
L_0xaaaae85c8570 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2fa38;
L_0xaaaae85c8930 .concat [ 14 18 0 0], v0xaaaae8593410_0, L_0xffffb4d2fa80;
L_0xaaaae85c8a20 .cmp/eq 32, L_0xaaaae85c8930, L_0xffffb4d2fac8;
L_0xaaaae85c8be0 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2fb10;
L_0xaaaae85c8ed0 .concat [ 7 25 0 0], v0xaaaae8593190_0, L_0xffffb4d2fb58;
L_0xaaaae85c9050 .cmp/ne 32, L_0xaaaae85c8ed0, L_0xffffb4d2fba0;
L_0xaaaae85c9190 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2fbe8;
L_0xaaaae85c9320 .concat [ 10 22 0 0], v0xaaaae8354570_0, L_0xffffb4d2fc30;
L_0xaaaae85c9410 .cmp/eq 32, L_0xaaaae85c9320, L_0xffffb4d2fc78;
L_0xaaaae85c9280 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2fcc0;
L_0xaaaae85c97e0 .concat [ 10 22 0 0], v0xaaaae8354570_0, L_0xffffb4d2fd08;
L_0xaaaae85c99e0 .cmp/eq 32, L_0xaaaae85c97e0, L_0xffffb4d2fd50;
L_0xaaaae85c9ca0 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2fd98;
L_0xaaaae85c9e60 .concat [ 10 22 0 0], v0xaaaae8354570_0, L_0xffffb4d2fde0;
L_0xaaaae85c9f50 .cmp/eq 32, L_0xaaaae85c9e60, L_0xffffb4d2fe28;
L_0xaaaae85ca3c0 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d2fe70;
L_0xaaaae85ca4b0 .concat [ 10 22 0 0], v0xaaaae8354570_0, L_0xffffb4d2feb8;
L_0xaaaae85ca640 .concat [ 5 27 0 0], v0xaaaae8592510_0, L_0xffffb4d2ff48;
L_0xaaaae85ca730 .arith/mult 32, L_0xaaaae85ca640, L_0xffffb4d2ff90;
L_0xaaaae85ca970 .arith/sum 32, L_0xffffb4d2ff00, L_0xaaaae85ca730;
L_0xaaaae85caab0 .arith/sub 32, L_0xaaaae85ca970, L_0xffffb4d2ffd8;
L_0xaaaae85cad30 .cmp/eq 32, L_0xaaaae85ca4b0, L_0xaaaae85caab0;
L_0xaaaae85caf10 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d30020;
L_0xaaaae85cb120 .concat [ 10 22 0 0], v0xaaaae8354570_0, L_0xffffb4d30068;
L_0xaaaae85cb210 .cmp/eq 32, L_0xaaaae85cb120, L_0xffffb4d300b0;
L_0xaaaae85cb5d0 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d300f8;
L_0xaaaae85cb6c0 .concat [ 10 22 0 0], v0xaaaae8354570_0, L_0xffffb4d30140;
L_0xaaaae85cb8f0 .cmp/eq 32, L_0xaaaae85cb6c0, L_0xffffb4d30188;
L_0xaaaae85cbcd0 .cmp/eq 3, v0xaaaae8593270_0, L_0xffffb4d301d0;
S_0xaaaae8593710 .scope module, "pie_encoder_u1" "pie_encoder" 5 173, 11 1 0, S_0xaaaae8536010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_bit"
    .port_info 3 /OUTPUT 1 "in_rdy"
    .port_info 4 /OUTPUT 1 "out_pie"
    .port_info 5 /INPUT 1 "output_pie_preamble"
P_0xaaaae8593930 .param/l "COUNT_WIDTH" 1 11 18, +C4<00000000000000000000000000000101>;
P_0xaaaae8593970 .param/l "DELIMITER" 0 11 8, +C4<00000000000000000000000000000011>;
P_0xaaaae85939b0 .param/l "ONE_PERIOD" 0 11 4, +C4<00000000000000000000000000001010>;
P_0xaaaae85939f0 .param/l "PW" 0 11 3, +C4<00000000000000000000000000000010>;
P_0xaaaae8593a30 .param/l "RTCAL" 0 11 6, +C4<00000000000000000000000000010000>;
P_0xaaaae8593a70 .param/l "STATE_DATA_ONE" 1 11 21, C4<001>;
P_0xaaaae8593ab0 .param/l "STATE_DATA_ZERO" 1 11 20, C4<000>;
P_0xaaaae8593af0 .param/l "STATE_DELIMITER" 1 11 22, C4<010>;
P_0xaaaae8593b30 .param/l "STATE_IDLE" 1 11 26, C4<110>;
P_0xaaaae8593b70 .param/l "STATE_RTCAL" 1 11 24, C4<100>;
P_0xaaaae8593bb0 .param/l "STATE_SYNC_ZERO" 1 11 23, C4<011>;
P_0xaaaae8593bf0 .param/l "STATE_TRCAL" 1 11 25, C4<101>;
P_0xaaaae8593c30 .param/l "TRCAL" 0 11 7, +C4<00000000000000000000000000100000>;
P_0xaaaae8593c70 .param/l "ZERO_PERIOD" 0 11 5, +C4<00000000000000000000000000000110>;
L_0xaaaae85ccb50 .functor OR 1, L_0xaaaae85cc920, L_0xaaaae85cca10, C4<0>, C4<0>;
L_0xaaaae85ccc60 .functor AND 1, v0xaaaae8594a00_0, L_0xaaaae85ccb50, C4<1>, C4<1>;
L_0xffffb4d30260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaae8594580_0 .net/2u *"_s0", 2 0, L_0xffffb4d30260;  1 drivers
v0xaaaae8594680_0 .net *"_s2", 0 0, L_0xaaaae85cc920;  1 drivers
L_0xffffb4d302a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaae8594740_0 .net/2u *"_s4", 2 0, L_0xffffb4d302a8;  1 drivers
v0xaaaae8594830_0 .net *"_s6", 0 0, L_0xaaaae85cca10;  1 drivers
v0xaaaae85948f0_0 .net *"_s8", 0 0, L_0xaaaae85ccb50;  1 drivers
v0xaaaae8594a00_0 .var "change_state", 0 0;
v0xaaaae8594ac0_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae8594b60_0 .var "count", 4 0;
v0xaaaae8594c40_0 .net "in_bit", 0 0, v0xaaaae8592a10_0;  alias, 1 drivers
v0xaaaae8594ce0_0 .net "in_rdy", 0 0, L_0xaaaae85ccc60;  alias, 1 drivers
v0xaaaae8594dd0_0 .var "next_state", 2 0;
v0xaaaae8594eb0_0 .var "out_pie", 0 0;
v0xaaaae8594f70_0 .net "output_pie_preamble", 0 0, L_0xaaaae85cbcd0;  alias, 1 drivers
v0xaaaae8595010_0 .net "rst", 0 0, L_0xaaaae85ccdc0;  1 drivers
v0xaaaae85950b0_0 .var "state", 2 0;
E_0xaaaae85944b0 .event posedge, v0xaaaae8595010_0, v0xaaaae841aae0_0;
E_0xaaaae8594510/0 .event edge, v0xaaaae85950b0_0, v0xaaaae8594b60_0, v0xaaaae8594a00_0, v0xaaaae838fbd0_0;
E_0xaaaae8594510/1 .event edge, v0xaaaae8592b50_0;
E_0xaaaae8594510 .event/or E_0xaaaae8594510/0, E_0xaaaae8594510/1;
L_0xaaaae85cc920 .cmp/eq 3, v0xaaaae8594dd0_0, L_0xffffb4d30260;
L_0xaaaae85cca10 .cmp/eq 3, v0xaaaae8594dd0_0, L_0xffffb4d302a8;
S_0xaaaae8595290 .scope module, "preamble_detector_u1" "preamble_detector" 5 108, 12 1 0, S_0xaaaae8536010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 1 "out_dat"
    .port_info 5 /OUTPUT 1 "out_vld"
    .port_info 6 /OUTPUT 4 "frequency_bank"
    .port_info 7 /OUTPUT 1 "preamble_detected"
P_0xaaaae8595460 .param/l "BANKS" 0 12 3, +C4<00000000000000000000000000001001>;
P_0xaaaae85954a0 .param/l "BANK_WIDTH" 1 12 18, +C4<00000000000000000000000000000100>;
P_0xaaaae85954e0 .param/l "CORR_WIDTH" 1 12 19, +C4<00000000000000000000000000000111>;
P_0xaaaae8595520 .param/l "COUNT_WIDTH" 1 12 20, +C4<00000000000000000000000000001111>;
P_0xaaaae8595560 .param/l "DATA_STATE" 1 12 24, C4<10>;
P_0xaaaae85955a0 .param/l "FIND_STATE" 1 12 23, C4<01>;
P_0xaaaae85955e0 .param/l "HI_THRESHOLD" 0 12 4, +C4<00000000000000000000000001001011>;
P_0xaaaae8595620 .param/l "IDLE_STATE" 1 12 22, C4<00>;
P_0xaaaae8595660 .param/l "LENGTH" 0 12 2, +C4<00000000000000000000000001010000>;
P_0xaaaae85956a0 .param/l "LO_THRESHOLD" 0 12 5, +C4<00000000000000000000000001000110>;
P_0xaaaae85956e0 .param/l "SCALING_BITS" 0 12 6, +C4<00000000000000000000000000000101>;
L_0xaaaae85c2e90 .functor AND 1, L_0xaaaae85c2c10, L_0xaaaae85c2d00, C4<1>, C4<1>;
L_0xaaaae85c2ff0 .functor BUFZ 4, v0xaaaae85ad8a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0xaaaae85c4840 .functor OR 1, L_0xaaaae85c4520, L_0xaaaae85c46f0, C4<0>, C4<0>;
L_0xaaaae85c4900 .functor AND 1, L_0xaaaae85c4430, L_0xaaaae85c4840, C4<1>, C4<1>;
L_0xaaaae85c4b40 .functor AND 1, L_0xaaaae85c4900, L_0xaaaae85c4a10, C4<1>, C4<1>;
L_0xaaaae85c4e00 .functor AND 1, L_0xaaaae85c4c00, L_0xaaaae85c4d60, C4<1>, C4<1>;
L_0xaaaae85c4cf0 .functor AND 1, L_0xaaaae85c4fa0, L_0xaaaae85c5150, C4<1>, C4<1>;
L_0xaaaae85c55e0 .functor AND 1, L_0xaaaae85c5330, L_0xaaaae85c54b0, C4<1>, C4<1>;
v0xaaaae85ab080_0 .net *"_s0", 31 0, L_0xaaaae85b2740;  1 drivers
L_0xffffb4d2f0a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae85ab180_0 .net *"_s11", 24 0, L_0xffffb4d2f0a8;  1 drivers
L_0xffffb4d2f0f0 .functor BUFT 1, C4<00000000000000000000000001000110>, C4<0>, C4<0>, C4<0>;
v0xaaaae85ab260_0 .net/2u *"_s12", 31 0, L_0xffffb4d2f0f0;  1 drivers
L_0xffffb4d2f138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaae85ab350_0 .net/2u *"_s16", 1 0, L_0xffffb4d2f138;  1 drivers
v0xaaaae85ab430_0 .net *"_s18", 0 0, L_0xaaaae85c2c10;  1 drivers
L_0xffffb4d2f180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaae85ab4f0_0 .net/2u *"_s20", 1 0, L_0xffffb4d2f180;  1 drivers
v0xaaaae85ab5d0_0 .net *"_s22", 0 0, L_0xaaaae85c2d00;  1 drivers
L_0xffffb4d2f018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae85ab690_0 .net *"_s3", 24 0, L_0xffffb4d2f018;  1 drivers
v0xaaaae85ab770_0 .net *"_s31", 0 0, L_0xaaaae85c4430;  1 drivers
L_0xffffb4d2f210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaae85ab850_0 .net/2u *"_s32", 1 0, L_0xffffb4d2f210;  1 drivers
v0xaaaae85ab930_0 .net *"_s34", 0 0, L_0xaaaae85c4520;  1 drivers
L_0xffffb4d2f258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaae85ab9f0_0 .net/2u *"_s36", 1 0, L_0xffffb4d2f258;  1 drivers
v0xaaaae85abad0_0 .net *"_s38", 0 0, L_0xaaaae85c46f0;  1 drivers
L_0xffffb4d2f060 .functor BUFT 1, C4<00000000000000000000000001001011>, C4<0>, C4<0>, C4<0>;
v0xaaaae85abb90_0 .net/2u *"_s4", 31 0, L_0xffffb4d2f060;  1 drivers
v0xaaaae85abc70_0 .net *"_s40", 0 0, L_0xaaaae85c4840;  1 drivers
v0xaaaae85abd30_0 .net *"_s42", 0 0, L_0xaaaae85c4900;  1 drivers
v0xaaaae85abdf0_0 .net *"_s45", 0 0, L_0xaaaae85c4a10;  1 drivers
L_0xffffb4d2f2a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaae85abfc0_0 .net/2u *"_s48", 1 0, L_0xffffb4d2f2a0;  1 drivers
v0xaaaae85ac0a0_0 .net *"_s50", 0 0, L_0xaaaae85c4c00;  1 drivers
v0xaaaae85ac160_0 .net *"_s53", 0 0, L_0xaaaae85c4d60;  1 drivers
L_0xffffb4d2f2e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaae85ac220_0 .net/2u *"_s56", 1 0, L_0xffffb4d2f2e8;  1 drivers
v0xaaaae85ac300_0 .net *"_s58", 0 0, L_0xaaaae85c4fa0;  1 drivers
L_0xffffb4d2f330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaae85ac3c0_0 .net/2u *"_s60", 1 0, L_0xffffb4d2f330;  1 drivers
v0xaaaae85ac4a0_0 .net *"_s62", 0 0, L_0xaaaae85c5150;  1 drivers
L_0xffffb4d2f378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaae85ac560_0 .net/2u *"_s66", 1 0, L_0xffffb4d2f378;  1 drivers
v0xaaaae85ac640_0 .net *"_s68", 0 0, L_0xaaaae85c5330;  1 drivers
L_0xffffb4d2f3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaae85ac700_0 .net/2u *"_s70", 1 0, L_0xffffb4d2f3c0;  1 drivers
v0xaaaae85ac7e0_0 .net *"_s72", 0 0, L_0xaaaae85c54b0;  1 drivers
v0xaaaae85ac8a0_0 .net *"_s8", 31 0, L_0xaaaae85c28e0;  1 drivers
v0xaaaae85ac980_0 .net "above_thresh", 0 0, L_0xaaaae85c2810;  1 drivers
v0xaaaae85aca40_0 .net "all_zeros", 0 0, L_0xaaaae85c3100;  1 drivers
v0xaaaae85acae0_0 .net "below_thresh", 0 0, L_0xaaaae85c2a20;  1 drivers
v0xaaaae85acb80_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae85acc20_0 .net "corr_dat", 62 0, v0xaaaae8596d10_0;  1 drivers
v0xaaaae85acd10_0 .net "corr_vld", 0 0, v0xaaaae8596df0_0;  1 drivers
v0xaaaae85acde0_0 .var "count", 14 0;
v0xaaaae85ace80_0 .var "cur_bank", 3 0;
v0xaaaae85acf60_0 .var "cur_corr", 6 0;
v0xaaaae85ad040_0 .net "fifo_empty", 0 0, L_0xaaaae85c33a0;  1 drivers
v0xaaaae85ad110_0 .net "fifo_full", 0 0, L_0xaaaae85c3700;  1 drivers
v0xaaaae85ad1e0_0 .net "fifo_jump", 0 0, L_0xaaaae85c4cf0;  1 drivers
v0xaaaae85ad2b0_0 .net "fifo_jump_error", 0 0, L_0xaaaae85c3ff0;  1 drivers
v0xaaaae85ad380_0 .net "fifo_rst", 0 0, L_0xaaaae85c55e0;  1 drivers
v0xaaaae85ad450_0 .net "frequency_bank", 3 0, L_0xaaaae85c2ff0;  alias, 1 drivers
v0xaaaae85ad520_0 .var/i "i", 31 0;
v0xaaaae85ad5c0_0 .net "in_dat", 0 0, L_0xaaaae858dce0;  alias, 1 drivers
v0xaaaae85ad690_0 .var "in_dat_reg", 2 0;
v0xaaaae85ad730_0 .net "in_vld", 0 0, L_0xaaaae85b2620;  alias, 1 drivers
v0xaaaae85ad800_0 .var "in_vld_reg", 2 0;
v0xaaaae85ad8a0_0 .var "max_bank", 3 0;
v0xaaaae85ad960_0 .var "max_corr", 6 0;
v0xaaaae85ada40_0 .var "next_count", 14 0;
v0xaaaae85adb20_0 .var "next_state", 1 0;
v0xaaaae85adc00_0 .var "offset", 14 0;
v0xaaaae85adcf0_0 .net "out_dat", 0 0, v0xaaaae85a9000_0;  alias, 1 drivers
v0xaaaae85add90_0 .var "out_vld", 0 0;
v0xaaaae85ade30_0 .net "pop", 0 0, L_0xaaaae85c4e00;  1 drivers
v0xaaaae85aded0_0 .net "preamble_detected", 0 0, L_0xaaaae85c2e90;  alias, 1 drivers
v0xaaaae85adf70_0 .net "push", 0 0, L_0xaaaae85c4b40;  1 drivers
v0xaaaae85ae040_0 .net "rst", 0 0, L_0xaaaae83ef840;  alias, 1 drivers
v0xaaaae85ae0e0_0 .var "state", 1 0;
E_0xaaaae85943d0/0 .event edge, v0xaaaae85ae0e0_0, v0xaaaae85ac980_0, v0xaaaae85acae0_0, v0xaaaae85acde0_0;
E_0xaaaae85943d0/1 .event edge, v0xaaaae85aaa90_0, v0xaaaae8596b60_0;
E_0xaaaae85943d0 .event/or E_0xaaaae85943d0/0, E_0xaaaae85943d0/1;
E_0xaaaae8595e30 .event edge, v0xaaaae85ad520_0, v0xaaaae8596d10_0, v0xaaaae85acf60_0;
L_0xaaaae85b2740 .concat [ 7 25 0 0], v0xaaaae85acf60_0, L_0xffffb4d2f018;
L_0xaaaae85c2810 .cmp/ge 32, L_0xaaaae85b2740, L_0xffffb4d2f060;
L_0xaaaae85c28e0 .concat [ 7 25 0 0], v0xaaaae85acf60_0, L_0xffffb4d2f0a8;
L_0xaaaae85c2a20 .cmp/ge 32, L_0xffffb4d2f0f0, L_0xaaaae85c28e0;
L_0xaaaae85c2c10 .cmp/eq 2, v0xaaaae85ae0e0_0, L_0xffffb4d2f138;
L_0xaaaae85c2d00 .cmp/eq 2, v0xaaaae85adb20_0, L_0xffffb4d2f180;
L_0xaaaae85c4340 .part v0xaaaae85ad690_0, 0, 1;
L_0xaaaae85c4430 .part v0xaaaae85ad800_0, 0, 1;
L_0xaaaae85c4520 .cmp/ne 2, v0xaaaae85ae0e0_0, L_0xffffb4d2f210;
L_0xaaaae85c46f0 .cmp/ne 2, v0xaaaae85adb20_0, L_0xffffb4d2f258;
L_0xaaaae85c4a10 .reduce/nor L_0xaaaae85c3700;
L_0xaaaae85c4c00 .cmp/eq 2, v0xaaaae85ae0e0_0, L_0xffffb4d2f2a0;
L_0xaaaae85c4d60 .reduce/nor L_0xaaaae85c33a0;
L_0xaaaae85c4fa0 .cmp/eq 2, v0xaaaae85ae0e0_0, L_0xffffb4d2f2e8;
L_0xaaaae85c5150 .cmp/eq 2, v0xaaaae85adb20_0, L_0xffffb4d2f330;
L_0xaaaae85c5330 .cmp/eq 2, v0xaaaae85ae0e0_0, L_0xffffb4d2f378;
L_0xaaaae85c54b0 .cmp/eq 2, v0xaaaae85adb20_0, L_0xffffb4d2f3c0;
S_0xaaaae8595e90 .scope module, "preamble_correlator_u1" "preamble_correlator" 12 70, 13 70 0, S_0xaaaae8595290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 63 "corr_dat"
    .port_info 5 /OUTPUT 1 "corr_vld"
    .port_info 6 /OUTPUT 1 "all_zeros"
P_0xaaaae83a27d0 .param/l "BANKS" 0 13 72, +C4<00000000000000000000000000001001>;
P_0xaaaae83a2810 .param/l "CORR_WIDTH" 1 13 83, +C4<00000000000000000000000000000111>;
P_0xaaaae83a2850 .param/l "LENGTH" 0 13 71, +C4<00000000000000000000000001010000>;
P_0xaaaae83a2890 .param/l "SCALING_BITS" 0 13 73, +C4<00000000000000000000000000000101>;
v0xaaaae85965f0_0 .net *"_s1", 26 0, L_0xaaaae85c3060;  1 drivers
v0xaaaae85966f0 .array "added_reg", 0 8, 6 0;
v0xaaaae8596920 .array "added_wire", 0 8, 6 0;
v0xaaaae8596b60_0 .net "all_zeros", 0 0, L_0xaaaae85c3100;  alias, 1 drivers
v0xaaaae8596c20_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae8596d10_0 .var "corr_dat", 62 0;
v0xaaaae8596df0_0 .var "corr_vld", 0 0;
v0xaaaae8596eb0 .array "correlator_coeffs", 0 8, 79 0;
v0xaaaae85970e0 .array "correlator_lengths", 0 8, 6 0;
v0xaaaae85972c0 .array "correlator_scaling", 0 8, 4 0;
v0xaaaae85974f0_0 .var/i "i", 31 0;
v0xaaaae85975d0_0 .net "in_dat", 0 0, L_0xaaaae858dce0;  alias, 1 drivers
v0xaaaae8597690_0 .net "in_vld", 0 0, L_0xaaaae85b2620;  alias, 1 drivers
v0xaaaae8597750_0 .var/i "j", 31 0;
v0xaaaae8597830_0 .var/i "k", 31 0;
v0xaaaae8597910_0 .net "rst", 0 0, L_0xaaaae83ef840;  alias, 1 drivers
v0xaaaae85979b0 .array "scaled_reg", 0 8, 6 0;
v0xaaaae8597cd0 .array "scaled_wire", 0 8, 17 0;
v0xaaaae8597d90_0 .var "shift_register", 79 0;
v0xaaaae8597e70_0 .var "vld_reg", 3 0;
v0xaaaae8597f50 .array "xnored_reg", 0 8, 79 0;
v0xaaaae8598180 .array "xnored_wire", 0 8, 79 0;
v0xaaaae8596eb0_0 .array/port v0xaaaae8596eb0, 0;
v0xaaaae8596eb0_1 .array/port v0xaaaae8596eb0, 1;
E_0xaaaae8596370/0 .event edge, v0xaaaae85974f0_0, v0xaaaae8597d90_0, v0xaaaae8596eb0_0, v0xaaaae8596eb0_1;
v0xaaaae8596eb0_2 .array/port v0xaaaae8596eb0, 2;
v0xaaaae8596eb0_3 .array/port v0xaaaae8596eb0, 3;
v0xaaaae8596eb0_4 .array/port v0xaaaae8596eb0, 4;
v0xaaaae8596eb0_5 .array/port v0xaaaae8596eb0, 5;
E_0xaaaae8596370/1 .event edge, v0xaaaae8596eb0_2, v0xaaaae8596eb0_3, v0xaaaae8596eb0_4, v0xaaaae8596eb0_5;
v0xaaaae8596eb0_6 .array/port v0xaaaae8596eb0, 6;
v0xaaaae8596eb0_7 .array/port v0xaaaae8596eb0, 7;
v0xaaaae8596eb0_8 .array/port v0xaaaae8596eb0, 8;
E_0xaaaae8596370/2 .event edge, v0xaaaae8596eb0_6, v0xaaaae8596eb0_7, v0xaaaae8596eb0_8, v0xaaaae8597750_0;
v0xaaaae85970e0_0 .array/port v0xaaaae85970e0, 0;
v0xaaaae85970e0_1 .array/port v0xaaaae85970e0, 1;
v0xaaaae85970e0_2 .array/port v0xaaaae85970e0, 2;
v0xaaaae85970e0_3 .array/port v0xaaaae85970e0, 3;
E_0xaaaae8596370/3 .event edge, v0xaaaae85970e0_0, v0xaaaae85970e0_1, v0xaaaae85970e0_2, v0xaaaae85970e0_3;
v0xaaaae85970e0_4 .array/port v0xaaaae85970e0, 4;
v0xaaaae85970e0_5 .array/port v0xaaaae85970e0, 5;
v0xaaaae85970e0_6 .array/port v0xaaaae85970e0, 6;
v0xaaaae85970e0_7 .array/port v0xaaaae85970e0, 7;
E_0xaaaae8596370/4 .event edge, v0xaaaae85970e0_4, v0xaaaae85970e0_5, v0xaaaae85970e0_6, v0xaaaae85970e0_7;
v0xaaaae85970e0_8 .array/port v0xaaaae85970e0, 8;
v0xaaaae8596920_0 .array/port v0xaaaae8596920, 0;
v0xaaaae8596920_1 .array/port v0xaaaae8596920, 1;
v0xaaaae8596920_2 .array/port v0xaaaae8596920, 2;
E_0xaaaae8596370/5 .event edge, v0xaaaae85970e0_8, v0xaaaae8596920_0, v0xaaaae8596920_1, v0xaaaae8596920_2;
v0xaaaae8596920_3 .array/port v0xaaaae8596920, 3;
v0xaaaae8596920_4 .array/port v0xaaaae8596920, 4;
v0xaaaae8596920_5 .array/port v0xaaaae8596920, 5;
v0xaaaae8596920_6 .array/port v0xaaaae8596920, 6;
E_0xaaaae8596370/6 .event edge, v0xaaaae8596920_3, v0xaaaae8596920_4, v0xaaaae8596920_5, v0xaaaae8596920_6;
v0xaaaae8596920_7 .array/port v0xaaaae8596920, 7;
v0xaaaae8596920_8 .array/port v0xaaaae8596920, 8;
v0xaaaae8597f50_0 .array/port v0xaaaae8597f50, 0;
v0xaaaae8597f50_1 .array/port v0xaaaae8597f50, 1;
E_0xaaaae8596370/7 .event edge, v0xaaaae8596920_7, v0xaaaae8596920_8, v0xaaaae8597f50_0, v0xaaaae8597f50_1;
v0xaaaae8597f50_2 .array/port v0xaaaae8597f50, 2;
v0xaaaae8597f50_3 .array/port v0xaaaae8597f50, 3;
v0xaaaae8597f50_4 .array/port v0xaaaae8597f50, 4;
v0xaaaae8597f50_5 .array/port v0xaaaae8597f50, 5;
E_0xaaaae8596370/8 .event edge, v0xaaaae8597f50_2, v0xaaaae8597f50_3, v0xaaaae8597f50_4, v0xaaaae8597f50_5;
v0xaaaae8597f50_6 .array/port v0xaaaae8597f50, 6;
v0xaaaae8597f50_7 .array/port v0xaaaae8597f50, 7;
v0xaaaae8597f50_8 .array/port v0xaaaae8597f50, 8;
v0xaaaae85966f0_0 .array/port v0xaaaae85966f0, 0;
E_0xaaaae8596370/9 .event edge, v0xaaaae8597f50_6, v0xaaaae8597f50_7, v0xaaaae8597f50_8, v0xaaaae85966f0_0;
v0xaaaae85966f0_1 .array/port v0xaaaae85966f0, 1;
v0xaaaae85966f0_2 .array/port v0xaaaae85966f0, 2;
v0xaaaae85966f0_3 .array/port v0xaaaae85966f0, 3;
v0xaaaae85966f0_4 .array/port v0xaaaae85966f0, 4;
E_0xaaaae8596370/10 .event edge, v0xaaaae85966f0_1, v0xaaaae85966f0_2, v0xaaaae85966f0_3, v0xaaaae85966f0_4;
v0xaaaae85966f0_5 .array/port v0xaaaae85966f0, 5;
v0xaaaae85966f0_6 .array/port v0xaaaae85966f0, 6;
v0xaaaae85966f0_7 .array/port v0xaaaae85966f0, 7;
v0xaaaae85966f0_8 .array/port v0xaaaae85966f0, 8;
E_0xaaaae8596370/11 .event edge, v0xaaaae85966f0_5, v0xaaaae85966f0_6, v0xaaaae85966f0_7, v0xaaaae85966f0_8;
v0xaaaae85972c0_0 .array/port v0xaaaae85972c0, 0;
v0xaaaae85972c0_1 .array/port v0xaaaae85972c0, 1;
v0xaaaae85972c0_2 .array/port v0xaaaae85972c0, 2;
v0xaaaae85972c0_3 .array/port v0xaaaae85972c0, 3;
E_0xaaaae8596370/12 .event edge, v0xaaaae85972c0_0, v0xaaaae85972c0_1, v0xaaaae85972c0_2, v0xaaaae85972c0_3;
v0xaaaae85972c0_4 .array/port v0xaaaae85972c0, 4;
v0xaaaae85972c0_5 .array/port v0xaaaae85972c0, 5;
v0xaaaae85972c0_6 .array/port v0xaaaae85972c0, 6;
v0xaaaae85972c0_7 .array/port v0xaaaae85972c0, 7;
E_0xaaaae8596370/13 .event edge, v0xaaaae85972c0_4, v0xaaaae85972c0_5, v0xaaaae85972c0_6, v0xaaaae85972c0_7;
v0xaaaae85972c0_8 .array/port v0xaaaae85972c0, 8;
v0xaaaae85979b0_0 .array/port v0xaaaae85979b0, 0;
v0xaaaae85979b0_1 .array/port v0xaaaae85979b0, 1;
v0xaaaae85979b0_2 .array/port v0xaaaae85979b0, 2;
E_0xaaaae8596370/14 .event edge, v0xaaaae85972c0_8, v0xaaaae85979b0_0, v0xaaaae85979b0_1, v0xaaaae85979b0_2;
v0xaaaae85979b0_3 .array/port v0xaaaae85979b0, 3;
v0xaaaae85979b0_4 .array/port v0xaaaae85979b0, 4;
v0xaaaae85979b0_5 .array/port v0xaaaae85979b0, 5;
v0xaaaae85979b0_6 .array/port v0xaaaae85979b0, 6;
E_0xaaaae8596370/15 .event edge, v0xaaaae85979b0_3, v0xaaaae85979b0_4, v0xaaaae85979b0_5, v0xaaaae85979b0_6;
v0xaaaae85979b0_7 .array/port v0xaaaae85979b0, 7;
v0xaaaae85979b0_8 .array/port v0xaaaae85979b0, 8;
E_0xaaaae8596370/16 .event edge, v0xaaaae85979b0_7, v0xaaaae85979b0_8, v0xaaaae8597e70_0;
E_0xaaaae8596370 .event/or E_0xaaaae8596370/0, E_0xaaaae8596370/1, E_0xaaaae8596370/2, E_0xaaaae8596370/3, E_0xaaaae8596370/4, E_0xaaaae8596370/5, E_0xaaaae8596370/6, E_0xaaaae8596370/7, E_0xaaaae8596370/8, E_0xaaaae8596370/9, E_0xaaaae8596370/10, E_0xaaaae8596370/11, E_0xaaaae8596370/12, E_0xaaaae8596370/13, E_0xaaaae8596370/14, E_0xaaaae8596370/15, E_0xaaaae8596370/16;
L_0xaaaae85c3060 .part v0xaaaae8597d90_0, 0, 27;
L_0xaaaae85c3100 .reduce/nor L_0xaaaae85c3060;
S_0xaaaae8598360 .scope module, "sync_fifo_u1" "sync_fifo" 12 114, 14 1 0, S_0xaaaae8595290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 1 "rd_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
    .port_info 6 /OUTPUT 1 "empty"
    .port_info 7 /OUTPUT 1 "full"
    .port_info 8 /INPUT 1 "jump"
    .port_info 9 /INPUT 15 "jump_value"
    .port_info 10 /OUTPUT 1 "jump_error"
P_0xaaaae8595780 .param/l "ADDR_WIDTH" 0 14 2, +C4<00000000000000000000000000001111>;
P_0xaaaae85957c0 .param/l "DATA_WIDTH" 0 14 3, +C4<00000000000000000000000000000001>;
L_0xaaaae85c3240 .functor XNOR 1, v0xaaaae85aa870_0, v0xaaaae85aae60_0, C4<0>, C4<0>;
L_0xaaaae85c33a0 .functor AND 1, L_0xaaaae85c3240, L_0xaaaae85c32b0, C4<1>, C4<1>;
L_0xaaaae85c3500 .functor XOR 1, v0xaaaae85aa870_0, v0xaaaae85aae60_0, C4<0>, C4<0>;
L_0xaaaae85c3700 .functor AND 1, L_0xaaaae85c3500, L_0xaaaae85c3610, C4<1>, C4<1>;
L_0xaaaae85c3d50 .functor XNOR 1, L_0xaaaae85c3890, v0xaaaae85aae60_0, C4<0>, C4<0>;
L_0xaaaae85c3ff0 .functor AND 1, L_0xaaaae85c3d50, L_0xaaaae85c3eb0, C4<1>, C4<1>;
L_0xaaaae85c4230 .functor AND 1, L_0xaaaae85c4b40, L_0xaaaae85c4190, C4<1>, C4<1>;
v0xaaaae85a94e0_0 .net *"_s0", 0 0, L_0xaaaae85c3240;  1 drivers
v0xaaaae85a95c0_0 .net *"_s15", 15 0, L_0xaaaae85c3a50;  1 drivers
L_0xffffb4d2f1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaae85a96a0_0 .net/2u *"_s17", 0 0, L_0xffffb4d2f1c8;  1 drivers
v0xaaaae85a9760_0 .net *"_s19", 15 0, L_0xaaaae85c3b80;  1 drivers
v0xaaaae85a9840_0 .net *"_s2", 0 0, L_0xaaaae85c32b0;  1 drivers
v0xaaaae85a9950_0 .net *"_s21", 15 0, L_0xaaaae85c3cb0;  1 drivers
v0xaaaae85a9a30_0 .net *"_s23", 0 0, L_0xaaaae85c3d50;  1 drivers
v0xaaaae85a9af0_0 .net *"_s25", 0 0, L_0xaaaae85c3eb0;  1 drivers
v0xaaaae85a9bb0_0 .net *"_s30", 0 0, L_0xaaaae85c4190;  1 drivers
v0xaaaae85a9c70_0 .net *"_s6", 0 0, L_0xaaaae85c3500;  1 drivers
v0xaaaae85a9d30_0 .net *"_s8", 0 0, L_0xaaaae85c3610;  1 drivers
v0xaaaae85a9df0_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae85a9fa0_0 .net "empty", 0 0, L_0xaaaae85c33a0;  alias, 1 drivers
v0xaaaae85aa060_0 .net "full", 0 0, L_0xaaaae85c3700;  alias, 1 drivers
v0xaaaae85aa120_0 .net "jump", 0 0, L_0xaaaae85c4cf0;  alias, 1 drivers
v0xaaaae85aa1e0_0 .net "jump_error", 0 0, L_0xaaaae85c3ff0;  alias, 1 drivers
v0xaaaae85aa2a0_0 .net "jump_ptr", 14 0, L_0xaaaae85c3930;  1 drivers
v0xaaaae85aa490_0 .net "jump_value", 14 0, v0xaaaae85adc00_0;  1 drivers
v0xaaaae85aa570_0 .net "jump_wrap", 0 0, L_0xaaaae85c3890;  1 drivers
v0xaaaae85aa630_0 .net "rd_data", 0 0, v0xaaaae85a9000_0;  alias, 1 drivers
v0xaaaae85aa6f0_0 .net "rd_en", 0 0, L_0xaaaae85c4e00;  alias, 1 drivers
v0xaaaae85aa7b0_0 .var "rd_ptr", 14 0;
v0xaaaae85aa870_0 .var "rd_wrap", 0 0;
v0xaaaae85aa910_0 .net "rst", 0 0, L_0xaaaae85c55e0;  alias, 1 drivers
v0xaaaae85aa9d0_0 .net "wr_data", 0 0, L_0xaaaae85c4340;  1 drivers
v0xaaaae85aaa90_0 .net "wr_en", 0 0, L_0xaaaae85c4b40;  alias, 1 drivers
v0xaaaae85aab30_0 .var "wr_en_reg", 0 0;
v0xaaaae85aabf0_0 .var "wr_ptr", 14 0;
v0xaaaae85aace0_0 .var "wr_ptr_reg", 14 0;
v0xaaaae85aada0_0 .var "wr_wrap", 0 0;
v0xaaaae85aae60_0 .var "wr_wrap_reg", 0 0;
L_0xaaaae85c32b0 .cmp/eq 15, v0xaaaae85aa7b0_0, v0xaaaae85aace0_0;
L_0xaaaae85c3610 .cmp/eq 15, v0xaaaae85aa7b0_0, v0xaaaae85aace0_0;
L_0xaaaae85c3890 .part L_0xaaaae85c3cb0, 15, 1;
L_0xaaaae85c3930 .part L_0xaaaae85c3cb0, 0, 15;
L_0xaaaae85c3a50 .concat [ 15 1 0 0], v0xaaaae85aa7b0_0, v0xaaaae85aa870_0;
L_0xaaaae85c3b80 .concat [ 15 1 0 0], v0xaaaae85adc00_0, L_0xffffb4d2f1c8;
L_0xaaaae85c3cb0 .arith/sum 16, L_0xaaaae85c3a50, L_0xaaaae85c3b80;
L_0xaaaae85c3eb0 .cmp/ge 15, L_0xaaaae85c3930, v0xaaaae85aace0_0;
L_0xaaaae85c4190 .reduce/nor L_0xaaaae85c3700;
S_0xaaaae85987f0 .scope module, "sdp_1clk_bram_u1" "sdp_1clk_bram" 14 57, 15 1 0, S_0xaaaae8598360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 15 "rd_addr"
    .port_info 2 /INPUT 15 "wr_addr"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
P_0xaaaae85989c0 .param/l "ADDR_WIDTH" 0 15 2, +C4<00000000000000000000000000001111>;
P_0xaaaae8598a00 .param/l "DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000000001>;
P_0xaaaae8598a40 .param/l "RAM_DEPTH" 1 15 12, +C4<00000000000000001000000000000000>;
v0xaaaae8598cb0_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae8598d70 .array "ram", 0 32767, 0 0;
v0xaaaae85a8f10_0 .net "rd_addr", 14 0, v0xaaaae85aa7b0_0;  1 drivers
v0xaaaae85a9000_0 .var "rd_data", 0 0;
v0xaaaae85a9110_0 .net "wr_addr", 14 0, v0xaaaae85aabf0_0;  1 drivers
v0xaaaae85a9240_0 .net "wr_data", 0 0, L_0xaaaae85c4340;  alias, 1 drivers
v0xaaaae85a9320_0 .net "wr_en", 0 0, L_0xaaaae85c4230;  1 drivers
S_0xaaaae85ae2d0 .scope module, "sampler_u1" "sampler" 5 94, 16 1 0, S_0xaaaae8536010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rx_in"
    .port_info 3 /OUTPUT 1 "out_dat"
    .port_info 4 /OUTPUT 1 "out_vld"
P_0xaaaae85ae450 .param/l "N" 0 16 2, +C4<00000000000000000000000000000010>;
L_0xaaaae858dce0 .functor BUFZ 1, v0xaaaae85aed40_0, C4<0>, C4<0>, C4<0>;
L_0xaaaae85b2620 .functor BUFZ 1, v0xaaaae85aeac0_0, C4<0>, C4<0>, C4<0>;
v0xaaaae85aebe0_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae85aec80_0 .var "ff1", 0 0;
v0xaaaae85aed40_0 .var "ff2", 0 0;
v0xaaaae85aee10_0 .net "out_dat", 0 0, L_0xaaaae858dce0;  alias, 1 drivers
v0xaaaae85aef00_0 .net "out_vld", 0 0, L_0xaaaae85b2620;  alias, 1 drivers
v0xaaaae85af040_0 .net "rst", 0 0, L_0xaaaae83ef840;  alias, 1 drivers
v0xaaaae85af0e0_0 .net "rx_in", 0 0, L_0xaaaae83f08e0;  alias, 1 drivers
v0xaaaae85af1a0_0 .net "sample_strobe", 0 0, v0xaaaae85aeac0_0;  1 drivers
S_0xaaaae85ae520 .scope module, "sample_strb_gen" "strb_gen" 16 18, 4 2 0, S_0xaaaae85ae2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "strobe"
P_0xaaaae85ae710 .param/l "N" 0 4 3, +C4<00000000000000000000000000000010>;
v0xaaaae85ae850_0 .net "clk", 0 0, L_0xaaaae858dc70;  alias, 1 drivers
v0xaaaae85ae910_0 .var "counter", 0 0;
v0xaaaae85ae9f0_0 .net "rst", 0 0, L_0xaaaae83ef840;  alias, 1 drivers
v0xaaaae85aeac0_0 .var "strobe", 0 0;
    .scope S_0xaaaae85ae520;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae85ae910_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0xaaaae85ae520;
T_1 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae85ae9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae85ae910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae85aeac0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xaaaae85ae910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae85aeac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae85ae910_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae85aeac0_0, 0;
    %load/vec4 v0xaaaae85ae910_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0xaaaae85ae910_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xaaaae85ae2d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae85aec80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae85aed40_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xaaaae85ae2d0;
T_3 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae85af040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae85aec80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae85aed40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaae85af0e0_0;
    %assign/vec4 v0xaaaae85aec80_0, 0;
    %load/vec4 v0xaaaae85aec80_0;
    %assign/vec4 v0xaaaae85aed40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaae8595e90;
T_4 ;
    %pushi/vec4 0, 0, 80;
    %store/vec4 v0xaaaae8597d90_0, 0, 80;
    %end;
    .thread T_4, $init;
    .scope S_0xaaaae8595e90;
T_5 ;
    %vpi_call/w 13 104 "$readmemb", "../source/detect_preamble/preamble_correlator_coeffs.mem", v0xaaaae8596eb0 {0 0 0};
    %vpi_call/w 13 105 "$readmemb", "../source/detect_preamble/preamble_correlator_lengths.mem", v0xaaaae85970e0 {0 0 0};
    %vpi_call/w 13 106 "$readmemb", "../source/detect_preamble/preamble_correlator_scaling.mem", v0xaaaae85972c0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xaaaae8595e90;
T_6 ;
    %wait E_0xaaaae8596370;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae85974f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0xaaaae85974f0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0xaaaae8597d90_0;
    %ix/getv/s 4, v0xaaaae85974f0_0;
    %load/vec4a v0xaaaae8596eb0, 4;
    %xnor;
    %ix/getv/s 4, v0xaaaae85974f0_0;
    %store/vec4a v0xaaaae8598180, 4, 0;
    %load/vec4 v0xaaaae85974f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae85974f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae85974f0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0xaaaae85974f0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0xaaaae85974f0_0;
    %store/vec4a v0xaaaae8596920, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae8597750_0, 0, 32;
T_6.4 ;
    %load/vec4 v0xaaaae8597750_0;
    %ix/getv/s 4, v0xaaaae85974f0_0;
    %load/vec4a v0xaaaae85970e0, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.5, 5;
    %ix/getv/s 4, v0xaaaae85974f0_0;
    %load/vec4a v0xaaaae8596920, 4;
    %ix/getv/s 4, v0xaaaae85974f0_0;
    %load/vec4a v0xaaaae8597f50, 4;
    %load/vec4 v0xaaaae8597750_0;
    %part/s 1;
    %pad/u 7;
    %add;
    %ix/getv/s 4, v0xaaaae85974f0_0;
    %store/vec4a v0xaaaae8596920, 4, 0;
    %load/vec4 v0xaaaae8597750_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae8597750_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %load/vec4 v0xaaaae85974f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae85974f0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae85974f0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0xaaaae85974f0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.7, 5;
    %ix/getv/s 4, v0xaaaae85974f0_0;
    %load/vec4a v0xaaaae85966f0, 4;
    %pad/u 18;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv/s 4, v0xaaaae85974f0_0;
    %load/vec4a v0xaaaae85972c0, 4;
    %pad/u 18;
    %mul;
    %ix/getv/s 4, v0xaaaae85974f0_0;
    %store/vec4a v0xaaaae8597cd0, 4, 0;
    %load/vec4 v0xaaaae85974f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae85974f0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae85974f0_0, 0, 32;
T_6.8 ;
    %load/vec4 v0xaaaae85974f0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.9, 5;
    %ix/getv/s 4, v0xaaaae85974f0_0;
    %load/vec4a v0xaaaae85979b0, 4;
    %load/vec4 v0xaaaae85974f0_0;
    %muli 7, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaae8596d10_0, 4, 7;
    %load/vec4 v0xaaaae85974f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae85974f0_0, 0, 32;
    %jmp T_6.8;
T_6.9 ;
    %load/vec4 v0xaaaae8597e70_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xaaaae8596df0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaae8595e90;
T_7 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae8597910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 80;
    %assign/vec4 v0xaaaae8597d90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaae8597e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae8597830_0, 0, 32;
T_7.2 ;
    %load/vec4 v0xaaaae8597830_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 80;
    %ix/getv/s 3, v0xaaaae8597830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae8597f50, 0, 4;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 3, v0xaaaae8597830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae85966f0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 3, v0xaaaae8597830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae85979b0, 0, 4;
    %load/vec4 v0xaaaae8597830_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae8597830_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaae8597690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0xaaaae8597d90_0;
    %parti/s 79, 0, 2;
    %load/vec4 v0xaaaae85975d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaae8597d90_0, 0;
T_7.4 ;
    %load/vec4 v0xaaaae8597690_0;
    %load/vec4 v0xaaaae8597e70_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaae8597e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae8597830_0, 0, 32;
T_7.6 ;
    %load/vec4 v0xaaaae8597830_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_7.7, 5;
    %ix/getv/s 4, v0xaaaae8597830_0;
    %load/vec4a v0xaaaae8598180, 4;
    %ix/getv/s 3, v0xaaaae8597830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae8597f50, 0, 4;
    %ix/getv/s 4, v0xaaaae8597830_0;
    %load/vec4a v0xaaaae8596920, 4;
    %ix/getv/s 3, v0xaaaae8597830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae85966f0, 0, 4;
    %ix/getv/s 4, v0xaaaae8597830_0;
    %load/vec4a v0xaaaae8597cd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 7;
    %ix/getv/s 3, v0xaaaae8597830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae85979b0, 0, 4;
    %load/vec4 v0xaaaae8597830_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae8597830_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaae85987f0;
T_8 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae85a8f10_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0xaaaae8598d70, 4;
    %assign/vec4 v0xaaaae85a9000_0, 0;
    %load/vec4 v0xaaaae85a9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xaaaae85a9240_0;
    %load/vec4 v0xaaaae85a9110_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae8598d70, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaae8598360;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae85aa870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae85aada0_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaae85aa7b0_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaae85aabf0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae85aae60_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaae85aace0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae85aab30_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xaaaae8598360;
T_10 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae85aa910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaae85aa7b0_0, 0;
    %assign/vec4 v0xaaaae85aa870_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaae85aabf0_0, 0;
    %assign/vec4 v0xaaaae85aada0_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaae85aace0_0, 0;
    %assign/vec4 v0xaaaae85aae60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaae85aa120_0;
    %load/vec4 v0xaaaae85aa1e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0xaaaae85aa570_0;
    %load/vec4 v0xaaaae85aa2a0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaae85aa7b0_0, 0;
    %assign/vec4 v0xaaaae85aa870_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaaae85aa870_0;
    %load/vec4 v0xaaaae85aa7b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae85aa6f0_0;
    %load/vec4 v0xaaaae85a9fa0_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaae85aa7b0_0, 0;
    %assign/vec4 v0xaaaae85aa870_0, 0;
T_10.3 ;
    %load/vec4 v0xaaaae85aada0_0;
    %load/vec4 v0xaaaae85aabf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae85aaa90_0;
    %load/vec4 v0xaaaae85aa060_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaae85aabf0_0, 0;
    %assign/vec4 v0xaaaae85aada0_0, 0;
    %load/vec4 v0xaaaae85aada0_0;
    %load/vec4 v0xaaaae85aabf0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaae85aace0_0, 0;
    %assign/vec4 v0xaaaae85aae60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaae8595290;
T_11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaae85ae0e0_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaae85acde0_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaae85adc00_0, 0, 15;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaae85ad960_0, 0, 7;
    %end;
    .thread T_11, $init;
    .scope S_0xaaaae8595290;
T_12 ;
    %wait E_0xaaaae8595e30;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaae85ace80_0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaae85acf60_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae85ad520_0, 0, 32;
T_12.0 ;
    %load/vec4 v0xaaaae85ad520_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0xaaaae85acf60_0;
    %load/vec4 v0xaaaae85acc20_0;
    %load/vec4 v0xaaaae85ad520_0;
    %muli 7, 0, 32;
    %part/s 7;
    %cmp/u;
    %jmp/0xz  T_12.2, 5;
    %load/vec4 v0xaaaae85ad520_0;
    %pad/s 4;
    %store/vec4 v0xaaaae85ace80_0, 0, 4;
    %load/vec4 v0xaaaae85acc20_0;
    %load/vec4 v0xaaaae85ad520_0;
    %muli 7, 0, 32;
    %part/s 7;
    %store/vec4 v0xaaaae85acf60_0, 0, 7;
T_12.2 ;
    %load/vec4 v0xaaaae85ad520_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae85ad520_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xaaaae8595290;
T_13 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae85ae040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaae85ad960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaae85ad8a0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaae85adc00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaae85ae0e0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae85adb20_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xaaaae85ad800_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0xaaaae85ad960_0;
    %load/vec4 v0xaaaae85acf60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0xaaaae85acf60_0;
    %assign/vec4 v0xaaaae85ad960_0, 0;
    %load/vec4 v0xaaaae85ace80_0;
    %assign/vec4 v0xaaaae85ad8a0_0, 0;
    %load/vec4 v0xaaaae85acde0_0;
    %assign/vec4 v0xaaaae85adc00_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xaaaae85ae0e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaae85ad960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaae85ad8a0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaae85adc00_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaae8595290;
T_14 ;
    %wait E_0xaaaae85943d0;
    %load/vec4 v0xaaaae85ae0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaae85adb20_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaae85ada40_0, 0, 15;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0xaaaae85ac980_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.6, 8;
T_14.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.6, 8;
 ; End of false expr.
    %blend;
T_14.6;
    %store/vec4 v0xaaaae85adb20_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaae85ada40_0, 0, 15;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0xaaaae85acae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_14.8, 8;
T_14.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.8, 8;
 ; End of false expr.
    %blend;
T_14.8;
    %store/vec4 v0xaaaae85adb20_0, 0, 2;
    %load/vec4 v0xaaaae85acde0_0;
    %load/vec4 v0xaaaae85adf70_0;
    %pad/u 15;
    %add;
    %store/vec4 v0xaaaae85ada40_0, 0, 15;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0xaaaae85aca40_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.10, 8;
T_14.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_14.10, 8;
 ; End of false expr.
    %blend;
T_14.10;
    %store/vec4 v0xaaaae85adb20_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaae85ada40_0, 0, 15;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xaaaae8595290;
T_15 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae85ae040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae85ae0e0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaae85acde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae85add90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaae85ad690_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaae85ad800_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaae85adb20_0;
    %assign/vec4 v0xaaaae85ae0e0_0, 0;
    %load/vec4 v0xaaaae85ada40_0;
    %assign/vec4 v0xaaaae85acde0_0, 0;
    %load/vec4 v0xaaaae85ade30_0;
    %assign/vec4 v0xaaaae85add90_0, 0;
    %load/vec4 v0xaaaae85ad5c0_0;
    %load/vec4 v0xaaaae85ad690_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaae85ad690_0, 0;
    %load/vec4 v0xaaaae85ad730_0;
    %load/vec4 v0xaaaae85ad800_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaae85ad800_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaaae8538630;
T_16 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0xaaaae83f7d30_0, 0, 13;
    %end;
    .thread T_16, $init;
    .scope S_0xaaaae8538630;
T_17 ;
    %vpi_call/w 7 35 "$readmemb", "../source/detect_bits/bits_correlator_coeffs.mem", v0xaaaae8413db0 {0 0 0};
    %vpi_call/w 7 36 "$readmemb", "../source/detect_bits/bits_correlator_lengths.mem", v0xaaaae8411a50 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0xaaaae8538630;
T_18 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae83faaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0xaaaae83f7d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae8413ce0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaaae83fa900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0xaaaae83f7d30_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0xaaaae8411db0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaae83f7d30_0, 0;
T_18.2 ;
    %load/vec4 v0xaaaae83fa900_0;
    %assign/vec4 v0xaaaae8413ce0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaaae8538630;
T_19 ;
    %wait E_0xaaaae841a950;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaae83fab60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaae83fac40_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaae83f7b70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaae83f7c50_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae83fa9c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0xaaaae83fa9c0_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0xaaaae83fa9c0_0;
    %load/vec4 v0xaaaae8411cd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaae8411a50, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0xaaaae83fab60_0;
    %load/vec4 v0xaaaae83f7d30_0;
    %load/vec4 v0xaaaae83fa9c0_0;
    %part/s 1;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaae83fab60_0, 0, 4;
    %load/vec4 v0xaaaae83fac40_0;
    %load/vec4 v0xaaaae83f7d30_0;
    %load/vec4 v0xaaaae83fa9c0_0;
    %part/s 1;
    %load/vec4 v0xaaaae8411cd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaae8413db0, 4;
    %load/vec4 v0xaaaae83fa9c0_0;
    %part/s 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaae83fac40_0, 0, 4;
    %load/vec4 v0xaaaae83f7b70_0;
    %load/vec4 v0xaaaae83f7d30_0;
    %load/vec4 v0xaaaae83fa9c0_0;
    %part/s 1;
    %load/vec4 v0xaaaae8411cd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaae8413db0, 4;
    %load/vec4 v0xaaaae83fa9c0_0;
    %part/s 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaae83f7b70_0, 0, 4;
    %load/vec4 v0xaaaae83f7c50_0;
    %load/vec4 v0xaaaae83f7d30_0;
    %load/vec4 v0xaaaae83fa9c0_0;
    %part/s 1;
    %nor/r;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaae83f7c50_0, 0, 4;
T_19.2 ;
    %load/vec4 v0xaaaae83fa9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae83fa9c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xaaaae8537320;
T_20 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xaaaae8421050_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae8424160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae84240a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae8424000_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaae8415510_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaae8413580_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xaaaae84134a0_0, 0, 6;
    %end;
    .thread T_20, $init;
    .scope S_0xaaaae8537320;
T_21 ;
    %vpi_call/w 6 28 "$readmemb", "../source/detect_bits/bits_correlator_lengths.mem", v0xaaaae8420fb0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0xaaaae8537320;
T_22 ;
    %wait E_0xaaaae83edf80;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaae840ef90_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 4, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 4, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaae840ef90_0, 0, 2;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaae840f070_0;
    %parti/s 4, 8, 5;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.4, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaae840ef90_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaae840ef90_0, 0, 2;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0xaaaae8537320;
T_23 ;
    %wait E_0xaaaae83edf10;
    %load/vec4 v0xaaaae8421110_0;
    %load/vec4 v0xaaaae8413580_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaae840f070_0;
    %load/vec4 v0xaaaae8413580_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae84157a0_0;
    %load/vec4 v0xaaaae8413580_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaae840f070_0;
    %load/vec4 v0xaaaae8413580_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaae840eeb0_0, 0, 2;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xaaaae8421110_0;
    %load/vec4 v0xaaaae8413580_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaae84157a0_0;
    %load/vec4 v0xaaaae8413580_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.2, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaae840eeb0_0, 0, 2;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaae840eeb0_0, 0, 2;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xaaaae8537320;
T_24 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae8423f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xaaaae8421050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae8424160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae8413580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae84240a0_0, 0;
    %load/vec4 v0xaaaae8415450_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaae8420fb0, 4;
    %pad/u 6;
    %assign/vec4 v0xaaaae84134a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae8424000_0, 0;
    %load/vec4 v0xaaaae8415450_0;
    %assign/vec4 v0xaaaae8415510_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0xaaaae840f070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xaaaae84157a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xaaaae8421110_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaae8420ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0xaaaae8421050_0;
    %pad/u 32;
    %load/vec4 v0xaaaae84134a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_24.4, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_24.5, 8;
T_24.4 ; End of true expr.
    %load/vec4 v0xaaaae8421050_0;
    %addi 1, 0, 6;
    %jmp/0 T_24.5, 8;
 ; End of false expr.
    %blend;
T_24.5;
    %assign/vec4 v0xaaaae8421050_0, 0;
T_24.2 ;
    %load/vec4 v0xaaaae84240a0_0;
    %assign/vec4 v0xaaaae8424160_0, 0;
    %load/vec4 v0xaaaae840f150_0;
    %assign/vec4 v0xaaaae84240a0_0, 0;
    %load/vec4 v0xaaaae84240a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0xaaaae840ef90_0;
    %assign/vec4 v0xaaaae8413580_0, 0;
T_24.6 ;
    %load/vec4 v0xaaaae840ee10_0;
    %assign/vec4 v0xaaaae8424000_0, 0;
    %load/vec4 v0xaaaae8424000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0xaaaae840eeb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %load/vec4 v0xaaaae84134a0_0;
    %assign/vec4 v0xaaaae84134a0_0, 0;
    %jmp T_24.13;
T_24.10 ;
    %load/vec4 v0xaaaae84134a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0xaaaae84134a0_0, 0;
    %jmp T_24.13;
T_24.11 ;
    %load/vec4 v0xaaaae84134a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0xaaaae84134a0_0, 0;
    %jmp T_24.13;
T_24.13 ;
    %pop/vec4 1;
T_24.8 ;
    %load/vec4 v0xaaaae840f150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v0xaaaae8420e40_0;
    %assign/vec4 v0xaaaae840f070_0, 0;
T_24.14 ;
    %load/vec4 v0xaaaae840ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0xaaaae8420e40_0;
    %assign/vec4 v0xaaaae84157a0_0, 0;
T_24.16 ;
    %load/vec4 v0xaaaae84211f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v0xaaaae8420e40_0;
    %assign/vec4 v0xaaaae8421110_0, 0;
T_24.18 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaae85799f0;
T_25 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae8351380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xaaaae8498700_0, 0, 16;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xaaaae84988d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xaaaae8498970_0;
    %xor;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xaaaae8498970_0;
    %xor;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498700_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
    %load/vec4 v0xaaaae8498970_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae8498700_0, 4, 1;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xaaaae838d2d0;
T_26 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaae8593270_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xaaaae8354570_0, 0, 10;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0xaaaae8593410_0, 0, 14;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0xaaaae8593190_0, 0, 7;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0xaaaae8592510_0, 0, 5;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v0xaaaae8592650_0, 0, 512;
    %pushi/vec4 2097168, 0, 22;
    %store/vec4 v0xaaaae8592bf0_0, 0, 22;
    %pushi/vec4 65536, 0, 18;
    %store/vec4 v0xaaaae83543d0_0, 0, 18;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaae8592dd0_0, 0, 4;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0xaaaae8592830_0, 0, 8;
    %end;
    .thread T_26, $init;
    .scope S_0xaaaae838d2d0;
T_27 ;
    %wait E_0xaaaae839d0c0;
    %load/vec4 v0xaaaae8593270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
    %jmp T_27.8;
T_27.0 ;
    %load/vec4 v0xaaaae8592c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_27.10, 8;
T_27.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_27.10, 8;
 ; End of false expr.
    %blend;
T_27.10;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
    %jmp T_27.8;
T_27.1 ;
    %load/vec4 v0xaaaae83544b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_27.12, 8;
T_27.11 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_27.12, 8;
 ; End of false expr.
    %blend;
T_27.12;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
    %jmp T_27.8;
T_27.2 ;
    %load/vec4 v0xaaaae8592e90_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.13, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_27.14, 8;
T_27.13 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_27.14, 8;
 ; End of false expr.
    %blend;
T_27.14;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
    %jmp T_27.8;
T_27.3 ;
    %load/vec4 v0xaaaae85928d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.15, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_27.16, 8;
T_27.15 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_27.16, 8;
 ; End of false expr.
    %blend;
T_27.16;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
    %jmp T_27.8;
T_27.4 ;
    %load/vec4 v0xaaaae85934f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.17, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_27.18, 8;
T_27.17 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_27.18, 8;
 ; End of false expr.
    %blend;
T_27.18;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
    %jmp T_27.8;
T_27.5 ;
    %load/vec4 v0xaaaae8592f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.19, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
    %jmp T_27.20;
T_27.19 ;
    %load/vec4 v0xaaaae85934f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.21, 8;
    %load/vec4 v0xaaaae8593190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.23, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_27.24, 8;
T_27.23 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_27.24, 8;
 ; End of false expr.
    %blend;
T_27.24;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
    %jmp T_27.22;
T_27.21 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
T_27.22 ;
T_27.20 ;
    %jmp T_27.8;
T_27.6 ;
    %load/vec4 v0xaaaae85925b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.25, 8;
    %load/vec4 v0xaaaae85923d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.27, 8;
    %load/vec4 v0xaaaae8593190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.29, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_27.30, 8;
T_27.29 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_27.30, 8;
 ; End of false expr.
    %blend;
T_27.30;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
    %jmp T_27.28;
T_27.27 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
T_27.28 ;
    %jmp T_27.26;
T_27.25 ;
    %load/vec4 v0xaaaae85934f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.31, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
    %jmp T_27.32;
T_27.31 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xaaaae8592970_0, 0, 3;
T_27.32 ;
T_27.26 ;
    %jmp T_27.8;
T_27.8 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xaaaae838d2d0;
T_28 ;
    %wait E_0xaaaae8590b60;
    %load/vec4 v0xaaaae8593270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae8592a10_0, 0, 1;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0xaaaae8592bf0_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0xaaaae8592a10_0, 0, 1;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0xaaaae83543d0_0;
    %parti/s 1, 17, 6;
    %store/vec4 v0xaaaae8592a10_0, 0, 1;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0xaaaae8592dd0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0xaaaae8592a10_0, 0, 1;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0xaaaae8592830_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0xaaaae8592a10_0, 0, 1;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xaaaae838d2d0;
T_29 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae8593010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xaaaae8593270_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaae8354570_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0xaaaae8593410_0, 0;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0xaaaae8593190_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0xaaaae8592510_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0xaaaae8592650_0, 0;
    %pushi/vec4 2097168, 0, 22;
    %assign/vec4 v0xaaaae8592bf0_0, 0;
    %pushi/vec4 65536, 0, 18;
    %assign/vec4 v0xaaaae83543d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaae8592dd0_0, 0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0xaaaae8592830_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xaaaae8592970_0;
    %assign/vec4 v0xaaaae8593270_0, 0;
    %load/vec4 v0xaaaae8593270_0;
    %load/vec4 v0xaaaae8592970_0;
    %cmp/ne;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaae8354570_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0xaaaae8593410_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0xaaaae8354570_0;
    %load/vec4 v0xaaaae8592d30_0;
    %load/vec4 v0xaaaae8592790_0;
    %and;
    %pad/u 10;
    %add;
    %load/vec4 v0xaaaae85930d0_0;
    %load/vec4 v0xaaaae8592ab0_0;
    %and;
    %pad/u 10;
    %add;
    %assign/vec4 v0xaaaae8354570_0, 0;
    %load/vec4 v0xaaaae8593410_0;
    %addi 1, 0, 14;
    %assign/vec4 v0xaaaae8593410_0, 0;
T_29.3 ;
    %load/vec4 v0xaaaae8593270_0;
    %load/vec4 v0xaaaae8592970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xaaaae8593270_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xaaaae8593190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0xaaaae8593190_0;
    %subi 1, 0, 7;
    %assign/vec4 v0xaaaae8593190_0, 0;
T_29.4 ;
    %load/vec4 v0xaaaae8592d30_0;
    %load/vec4 v0xaaaae8592790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0xaaaae8593270_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %jmp T_29.10;
T_29.8 ;
    %load/vec4 v0xaaaae85926f0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 17, 0, 34;
    %load/vec4 v0xaaaae8354570_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaae83543d0_0, 4, 5;
    %jmp T_29.10;
T_29.9 ;
    %load/vec4 v0xaaaae8354570_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_29.11, 5;
    %load/vec4 v0xaaaae85926f0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaae8354570_0;
    %assign/vec4/off/d v0xaaaae8592510_0, 4, 5;
T_29.11 ;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0xaaaae8354570_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_29.13, 5;
    %load/vec4 v0xaaaae85926f0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaae8354570_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaae8592650_0, 4, 5;
T_29.13 ;
    %jmp T_29.10;
T_29.10 ;
    %pop/vec4 1;
T_29.6 ;
    %load/vec4 v0xaaaae85930d0_0;
    %load/vec4 v0xaaaae8592ab0_0;
    %and;
    %load/vec4 v0xaaaae8592970_0;
    %load/vec4 v0xaaaae8593270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.15, 8;
    %load/vec4 v0xaaaae8593270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.20, 6;
    %jmp T_29.21;
T_29.17 ;
    %load/vec4 v0xaaaae8592bf0_0;
    %parti/s 21, 0, 2;
    %load/vec4 v0xaaaae8592bf0_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaae8592bf0_0, 0;
    %jmp T_29.21;
T_29.18 ;
    %load/vec4 v0xaaaae83543d0_0;
    %parti/s 17, 0, 2;
    %load/vec4 v0xaaaae83543d0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaae83543d0_0, 0;
    %jmp T_29.21;
T_29.19 ;
    %load/vec4 v0xaaaae8592dd0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xaaaae8592dd0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaae8592dd0_0, 0;
    %jmp T_29.21;
T_29.20 ;
    %load/vec4 v0xaaaae8592830_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0xaaaae8592830_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaae8592830_0, 0;
    %jmp T_29.21;
T_29.21 ;
    %pop/vec4 1;
T_29.15 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xaaaae8580a10;
T_30 ;
    %wait E_0xaaaae841aa80;
    %load/vec4 v0xaaaae838d150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0xaaaae838faa0_0, 0, 5;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xaaaae838fc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0xaaaae838faa0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae838faa0_0, 4, 1;
    %load/vec4 v0xaaaae838faa0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xaaaae838d090_0;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae838faa0_0, 4, 1;
    %load/vec4 v0xaaaae838faa0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae838faa0_0, 4, 1;
    %load/vec4 v0xaaaae838faa0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae838faa0_0, 4, 1;
    %load/vec4 v0xaaaae838d090_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaae838faa0_0, 4, 1;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xaaaae8593710;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae8594eb0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xaaaae85950b0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xaaaae8594b60_0, 0, 5;
    %end;
    .thread T_31, $init;
    .scope S_0xaaaae8593710;
T_32 ;
    %wait E_0xaaaae8594510;
    %load/vec4 v0xaaaae85950b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae8594eb0_0, 0, 1;
    %jmp T_32.8;
T_32.0 ;
    %load/vec4 v0xaaaae8594b60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaae8594eb0_0, 0, 1;
    %jmp T_32.8;
T_32.1 ;
    %load/vec4 v0xaaaae8594b60_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaae8594eb0_0, 0, 1;
    %jmp T_32.8;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae8594eb0_0, 0, 1;
    %jmp T_32.8;
T_32.3 ;
    %load/vec4 v0xaaaae8594b60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaae8594eb0_0, 0, 1;
    %jmp T_32.8;
T_32.4 ;
    %load/vec4 v0xaaaae8594b60_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaae8594eb0_0, 0, 1;
    %jmp T_32.8;
T_32.5 ;
    %load/vec4 v0xaaaae8594b60_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaae8594eb0_0, 0, 1;
    %jmp T_32.8;
T_32.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae8594eb0_0, 0, 1;
    %jmp T_32.8;
T_32.8 ;
    %pop/vec4 1;
    %load/vec4 v0xaaaae85950b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.15, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae8594a00_0, 0, 1;
    %jmp T_32.17;
T_32.9 ;
    %load/vec4 v0xaaaae8594b60_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaae8594a00_0, 0, 1;
    %jmp T_32.17;
T_32.10 ;
    %load/vec4 v0xaaaae8594b60_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaae8594a00_0, 0, 1;
    %jmp T_32.17;
T_32.11 ;
    %load/vec4 v0xaaaae8594b60_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaae8594a00_0, 0, 1;
    %jmp T_32.17;
T_32.12 ;
    %load/vec4 v0xaaaae8594b60_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaae8594a00_0, 0, 1;
    %jmp T_32.17;
T_32.13 ;
    %load/vec4 v0xaaaae8594b60_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaae8594a00_0, 0, 1;
    %jmp T_32.17;
T_32.14 ;
    %load/vec4 v0xaaaae8594b60_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaae8594a00_0, 0, 1;
    %jmp T_32.17;
T_32.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae8594a00_0, 0, 1;
    %jmp T_32.17;
T_32.17 ;
    %pop/vec4 1;
    %load/vec4 v0xaaaae85950b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.24, 6;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaae8594dd0_0, 0, 3;
    %jmp T_32.26;
T_32.18 ;
    %load/vec4 v0xaaaae8594a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.27, 8;
    %load/vec4 v0xaaaae8594c40_0;
    %pad/u 3;
    %jmp/1 T_32.28, 8;
T_32.27 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_32.28, 8;
 ; End of false expr.
    %blend;
T_32.28;
    %store/vec4 v0xaaaae8594dd0_0, 0, 3;
    %jmp T_32.26;
T_32.19 ;
    %load/vec4 v0xaaaae8594a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.29, 8;
    %load/vec4 v0xaaaae8594c40_0;
    %pad/u 3;
    %jmp/1 T_32.30, 8;
T_32.29 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_32.30, 8;
 ; End of false expr.
    %blend;
T_32.30;
    %store/vec4 v0xaaaae8594dd0_0, 0, 3;
    %jmp T_32.26;
T_32.20 ;
    %load/vec4 v0xaaaae8594a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.31, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_32.32, 8;
T_32.31 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_32.32, 8;
 ; End of false expr.
    %blend;
T_32.32;
    %store/vec4 v0xaaaae8594dd0_0, 0, 3;
    %jmp T_32.26;
T_32.21 ;
    %load/vec4 v0xaaaae8594a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.33, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_32.34, 8;
T_32.33 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_32.34, 8;
 ; End of false expr.
    %blend;
T_32.34;
    %store/vec4 v0xaaaae8594dd0_0, 0, 3;
    %jmp T_32.26;
T_32.22 ;
    %load/vec4 v0xaaaae8594a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.35, 8;
    %load/vec4 v0xaaaae8594f70_0;
    %flag_set/vec4 9;
    %jmp/0 T_32.37, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_32.38, 9;
T_32.37 ; End of true expr.
    %load/vec4 v0xaaaae8594c40_0;
    %pad/u 3;
    %jmp/0 T_32.38, 9;
 ; End of false expr.
    %blend;
T_32.38;
    %jmp/1 T_32.36, 8;
T_32.35 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_32.36, 8;
 ; End of false expr.
    %blend;
T_32.36;
    %store/vec4 v0xaaaae8594dd0_0, 0, 3;
    %jmp T_32.26;
T_32.23 ;
    %load/vec4 v0xaaaae8594a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.39, 8;
    %load/vec4 v0xaaaae8594c40_0;
    %pad/u 3;
    %jmp/1 T_32.40, 8;
T_32.39 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_32.40, 8;
 ; End of false expr.
    %blend;
T_32.40;
    %store/vec4 v0xaaaae8594dd0_0, 0, 3;
    %jmp T_32.26;
T_32.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xaaaae8594dd0_0, 0, 3;
    %jmp T_32.26;
T_32.26 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0xaaaae8593710;
T_33 ;
    %wait E_0xaaaae85944b0;
    %load/vec4 v0xaaaae8595010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xaaaae85950b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xaaaae8594b60_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0xaaaae8594dd0_0;
    %assign/vec4 v0xaaaae85950b0_0, 0;
    %load/vec4 v0xaaaae8594a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.2, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_33.3, 8;
T_33.2 ; End of true expr.
    %load/vec4 v0xaaaae8594b60_0;
    %addi 1, 0, 5;
    %jmp/0 T_33.3, 8;
 ; End of false expr.
    %blend;
T_33.3;
    %assign/vec4 v0xaaaae8594b60_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xaaaae8535170;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae837b270_0, 0, 1;
    %end;
    .thread T_34, $init;
    .scope S_0xaaaae8535170;
T_35 ;
    %wait E_0xaaaae83f2c20;
    %load/vec4 v0xaaaae8386570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae837b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae8386610_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xaaaae837b270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae8386610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae837b270_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae8386610_0, 0;
    %load/vec4 v0xaaaae837b270_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0xaaaae837b270_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xaaaae8522190;
T_36 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaae8485680_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaae8471b40_0, 0, 4;
    %end;
    .thread T_36, $init;
    .scope S_0xaaaae8522190;
T_37 ;
    %wait E_0xaaaae83f6c60;
    %load/vec4 v0xaaaae8485680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0xaaaae8485760_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.5, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_37.6, 8;
T_37.5 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_37.6, 8;
 ; End of false expr.
    %blend;
T_37.6;
    %store/vec4 v0xaaaae8471820_0, 0, 2;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0xaaaae8485760_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.7, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_37.8, 8;
T_37.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_37.8, 8;
 ; End of false expr.
    %blend;
T_37.8;
    %store/vec4 v0xaaaae8471820_0, 0, 2;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0xaaaae8485760_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_37.10, 8;
T_37.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_37.10, 8;
 ; End of false expr.
    %blend;
T_37.10;
    %store/vec4 v0xaaaae8471820_0, 0, 2;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0xaaaae8485760_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_37.12, 8;
T_37.11 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_37.12, 8;
 ; End of false expr.
    %blend;
T_37.12;
    %store/vec4 v0xaaaae8471820_0, 0, 2;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %load/vec4 v0xaaaae8485680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.16, 6;
    %jmp T_37.17;
T_37.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae8471900_0, 0, 1;
    %jmp T_37.17;
T_37.14 ;
    %load/vec4 v0xaaaae8471b40_0;
    %pad/u 32;
    %load/vec4 v0xaaaae837af60_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaae8471900_0, 0, 1;
    %jmp T_37.17;
T_37.15 ;
    %load/vec4 v0xaaaae837af60_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0xaaaae8471b40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xaaaae8471900_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae8471900_0, 0, 1;
    %jmp T_37.17;
T_37.17 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xaaaae8522190;
T_38 ;
    %wait E_0xaaaae83f62e0;
    %load/vec4 v0xaaaae8471a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaae8471b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae8485680_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0xaaaae84719c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0xaaaae8471b40_0;
    %pad/u 32;
    %load/vec4 v0xaaaae837af60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaae8471b40_0, 0;
    %load/vec4 v0xaaaae8471820_0;
    %assign/vec4 v0xaaaae8485680_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0xaaaae8471b40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaae8471b40_0, 0;
    %load/vec4 v0xaaaae8485680_0;
    %assign/vec4 v0xaaaae8485680_0, 0;
T_38.5 ;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xaaaae8587b10;
T_39 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaaae85b1dc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae85b1ea0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae85b1f70_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaae85b2100_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaae85b18a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaae85b1b80_0, 0, 2;
    %pushi/vec4 4293950464, 0, 48;
    %concati/vec4 4227859455, 0, 32;
    %store/vec4 v0xaaaae85b1ae0_0, 0, 80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae85b17d0_0, 0, 1;
    %end;
    .thread T_39, $init;
    .scope S_0xaaaae8587b10;
T_40 ;
    %wait E_0xaaaae83f2c20;
    %load/vec4 v0xaaaae85b1660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/qb/v v0xaaaae85b1c40_0, 1;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0xaaaae8587b10;
T_41 ;
    %wait E_0xaaaae83f2c20;
    %load/vec4 v0xaaaae85b1d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %delete/obj v0xaaaae85b1c40_0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xaaaae8587b10;
T_42 ;
    %wait E_0xaaaae83f2c20;
    %load/vec4 v0xaaaae85b2030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0xaaaae85b1ea0_0;
    %store/qb/v v0xaaaae85b1c40_0, 1;
    %vpi_func 2 131 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0xaaaae85b1ea0_0, 0;
T_42.0 ;
    %load/vec4 v0xaaaae85b21c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0xaaaae85b2100_0;
    %assign/vec4 v0xaaaae85b1b80_0, 0;
    %load/vec4 v0xaaaae85b18a0_0;
    %assign/vec4 v0xaaaae85b2100_0, 0;
    %load/vec4 v0xaaaae85b18a0_0;
    %load/vec4 v0xaaaae85b2100_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_42.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_42.5, 8;
T_42.4 ; End of true expr.
    %load/vec4 v0xaaaae85b1f70_0;
    %addi 1, 0, 32;
    %jmp/0 T_42.5, 8;
 ; End of false expr.
    %blend;
T_42.5;
    %assign/vec4 v0xaaaae85b1f70_0, 0;
    %load/vec4 v0xaaaae85b2100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %jmp T_42.10;
T_42.6 ;
    %vpi_func 2 140 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0xaaaae85b17d0_0, 0;
    %jmp T_42.10;
T_42.7 ;
    %load/vec4 v0xaaaae85b1ae0_0;
    %pushi/vec4 79, 0, 32;
    %load/vec4 v0xaaaae85b1f70_0;
    %sub;
    %part/s 1;
    %assign/vec4 v0xaaaae85b17d0_0, 0;
    %jmp T_42.10;
T_42.8 ;
    %vpi_func 2 142 "$urandom_range" 32, P_0xaaaae8591750, 32'sb00000000000000000000000000000000 {0 0 0};
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.11, 8;
    %load/vec4 v0xaaaae85b1700_0;
    %nor/r;
    %jmp/1 T_42.12, 8;
T_42.11 ; End of true expr.
    %load/vec4 v0xaaaae85b1700_0;
    %jmp/0 T_42.12, 8;
 ; End of false expr.
    %blend;
T_42.12;
    %assign/vec4 v0xaaaae85b17d0_0, 0;
    %jmp T_42.10;
T_42.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae85b17d0_0, 0;
    %jmp T_42.10;
T_42.10 ;
    %pop/vec4 1;
T_42.2 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xaaaae8587b10;
T_43 ;
    %wait E_0xaaaae83f2c20;
    %load/vec4 v0xaaaae85b1a10_0;
    %pushi/vec4 0, 0, 32;
    %vpi_func 2 150 "$size" 32, v0xaaaae85b1c40_0 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0xaaaae85b1940_0;
    %qpop/f/v v0xaaaae85b1c40_0;
    %cmp/e;
    %jmp/0xz  T_43.2, 4;
    %vpi_func 2 152 "$size" 32, v0xaaaae85b1c40_0 {0 0 0};
    %vpi_call/w 2 152 "$display", "Correct data: %b, Queue size: %0d, Sim time: %0d", v0xaaaae85b1940_0, S<0,vec4,u32>, $time {1 0 0};
    %jmp T_43.3;
T_43.2 ;
    %vpi_func 2 154 "$size" 32, v0xaaaae85b1c40_0 {0 0 0};
    %vpi_call/w 2 154 "$display", "Incorrect data: %b, Queue size: %0d, Sim time: %0d", v0xaaaae85b1940_0, S<0,vec4,u32>, $time {1 0 0};
T_43.3 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xaaaae8587b10;
T_44 ;
    %wait E_0xaaaae83f3a20;
    %load/vec4 v0xaaaae85b2100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.0 ;
    %load/vec4 v0xaaaae85b1f70_0;
    %cmpi/e 199, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_44.6, 8;
T_44.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_44.6, 8;
 ; End of false expr.
    %blend;
T_44.6;
    %store/vec4 v0xaaaae85b18a0_0, 0, 2;
    %jmp T_44.4;
T_44.1 ;
    %load/vec4 v0xaaaae85b1f70_0;
    %cmpi/e 79, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_44.8, 8;
T_44.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_44.8, 8;
 ; End of false expr.
    %blend;
T_44.8;
    %store/vec4 v0xaaaae85b18a0_0, 0, 2;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0xaaaae85b1f70_0;
    %cmpi/e 2799, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_44.10, 8;
T_44.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_44.10, 8;
 ; End of false expr.
    %blend;
T_44.10;
    %store/vec4 v0xaaaae85b18a0_0, 0, 2;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0xaaaae85b1f70_0;
    %pad/s 33;
    %cmpi/e 40, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_44.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_44.12, 8;
T_44.11 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_44.12, 8;
 ; End of false expr.
    %blend;
T_44.12;
    %store/vec4 v0xaaaae85b18a0_0, 0, 2;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xaaaae8587b10;
T_45 ;
    %vpi_call/w 2 171 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 172 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae85b15c0_0, 0, 1;
    %pushi/vec4 18000, 0, 32;
T_45.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_45.1, 5;
    %jmp/1 T_45.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0xaaaae85b15c0_0;
    %inv;
    %store/vec4 v0xaaaae85b15c0_0, 0, 1;
    %jmp T_45.0;
T_45.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 175 "$finish" {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "../tests/top_tb.v";
    "../source/encode/fm0_encoder.v";
    "../source/clk/strb_gen.v";
    "../source/top.v";
    "../source/detect_bits/bits_detector.v";
    "../source/detect_bits/bits_correlator.v";
    "../source/crc/crc16.v";
    "../source/crc/crc5.v";
    "../source/ctrl_fsm.v";
    "../source/encode/pie_encoder.v";
    "../source/detect_preamble/preamble_detector.v";
    "../source/detect_preamble/preamble_correlator.v";
    "../source/fifo/sync_fifo.v";
    "../source/ram/sdp_1clk_bram.v";
    "../source/clk/sampler.v";
