<stg><name>dense_large_rf_gt_ni.4</name>


<trans_list>

<trans id="171" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="3" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="36" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="37" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="40" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="14" op_0_bw="64">
<![CDATA[
.preheader76.preheader:0  %acc_V = alloca [120 x i14], align 2

]]></Node>
<StgValue><ssdm name="acc_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
.preheader76.preheader:1  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader76:0  %iacc = phi i7 [ %iacc_1, %0 ], [ 0, %.preheader76.preheader ]

]]></Node>
<StgValue><ssdm name="iacc"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader76:1  %exitcond8 = icmp eq i7 %iacc, -8

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader76:3  %iacc_1 = add i7 %iacc, 1

]]></Node>
<StgValue><ssdm name="iacc_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader76:4  br i1 %exitcond8, label %.preheader74.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp = zext i7 %iacc to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_V_addr = getelementptr [120 x i14]* %acc_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="acc_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
:3  store i14 0, i14* %acc_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.preheader:0  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader74:0  %w_index = phi i14 [ %ir, %.loopexit ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader74:1  %in_index = phi i32 [ %p_s, %.loopexit ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="14">
<![CDATA[
.preheader74:2  %w_index_cast = zext i14 %w_index to i17

]]></Node>
<StgValue><ssdm name="w_index_cast"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader74:3  %exitcond = icmp eq i14 %w_index, -2560

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader74:4  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13824, i64 13824, i64 13824)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader74:5  %ir = add i14 %w_index, 1

]]></Node>
<StgValue><ssdm name="ir"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader74:6  br i1 %exitcond, label %.preheader.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_s = zext i14 %w_index to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %outidx5_addr = getelementptr [13824 x i5]* @outidx5, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="outidx5_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="14">
<![CDATA[
:4  %out_index = load i5* %outidx5_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="14">
<![CDATA[
:4  %out_index = load i5* %outidx5_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_46 = sext i32 %in_index to i64

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %data_V_addr = getelementptr [576 x i14]* %data_V, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="10">
<![CDATA[
:8  %data_V_load = load i14* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="5">
<![CDATA[
:5  %out_index_cast = zext i5 %out_index to i8

]]></Node>
<StgValue><ssdm name="out_index_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="10">
<![CDATA[
:8  %data_V_load = load i14* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %im = phi i3 [ 0, %1 ], [ %im_1, %7 ]

]]></Node>
<StgValue><ssdm name="im"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %out_index9 = phi i8 [ %out_index_cast, %1 ], [ %out_index_1, %7 ]

]]></Node>
<StgValue><ssdm name="out_index9"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
:2  %w_index9 = phi i17 [ %w_index_cast, %1 ], [ %w_index_1, %7 ]

]]></Node>
<StgValue><ssdm name="w_index9"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_48 = icmp ult i3 %im, -3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 3)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %im_1 = add i3 %im, 1

]]></Node>
<StgValue><ssdm name="im_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_48, label %_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="6" stage="21" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="20" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="19" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="18" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="17" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="16" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="87" st_id="12" stage="15" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="88" st_id="13" stage="14" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="89" st_id="14" stage="13" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="90" st_id="15" stage="12" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="91" st_id="16" stage="11" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="92" st_id="17" stage="10" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="93" st_id="18" stage="9" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="94" st_id="19" stage="8" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="95" st_id="20" stage="7" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="96" st_id="21" stage="6" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="97" st_id="22" stage="5" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="98" st_id="23" stage="4" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="99" st_id="24" stage="3" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="100" st_id="25" stage="2" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="101" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="36" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:3  %zext_cast = zext i17 %w_index9 to i36

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="102" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:4  %mul = mul i36 155345, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="103" st_id="26" stage="1" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_39 = urem i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="104" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:4  %mul = mul i36 155345, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="105" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:4  %mul = mul i36 155345, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="106" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:5  %tmp_41 = zext i17 %tmp_39 to i64

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="107" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="66" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:6  %w11_V_addr = getelementptr [13824 x i66]* @w11_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="w11_V_addr"/></StgValue>
</operation>

<operation id="108" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="66" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:7  %w11_V_load = load i66* %w11_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w11_V_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="109" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="66" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:7  %w11_V_load = load i66* %w11_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w11_V_load"/></StgValue>
</operation>

<operation id="110" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:9  %tmp_4 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %mul, i32 31, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="111" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:10  %p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_4, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="112" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:11  %p_shl8 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_4, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="113" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:12  %p_shl8_cast = zext i4 %p_shl8 to i7

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="114" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:13  %tmp_43 = sub i7 %p_shl, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="115" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="70" op_0_bw="66">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:8  %w11_V_load_cast = sext i66 %w11_V_load to i70

]]></Node>
<StgValue><ssdm name="w11_V_load_cast"/></StgValue>
</operation>

<operation id="116" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="70" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:14  %tmp_36 = zext i7 %tmp_43 to i70

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="117" st_id="29" stage="2" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:15  %tmp_38 = lshr i70 %w11_V_load_cast, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="118" st_id="30" stage="1" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:15  %tmp_38 = lshr i70 %w11_V_load_cast, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="119" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="70">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:16  %tmp_40 = trunc i70 %tmp_38 to i14

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="120" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:1  %tmp_50 = zext i8 %out_index9 to i64

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="121" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:17  %p_Val2_11 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_40)

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="122" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:18  %acc_V_addr_2 = getelementptr [120 x i14]* %acc_V, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="acc_V_addr_2"/></StgValue>
</operation>

<operation id="123" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:19  %p_Val2_s = load i14* %acc_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="124" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:17  %p_Val2_11 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_40)

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="125" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:19  %p_Val2_s = load i14* %acc_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="126" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:20  %lhs_V = sext i14 %p_Val2_s to i15

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="127" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:21  %rhs_V = sext i14 %p_Val2_11 to i15

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="128" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:22  %ret_V = add nsw i15 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="129" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:23  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="130" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:24  %p_Val2_13 = add i14 %p_Val2_11, %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="131" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:26  %p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_13, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="132" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:25  store i14 %p_Val2_13, i14* %acc_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:27  %tmp_22 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="135" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:28  %overflow = and i1 %p_Result_9, %tmp_22

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="136" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:29  %tmp_51 = xor i1 %p_Result_9, true

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="137" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:30  %underflow = and i1 %p_Result_s, %tmp_51

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="138" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:31  %brmerge1 = xor i1 %p_Result_s, %p_Result_9

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="139" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:32  br i1 %brmerge1, label %3, label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
<literal name="overflow" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow, label %6, label %._crit_edge77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="142" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
<literal name="overflow" val="0"/>
<literal name="underflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
:0  store i14 -8192, i14* %acc_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
<literal name="overflow" val="0"/>
<literal name="underflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
<literal name="overflow" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge77:0  br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
<literal name="overflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
:0  store i14 8191, i14* %acc_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
<literal name="overflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %w_index_1 = add i17 %w_index9, 13824

]]></Node>
<StgValue><ssdm name="w_index_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="148" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %tmp_52 = icmp ugt i17 %w_index_1, -61953

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="149" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  br i1 %tmp_52, label %.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %out_index_1 = add i8 %out_index9, 24

]]></Node>
<StgValue><ssdm name="out_index_1"/></StgValue>
</operation>

<operation id="151" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:0  %in_index_1 = add nsw i32 %in_index, 1

]]></Node>
<StgValue><ssdm name="in_index_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="153" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1  %tmp_53 = icmp sgt i32 %in_index_1, 575

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="154" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:2  %p_s = select i1 %tmp_53, i32 0, i32 %in_index_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="155" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit:3  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="156" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:4  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="157" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %ires = phi i7 [ %ires_1, %8 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ires"/></StgValue>
</operation>

<operation id="158" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %tmp_47 = icmp eq i7 %ires, -8

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="159" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="160" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %ires_1 = add i7 %ires, 1

]]></Node>
<StgValue><ssdm name="ires_1"/></StgValue>
</operation>

<operation id="161" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_47, label %9, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_49 = zext i7 %ires to i64

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="163" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_V_addr_1 = getelementptr [120 x i14]* %acc_V, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="acc_V_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="7">
<![CDATA[
:3  %acc_V_load = load i14* %acc_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="acc_V_load"/></StgValue>
</operation>

<operation id="165" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="166" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="7">
<![CDATA[
:3  %acc_V_load = load i14* %acc_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="acc_V_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="167" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %res_V_addr = getelementptr [120 x i14]* %res_V, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="res_V_addr"/></StgValue>
</operation>

<operation id="169" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="14" op_1_bw="7">
<![CDATA[
:5  store i14 %acc_V_load, i14* %res_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="225" name="data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="226" name="res_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="227" name="outidx5" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="outidx5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="228" name="w11_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w11_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="230" from="StgValue_229" to="acc_V" fromId="229" toId="41">
</dataflow>
<dataflow id="231" from="iacc_1" to="iacc" fromId="46" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="232" from="StgValue_52" to="iacc" fromId="52" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="234" from="StgValue_233" to="iacc" fromId="233" toId="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="235" from="StgValue_42" to="iacc" fromId="42" toId="43">
</dataflow>
<dataflow id="236" from="iacc" to="exitcond8" fromId="43" toId="44">
</dataflow>
<dataflow id="238" from="StgValue_237" to="exitcond8" fromId="237" toId="44">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="239" toId="45">
</dataflow>
<dataflow id="242" from="StgValue_241" to="empty" fromId="241" toId="45">
</dataflow>
<dataflow id="243" from="StgValue_241" to="empty" fromId="241" toId="45">
</dataflow>
<dataflow id="244" from="StgValue_241" to="empty" fromId="241" toId="45">
</dataflow>
<dataflow id="245" from="iacc" to="iacc_1" fromId="43" toId="46">
</dataflow>
<dataflow id="247" from="StgValue_246" to="iacc_1" fromId="246" toId="46">
</dataflow>
<dataflow id="248" from="exitcond8" to="StgValue_47" fromId="44" toId="47">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecLoopName" to="StgValue_48" fromId="249" toId="48">
</dataflow>
<dataflow id="252" from="p_str14" to="StgValue_48" fromId="251" toId="48">
</dataflow>
<dataflow id="253" from="iacc" to="tmp" fromId="43" toId="49">
</dataflow>
<dataflow id="254" from="acc_V" to="acc_V_addr" fromId="41" toId="50">
</dataflow>
<dataflow id="256" from="StgValue_255" to="acc_V_addr" fromId="255" toId="50">
</dataflow>
<dataflow id="257" from="tmp" to="acc_V_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="259" from="StgValue_258" to="StgValue_51" fromId="258" toId="51">
</dataflow>
<dataflow id="260" from="acc_V_addr" to="StgValue_51" fromId="50" toId="51">
</dataflow>
<dataflow id="261" from="ir" to="w_index" fromId="59" toId="54">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="262" from="StgValue_156" to="w_index" fromId="156" toId="54">
<BackEdge/>
</dataflow>
<dataflow id="263" from="StgValue_258" to="w_index" fromId="258" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="264" from="StgValue_53" to="w_index" fromId="53" toId="54">
</dataflow>
<dataflow id="265" from="p_s" to="in_index" fromId="154" toId="55">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="StgValue_156" to="in_index" fromId="156" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="268" from="StgValue_267" to="in_index" fromId="267" toId="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="269" from="StgValue_53" to="in_index" fromId="53" toId="55">
</dataflow>
<dataflow id="270" from="w_index" to="w_index_cast" fromId="54" toId="56">
</dataflow>
<dataflow id="271" from="w_index" to="exitcond" fromId="54" toId="57">
</dataflow>
<dataflow id="273" from="StgValue_272" to="exitcond" fromId="272" toId="57">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecLoopTripCount" to="empty_47" fromId="239" toId="58">
</dataflow>
<dataflow id="276" from="StgValue_275" to="empty_47" fromId="275" toId="58">
</dataflow>
<dataflow id="277" from="StgValue_275" to="empty_47" fromId="275" toId="58">
</dataflow>
<dataflow id="278" from="StgValue_275" to="empty_47" fromId="275" toId="58">
</dataflow>
<dataflow id="279" from="w_index" to="ir" fromId="54" toId="59">
</dataflow>
<dataflow id="281" from="StgValue_280" to="ir" fromId="280" toId="59">
</dataflow>
<dataflow id="282" from="exitcond" to="StgValue_60" fromId="57" toId="60">
</dataflow>
<dataflow id="283" from="w_index" to="tmp_s" fromId="54" toId="61">
</dataflow>
<dataflow id="284" from="outidx5" to="outidx5_addr" fromId="227" toId="62">
</dataflow>
<dataflow id="285" from="StgValue_255" to="outidx5_addr" fromId="255" toId="62">
</dataflow>
<dataflow id="286" from="tmp_s" to="outidx5_addr" fromId="61" toId="62">
</dataflow>
<dataflow id="287" from="outidx5_addr" to="out_index" fromId="62" toId="63">
</dataflow>
<dataflow id="288" from="outidx5_addr" to="out_index" fromId="62" toId="65">
</dataflow>
<dataflow id="289" from="in_index" to="tmp_46" fromId="55" toId="66">
</dataflow>
<dataflow id="290" from="data_V" to="data_V_addr" fromId="225" toId="67">
</dataflow>
<dataflow id="291" from="StgValue_255" to="data_V_addr" fromId="255" toId="67">
</dataflow>
<dataflow id="292" from="tmp_46" to="data_V_addr" fromId="66" toId="67">
</dataflow>
<dataflow id="293" from="data_V_addr" to="data_V_load" fromId="67" toId="68">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecLoopName" to="StgValue_69" fromId="249" toId="69">
</dataflow>
<dataflow id="296" from="p_str16" to="StgValue_69" fromId="295" toId="69">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecRegionBegin" to="tmp_37" fromId="297" toId="70">
</dataflow>
<dataflow id="299" from="p_str16" to="tmp_37" fromId="295" toId="70">
</dataflow>
<dataflow id="300" from="out_index" to="out_index_cast" fromId="65" toId="71">
</dataflow>
<dataflow id="301" from="data_V_addr" to="data_V_load" fromId="67" toId="72">
</dataflow>
<dataflow id="303" from="StgValue_302" to="im" fromId="302" toId="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="304" from="StgValue_73" to="im" fromId="73" toId="74">
</dataflow>
<dataflow id="305" from="im_1" to="im" fromId="79" toId="74">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="306" from="StgValue_151" to="im" fromId="151" toId="74">
<BackEdge/>
</dataflow>
<dataflow id="307" from="out_index_cast" to="out_index9" fromId="71" toId="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="308" from="StgValue_73" to="out_index9" fromId="73" toId="75">
</dataflow>
<dataflow id="309" from="out_index_1" to="out_index9" fromId="150" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="310" from="StgValue_151" to="out_index9" fromId="151" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="311" from="w_index_cast" to="w_index9" fromId="56" toId="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="312" from="StgValue_73" to="w_index9" fromId="73" toId="76">
</dataflow>
<dataflow id="313" from="w_index_1" to="w_index9" fromId="147" toId="76">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="314" from="StgValue_151" to="w_index9" fromId="151" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="315" from="im" to="tmp_48" fromId="74" toId="77">
</dataflow>
<dataflow id="317" from="StgValue_316" to="tmp_48" fromId="316" toId="77">
</dataflow>
<dataflow id="318" from="_ssdm_op_SpecLoopTripCount" to="empty_48" fromId="239" toId="78">
</dataflow>
<dataflow id="319" from="StgValue_229" to="empty_48" fromId="229" toId="78">
</dataflow>
<dataflow id="321" from="StgValue_320" to="empty_48" fromId="320" toId="78">
</dataflow>
<dataflow id="323" from="StgValue_322" to="empty_48" fromId="322" toId="78">
</dataflow>
<dataflow id="324" from="im" to="im_1" fromId="74" toId="79">
</dataflow>
<dataflow id="326" from="StgValue_325" to="im_1" fromId="325" toId="79">
</dataflow>
<dataflow id="327" from="tmp_48" to="StgValue_80" fromId="77" toId="80">
</dataflow>
<dataflow id="328" from="w_index9" to="tmp_39" fromId="76" toId="81">
</dataflow>
<dataflow id="330" from="StgValue_329" to="tmp_39" fromId="329" toId="81">
</dataflow>
<dataflow id="331" from="w_index9" to="tmp_39" fromId="76" toId="82">
</dataflow>
<dataflow id="332" from="StgValue_329" to="tmp_39" fromId="329" toId="82">
</dataflow>
<dataflow id="333" from="w_index9" to="tmp_39" fromId="76" toId="83">
</dataflow>
<dataflow id="334" from="StgValue_329" to="tmp_39" fromId="329" toId="83">
</dataflow>
<dataflow id="335" from="w_index9" to="tmp_39" fromId="76" toId="84">
</dataflow>
<dataflow id="336" from="StgValue_329" to="tmp_39" fromId="329" toId="84">
</dataflow>
<dataflow id="337" from="w_index9" to="tmp_39" fromId="76" toId="85">
</dataflow>
<dataflow id="338" from="StgValue_329" to="tmp_39" fromId="329" toId="85">
</dataflow>
<dataflow id="339" from="w_index9" to="tmp_39" fromId="76" toId="86">
</dataflow>
<dataflow id="340" from="StgValue_329" to="tmp_39" fromId="329" toId="86">
</dataflow>
<dataflow id="341" from="w_index9" to="tmp_39" fromId="76" toId="87">
</dataflow>
<dataflow id="342" from="StgValue_329" to="tmp_39" fromId="329" toId="87">
</dataflow>
<dataflow id="343" from="w_index9" to="tmp_39" fromId="76" toId="88">
</dataflow>
<dataflow id="344" from="StgValue_329" to="tmp_39" fromId="329" toId="88">
</dataflow>
<dataflow id="345" from="w_index9" to="tmp_39" fromId="76" toId="89">
</dataflow>
<dataflow id="346" from="StgValue_329" to="tmp_39" fromId="329" toId="89">
</dataflow>
<dataflow id="347" from="w_index9" to="tmp_39" fromId="76" toId="90">
</dataflow>
<dataflow id="348" from="StgValue_329" to="tmp_39" fromId="329" toId="90">
</dataflow>
<dataflow id="349" from="w_index9" to="tmp_39" fromId="76" toId="91">
</dataflow>
<dataflow id="350" from="StgValue_329" to="tmp_39" fromId="329" toId="91">
</dataflow>
<dataflow id="351" from="w_index9" to="tmp_39" fromId="76" toId="92">
</dataflow>
<dataflow id="352" from="StgValue_329" to="tmp_39" fromId="329" toId="92">
</dataflow>
<dataflow id="353" from="w_index9" to="tmp_39" fromId="76" toId="93">
</dataflow>
<dataflow id="354" from="StgValue_329" to="tmp_39" fromId="329" toId="93">
</dataflow>
<dataflow id="355" from="w_index9" to="tmp_39" fromId="76" toId="94">
</dataflow>
<dataflow id="356" from="StgValue_329" to="tmp_39" fromId="329" toId="94">
</dataflow>
<dataflow id="357" from="w_index9" to="tmp_39" fromId="76" toId="95">
</dataflow>
<dataflow id="358" from="StgValue_329" to="tmp_39" fromId="329" toId="95">
</dataflow>
<dataflow id="359" from="w_index9" to="tmp_39" fromId="76" toId="96">
</dataflow>
<dataflow id="360" from="StgValue_329" to="tmp_39" fromId="329" toId="96">
</dataflow>
<dataflow id="361" from="w_index9" to="tmp_39" fromId="76" toId="97">
</dataflow>
<dataflow id="362" from="StgValue_329" to="tmp_39" fromId="329" toId="97">
</dataflow>
<dataflow id="363" from="w_index9" to="tmp_39" fromId="76" toId="98">
</dataflow>
<dataflow id="364" from="StgValue_329" to="tmp_39" fromId="329" toId="98">
</dataflow>
<dataflow id="365" from="w_index9" to="tmp_39" fromId="76" toId="99">
</dataflow>
<dataflow id="366" from="StgValue_329" to="tmp_39" fromId="329" toId="99">
</dataflow>
<dataflow id="367" from="w_index9" to="tmp_39" fromId="76" toId="100">
</dataflow>
<dataflow id="368" from="StgValue_329" to="tmp_39" fromId="329" toId="100">
</dataflow>
<dataflow id="369" from="w_index9" to="zext_cast" fromId="76" toId="101">
</dataflow>
<dataflow id="371" from="StgValue_370" to="mul" fromId="370" toId="102">
</dataflow>
<dataflow id="372" from="zext_cast" to="mul" fromId="101" toId="102">
</dataflow>
<dataflow id="373" from="w_index9" to="tmp_39" fromId="76" toId="103">
</dataflow>
<dataflow id="374" from="StgValue_329" to="tmp_39" fromId="329" toId="103">
</dataflow>
<dataflow id="375" from="StgValue_370" to="mul" fromId="370" toId="104">
</dataflow>
<dataflow id="376" from="zext_cast" to="mul" fromId="101" toId="104">
</dataflow>
<dataflow id="377" from="StgValue_370" to="mul" fromId="370" toId="105">
</dataflow>
<dataflow id="378" from="zext_cast" to="mul" fromId="101" toId="105">
</dataflow>
<dataflow id="379" from="tmp_39" to="tmp_41" fromId="103" toId="106">
</dataflow>
<dataflow id="380" from="w11_V" to="w11_V_addr" fromId="228" toId="107">
</dataflow>
<dataflow id="381" from="StgValue_255" to="w11_V_addr" fromId="255" toId="107">
</dataflow>
<dataflow id="382" from="tmp_41" to="w11_V_addr" fromId="106" toId="107">
</dataflow>
<dataflow id="383" from="w11_V_addr" to="w11_V_load" fromId="107" toId="108">
</dataflow>
<dataflow id="384" from="w11_V_addr" to="w11_V_load" fromId="107" toId="109">
</dataflow>
<dataflow id="386" from="_ssdm_op_PartSelect.i3.i36.i32.i32" to="tmp_4" fromId="385" toId="110">
</dataflow>
<dataflow id="387" from="mul" to="tmp_4" fromId="105" toId="110">
</dataflow>
<dataflow id="389" from="StgValue_388" to="tmp_4" fromId="388" toId="110">
</dataflow>
<dataflow id="391" from="StgValue_390" to="tmp_4" fromId="390" toId="110">
</dataflow>
<dataflow id="393" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="p_shl" fromId="392" toId="111">
</dataflow>
<dataflow id="394" from="tmp_4" to="p_shl" fromId="110" toId="111">
</dataflow>
<dataflow id="396" from="StgValue_395" to="p_shl" fromId="395" toId="111">
</dataflow>
<dataflow id="398" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="p_shl8" fromId="397" toId="112">
</dataflow>
<dataflow id="399" from="tmp_4" to="p_shl8" fromId="110" toId="112">
</dataflow>
<dataflow id="401" from="StgValue_400" to="p_shl8" fromId="400" toId="112">
</dataflow>
<dataflow id="402" from="p_shl8" to="p_shl8_cast" fromId="112" toId="113">
</dataflow>
<dataflow id="403" from="p_shl" to="tmp_43" fromId="111" toId="114">
</dataflow>
<dataflow id="404" from="p_shl8_cast" to="tmp_43" fromId="113" toId="114">
</dataflow>
<dataflow id="405" from="w11_V_load" to="w11_V_load_cast" fromId="109" toId="115">
</dataflow>
<dataflow id="406" from="tmp_43" to="tmp_36" fromId="114" toId="116">
</dataflow>
<dataflow id="407" from="w11_V_load_cast" to="tmp_38" fromId="115" toId="117">
</dataflow>
<dataflow id="408" from="tmp_36" to="tmp_38" fromId="116" toId="117">
</dataflow>
<dataflow id="409" from="w11_V_load_cast" to="tmp_38" fromId="115" toId="118">
</dataflow>
<dataflow id="410" from="tmp_36" to="tmp_38" fromId="116" toId="118">
</dataflow>
<dataflow id="411" from="tmp_38" to="tmp_40" fromId="118" toId="119">
</dataflow>
<dataflow id="412" from="out_index9" to="tmp_50" fromId="75" toId="120">
</dataflow>
<dataflow id="414" from="product" to="p_Val2_11" fromId="413" toId="121">
</dataflow>
<dataflow id="415" from="data_V_load" to="p_Val2_11" fromId="72" toId="121">
</dataflow>
<dataflow id="416" from="tmp_40" to="p_Val2_11" fromId="119" toId="121">
</dataflow>
<dataflow id="417" from="acc_V" to="acc_V_addr_2" fromId="41" toId="122">
</dataflow>
<dataflow id="418" from="StgValue_255" to="acc_V_addr_2" fromId="255" toId="122">
</dataflow>
<dataflow id="419" from="tmp_50" to="acc_V_addr_2" fromId="120" toId="122">
</dataflow>
<dataflow id="420" from="acc_V_addr_2" to="p_Val2_s" fromId="122" toId="123">
</dataflow>
<dataflow id="421" from="product" to="p_Val2_11" fromId="413" toId="124">
</dataflow>
<dataflow id="422" from="data_V_load" to="p_Val2_11" fromId="72" toId="124">
</dataflow>
<dataflow id="423" from="tmp_40" to="p_Val2_11" fromId="119" toId="124">
</dataflow>
<dataflow id="424" from="acc_V_addr_2" to="p_Val2_s" fromId="122" toId="125">
</dataflow>
<dataflow id="425" from="p_Val2_s" to="lhs_V" fromId="125" toId="126">
</dataflow>
<dataflow id="426" from="p_Val2_11" to="rhs_V" fromId="124" toId="127">
</dataflow>
<dataflow id="427" from="rhs_V" to="ret_V" fromId="127" toId="128">
</dataflow>
<dataflow id="428" from="lhs_V" to="ret_V" fromId="126" toId="128">
</dataflow>
<dataflow id="430" from="_ssdm_op_BitSelect.i1.i15.i32" to="p_Result_s" fromId="429" toId="129">
</dataflow>
<dataflow id="431" from="ret_V" to="p_Result_s" fromId="128" toId="129">
</dataflow>
<dataflow id="433" from="StgValue_432" to="p_Result_s" fromId="432" toId="129">
</dataflow>
<dataflow id="434" from="p_Val2_11" to="p_Val2_13" fromId="124" toId="130">
</dataflow>
<dataflow id="435" from="p_Val2_s" to="p_Val2_13" fromId="125" toId="130">
</dataflow>
<dataflow id="437" from="_ssdm_op_BitSelect.i1.i14.i32" to="p_Result_9" fromId="436" toId="131">
</dataflow>
<dataflow id="438" from="p_Val2_13" to="p_Result_9" fromId="130" toId="131">
</dataflow>
<dataflow id="440" from="StgValue_439" to="p_Result_9" fromId="439" toId="131">
</dataflow>
<dataflow id="441" from="_ssdm_op_SpecLoopName" to="StgValue_132" fromId="249" toId="132">
</dataflow>
<dataflow id="443" from="p_str17" to="StgValue_132" fromId="442" toId="132">
</dataflow>
<dataflow id="444" from="p_Val2_13" to="StgValue_133" fromId="130" toId="133">
</dataflow>
<dataflow id="445" from="acc_V_addr_2" to="StgValue_133" fromId="122" toId="133">
</dataflow>
<dataflow id="446" from="p_Result_s" to="tmp_22" fromId="129" toId="134">
</dataflow>
<dataflow id="448" from="StgValue_447" to="tmp_22" fromId="447" toId="134">
</dataflow>
<dataflow id="449" from="p_Result_9" to="overflow" fromId="131" toId="135">
</dataflow>
<dataflow id="450" from="tmp_22" to="overflow" fromId="134" toId="135">
</dataflow>
<dataflow id="451" from="p_Result_9" to="tmp_51" fromId="131" toId="136">
</dataflow>
<dataflow id="452" from="StgValue_447" to="tmp_51" fromId="447" toId="136">
</dataflow>
<dataflow id="453" from="p_Result_s" to="underflow" fromId="129" toId="137">
</dataflow>
<dataflow id="454" from="tmp_51" to="underflow" fromId="136" toId="137">
</dataflow>
<dataflow id="455" from="p_Result_s" to="brmerge1" fromId="129" toId="138">
</dataflow>
<dataflow id="456" from="p_Result_9" to="brmerge1" fromId="131" toId="138">
</dataflow>
<dataflow id="457" from="brmerge1" to="StgValue_139" fromId="138" toId="139">
</dataflow>
<dataflow id="458" from="overflow" to="StgValue_140" fromId="135" toId="140">
</dataflow>
<dataflow id="459" from="underflow" to="StgValue_141" fromId="137" toId="141">
</dataflow>
<dataflow id="461" from="StgValue_460" to="StgValue_142" fromId="460" toId="142">
</dataflow>
<dataflow id="462" from="acc_V_addr_2" to="StgValue_142" fromId="122" toId="142">
</dataflow>
<dataflow id="464" from="StgValue_463" to="StgValue_145" fromId="463" toId="145">
</dataflow>
<dataflow id="465" from="acc_V_addr_2" to="StgValue_145" fromId="122" toId="145">
</dataflow>
<dataflow id="466" from="w_index9" to="w_index_1" fromId="76" toId="147">
</dataflow>
<dataflow id="467" from="StgValue_329" to="w_index_1" fromId="329" toId="147">
</dataflow>
<dataflow id="468" from="w_index_1" to="tmp_52" fromId="147" toId="148">
</dataflow>
<dataflow id="470" from="StgValue_469" to="tmp_52" fromId="469" toId="148">
</dataflow>
<dataflow id="471" from="tmp_52" to="StgValue_149" fromId="148" toId="149">
</dataflow>
<dataflow id="472" from="out_index9" to="out_index_1" fromId="75" toId="150">
</dataflow>
<dataflow id="474" from="StgValue_473" to="out_index_1" fromId="473" toId="150">
</dataflow>
<dataflow id="475" from="in_index" to="in_index_1" fromId="55" toId="152">
</dataflow>
<dataflow id="477" from="StgValue_476" to="in_index_1" fromId="476" toId="152">
</dataflow>
<dataflow id="478" from="in_index_1" to="tmp_53" fromId="152" toId="153">
</dataflow>
<dataflow id="480" from="StgValue_479" to="tmp_53" fromId="479" toId="153">
</dataflow>
<dataflow id="481" from="tmp_53" to="p_s" fromId="153" toId="154">
</dataflow>
<dataflow id="482" from="StgValue_267" to="p_s" fromId="267" toId="154">
</dataflow>
<dataflow id="483" from="in_index_1" to="p_s" fromId="152" toId="154">
</dataflow>
<dataflow id="485" from="_ssdm_op_SpecRegionEnd" to="empty_49" fromId="484" toId="155">
</dataflow>
<dataflow id="486" from="p_str16" to="empty_49" fromId="295" toId="155">
</dataflow>
<dataflow id="487" from="tmp_37" to="empty_49" fromId="70" toId="155">
</dataflow>
<dataflow id="488" from="ires_1" to="ires" fromId="160" toId="157">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="489" from="StgValue_170" to="ires" fromId="170" toId="157">
<BackEdge/>
</dataflow>
<dataflow id="490" from="StgValue_233" to="ires" fromId="233" toId="157">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="491" from="StgValue_64" to="ires" fromId="64" toId="157">
</dataflow>
<dataflow id="492" from="ires" to="tmp_47" fromId="157" toId="158">
</dataflow>
<dataflow id="493" from="StgValue_237" to="tmp_47" fromId="237" toId="158">
</dataflow>
<dataflow id="494" from="_ssdm_op_SpecLoopTripCount" to="empty_50" fromId="239" toId="159">
</dataflow>
<dataflow id="495" from="StgValue_241" to="empty_50" fromId="241" toId="159">
</dataflow>
<dataflow id="496" from="StgValue_241" to="empty_50" fromId="241" toId="159">
</dataflow>
<dataflow id="497" from="StgValue_241" to="empty_50" fromId="241" toId="159">
</dataflow>
<dataflow id="498" from="ires" to="ires_1" fromId="157" toId="160">
</dataflow>
<dataflow id="499" from="StgValue_246" to="ires_1" fromId="246" toId="160">
</dataflow>
<dataflow id="500" from="tmp_47" to="StgValue_161" fromId="158" toId="161">
</dataflow>
<dataflow id="501" from="ires" to="tmp_49" fromId="157" toId="162">
</dataflow>
<dataflow id="502" from="acc_V" to="acc_V_addr_1" fromId="41" toId="163">
</dataflow>
<dataflow id="503" from="StgValue_255" to="acc_V_addr_1" fromId="255" toId="163">
</dataflow>
<dataflow id="504" from="tmp_49" to="acc_V_addr_1" fromId="162" toId="163">
</dataflow>
<dataflow id="505" from="acc_V_addr_1" to="acc_V_load" fromId="163" toId="164">
</dataflow>
<dataflow id="506" from="acc_V_addr_1" to="acc_V_load" fromId="163" toId="166">
</dataflow>
<dataflow id="507" from="_ssdm_op_SpecLoopName" to="StgValue_167" fromId="249" toId="167">
</dataflow>
<dataflow id="509" from="p_str18" to="StgValue_167" fromId="508" toId="167">
</dataflow>
<dataflow id="510" from="res_V" to="res_V_addr" fromId="226" toId="168">
</dataflow>
<dataflow id="511" from="StgValue_255" to="res_V_addr" fromId="255" toId="168">
</dataflow>
<dataflow id="512" from="tmp_49" to="res_V_addr" fromId="162" toId="168">
</dataflow>
<dataflow id="513" from="acc_V_load" to="StgValue_169" fromId="166" toId="169">
</dataflow>
<dataflow id="514" from="res_V_addr" to="StgValue_169" fromId="168" toId="169">
</dataflow>
<dataflow id="515" from="exitcond8" to="StgValue_2" fromId="44" toId="2">
</dataflow>
<dataflow id="516" from="exitcond" to="StgValue_3" fromId="57" toId="3">
</dataflow>
<dataflow id="517" from="tmp_48" to="StgValue_6" fromId="77" toId="6">
</dataflow>
<dataflow id="518" from="brmerge1" to="StgValue_34" fromId="138" toId="34">
</dataflow>
<dataflow id="519" from="overflow" to="StgValue_34" fromId="135" toId="34">
</dataflow>
<dataflow id="520" from="brmerge1" to="StgValue_35" fromId="138" toId="35">
</dataflow>
<dataflow id="521" from="overflow" to="StgValue_35" fromId="135" toId="35">
</dataflow>
<dataflow id="522" from="underflow" to="StgValue_35" fromId="137" toId="35">
</dataflow>
<dataflow id="523" from="tmp_48" to="StgValue_36" fromId="77" toId="36">
</dataflow>
<dataflow id="524" from="tmp_52" to="StgValue_36" fromId="148" toId="36">
</dataflow>
<dataflow id="525" from="tmp_47" to="StgValue_38" fromId="158" toId="38">
</dataflow>
</dataflows>


</stg>
