

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Sat Aug  3 00:46:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_wedgePatch_init_fu_392                 |wedgePatch_init                 |      378|      379|   1.134 us|  1.137 us|  378|  379|     none|
        |grp_makeSuperPoint_alignedToLine11_fu_399  |makeSuperPoint_alignedToLine11  |        ?|        ?|          ?|         ?|    ?|    ?|     none|
        |grp_add_patch9_fu_418                      |add_patch9                      |       14|      362|  42.000 ns|  1.086 us|   14|  362|     none|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                                     Loop Name                                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter             |      161|      161|         3|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_makeSuperpoint_loop                                                                                                      |        ?|        ?|         ?|          -|          -|     5|        no|
        |- makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter                 |      161|      161|         3|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength  |       24|       24|         2|          1|          1|    24|       yes|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      447|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|     0|    18181|    15660|    -|
|Memory               |        2|     -|       32|       33|    -|
|Multiplexer          |        -|     -|        -|      590|    -|
|Register             |        -|     -|      176|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|     0|    18389|    16730|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |grp_add_patch9_fu_418                      |add_patch9                      |        0|   0|    546|   1185|    0|
    |grp_makeSuperPoint_alignedToLine11_fu_399  |makeSuperPoint_alignedToLine11  |        1|   0|   1929|   2589|    0|
    |grp_wedgePatch_init_fu_392                 |wedgePatch_init                 |        0|   0|  15706|  11886|    0|
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                      |                                |        1|   0|  18181|  15660|    0|
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                      Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NPpatches_parameters_V_U   |makePatch_alignedToLine_NPpatches_parameters_V   |        0|  32|  33|    0|    24|   32|     1|          768|
    |NPpatches_superpoints_V_U  |makePatch_alignedToLine_NPpatches_superpoints_V  |        1|   0|   0|    0|   160|   32|     1|         5120|
    |init_patch_V_U             |makePatch_alignedToLine_init_patch_V             |        1|   0|   0|    0|   160|   32|     1|         5120|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                 |        2|  32|  33|    0|   344|   96|     3|        11008|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1431_1_fu_431_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1431_fu_443_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1437_1_fu_523_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1437_fu_489_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1443_fu_517_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1448_1_fu_566_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1448_fu_551_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1457_fu_576_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1474_1_fu_588_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1474_fu_600_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1480_1_fu_680_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1480_fu_646_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1486_fu_674_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1491_1_fu_723_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1491_fu_708_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1504_1_fu_733_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln1504_fu_745_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1510_1_fu_825_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln1510_fu_791_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1516_fu_819_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1521_1_fu_868_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln1521_fu_853_p2       |         +|   0|  0|  12|           5|           5|
    |and_ln1431_fu_483_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1474_fu_640_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1504_fu_785_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1431_fu_437_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1437_fu_449_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1443_fu_477_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1457_fu_582_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln1474_fu_594_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1480_fu_606_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1486_fu_634_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1504_fu_739_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln1510_fu_751_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln1516_fu_779_p2      |      icmp|   0|  0|   8|           2|           3|
    |or_ln1437_fu_495_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1480_fu_652_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1510_fu_797_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln1431_1_fu_463_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1431_fu_455_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1437_1_fu_509_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1437_2_fu_529_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1437_fu_501_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1474_1_fu_620_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1474_fu_612_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1480_1_fu_666_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1480_2_fu_686_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1480_fu_658_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1504_1_fu_765_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln1504_fu_757_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln1510_1_fu_811_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1510_2_fu_831_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln1510_fu_803_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |       xor|   0|  0|   2|           2|           1|
    |xor_ln1431_fu_471_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1474_fu_628_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1504_fu_773_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 447|         194|         158|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |NPpatches_parameters_V_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_we1        |   9|          2|    1|          2|
    |NPpatches_superpoints_V_address0  |  20|          4|    8|         32|
    |NPpatches_superpoints_V_address1  |  14|          3|    8|         24|
    |NPpatches_superpoints_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_V_we0       |  14|          3|    1|          3|
    |a_reg_216                         |   9|          2|    3|          6|
    |ap_NS_fsm                         |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |  14|          3|    1|          3|
    |ap_phi_mux_a_phi_fu_220_p4        |   9|          2|    3|          6|
    |ap_phi_mux_b_1_phi_fu_297_p4      |   9|          2|    3|          6|
    |ap_phi_mux_b_2_phi_fu_352_p4      |   9|          2|    2|          4|
    |ap_phi_mux_b_phi_fu_242_p4        |   9|          2|    5|         10|
    |ap_phi_mux_c_1_phi_fu_319_p4      |   9|          2|    5|         10|
    |ap_phi_mux_c_2_phi_fu_374_p4      |   9|          2|    3|          6|
    |b_1_reg_293                       |   9|          2|    3|          6|
    |b_2_reg_348                       |   9|          2|    2|          4|
    |b_reg_238                         |   9|          2|    5|         10|
    |c_1_reg_315                       |   9|          2|    5|         10|
    |c_2_reg_370                       |   9|          2|    3|          6|
    |c_reg_249                         |   9|          2|    2|          4|
    |d_1_reg_381                       |   9|          2|    2|          4|
    |d_reg_326                         |   9|          2|    2|          4|
    |i_reg_270                         |   9|          2|    3|          6|
    |indvar_flatten13_reg_205          |   9|          2|    8|         16|
    |indvar_flatten21_reg_304          |   9|          2|    7|         14|
    |indvar_flatten35_reg_282          |   9|          2|    8|         16|
    |indvar_flatten43_reg_359          |   9|          2|    5|         10|
    |indvar_flatten57_reg_337          |   9|          2|    5|         10|
    |indvar_flatten_reg_227            |   9|          2|    7|         14|
    |init_patch_V_address0             |  20|          4|    8|         32|
    |init_patch_V_ce0                  |  20|          4|    1|          4|
    |init_patch_V_d0                   |  14|          3|   32|         96|
    |init_patch_V_we0                  |  14|          3|    1|          3|
    |n_patches_o                       |   9|          2|    8|         16|
    |n_patches_o_ap_vld                |   9|          2|    1|          2|
    |ppl_0_reg_260                     |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 590|        126|  272|        712|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |a_reg_216                                               |   3|   0|    3|          0|
    |add_ln1448_1_reg_936                                    |   8|   0|    8|          0|
    |add_ln1457_reg_941                                      |   3|   0|    3|          0|
    |add_ln1491_1_reg_991                                    |   8|   0|    8|          0|
    |ap_CS_fsm                                               |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                 |   1|   0|    1|          0|
    |b_1_reg_293                                             |   3|   0|    3|          0|
    |b_2_reg_348                                             |   2|   0|    2|          0|
    |b_reg_238                                               |   5|   0|    5|          0|
    |c_1_reg_315                                             |   5|   0|    5|          0|
    |c_2_reg_370                                             |   3|   0|    3|          0|
    |c_reg_249                                               |   2|   0|    2|          0|
    |d_1_reg_381                                             |   2|   0|    2|          0|
    |d_reg_326                                               |   2|   0|    2|          0|
    |grp_add_patch9_fu_418_ap_start_reg                      |   1|   0|    1|          0|
    |grp_makeSuperPoint_alignedToLine11_fu_399_ap_start_reg  |   1|   0|    1|          0|
    |grp_wedgePatch_init_fu_392_ap_start_reg                 |   1|   0|    1|          0|
    |i_reg_270                                               |   3|   0|    3|          0|
    |icmp_ln1431_reg_905                                     |   1|   0|    1|          0|
    |icmp_ln1431_reg_905_pp0_iter1_reg                       |   1|   0|    1|          0|
    |icmp_ln1474_reg_960                                     |   1|   0|    1|          0|
    |icmp_ln1474_reg_960_pp1_iter1_reg                       |   1|   0|    1|          0|
    |icmp_ln1504_reg_1001                                    |   1|   0|    1|          0|
    |indvar_flatten13_reg_205                                |   8|   0|    8|          0|
    |indvar_flatten21_reg_304                                |   7|   0|    7|          0|
    |indvar_flatten35_reg_282                                |   8|   0|    8|          0|
    |indvar_flatten43_reg_359                                |   5|   0|    5|          0|
    |indvar_flatten57_reg_337                                |   5|   0|    5|          0|
    |indvar_flatten_reg_227                                  |   7|   0|    7|          0|
    |ppl_0_reg_260                                           |  32|   0|   32|          0|
    |select_ln1431_1_reg_909                                 |   3|   0|    3|          0|
    |select_ln1437_1_reg_920                                 |   5|   0|    5|          0|
    |select_ln1437_reg_915                                   |   2|   0|    2|          0|
    |select_ln1474_1_reg_964                                 |   3|   0|    3|          0|
    |select_ln1480_1_reg_975                                 |   5|   0|    5|          0|
    |select_ln1480_reg_970                                   |   2|   0|    2|          0|
    |select_ln1504_1_reg_1005                                |   2|   0|    2|          0|
    |select_ln1510_1_reg_1016                                |   3|   0|    3|          0|
    |select_ln1510_reg_1011                                  |   2|   0|    2|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 176|   0|  176|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_return                     |  out|   32|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|n_patches_i                   |   in|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o                   |  out|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o_ap_vld            |  out|    1|     ap_ovld|                n_patches|       pointer|
|GDn_points_address0           |  out|    3|   ap_memory|               GDn_points|         array|
|GDn_points_ce0                |  out|    1|   ap_memory|               GDn_points|         array|
|GDn_points_q0                 |   in|   32|   ap_memory|               GDn_points|         array|
|apexZ0                        |   in|   32|     ap_none|                   apexZ0|        scalar|
|z_top                         |   in|   32|     ap_none|                    z_top|        scalar|
|p_read                        |   in|   32|     ap_none|                   p_read|        scalar|
|leftRight                     |   in|    1|     ap_none|                leftRight|        scalar|
|GDarrayDecoded_address0       |  out|   12|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_ce0            |  out|    1|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_q0             |   in|   32|   ap_memory|           GDarrayDecoded|         array|
|patches_superpoints_address0  |  out|   12|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_q0        |   in|   64|   ap_memory|      patches_superpoints|         array|
|patches_parameters_address0   |  out|    7|   ap_memory|       patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|       patches_parameters|         array|
|patches_parameters_q0         |   in|   32|   ap_memory|       patches_parameters|         array|
+------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight"   --->   Operation 19 'read' 'leftRight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 20 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 21 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 22 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.19ns)   --->   "%init_patch_V = alloca i64 1" [patchMaker.cpp:1423]   --->   Operation 23 'alloca' 'init_patch_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 24 [1/1] (1.19ns)   --->   "%NPpatches_superpoints_V = alloca i64 1" [patchMaker.cpp:1466]   --->   Operation 24 'alloca' 'NPpatches_superpoints_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 25 [1/1] (0.69ns)   --->   "%NPpatches_parameters_V = alloca i64 1" [patchMaker.cpp:1496]   --->   Operation 25 'alloca' 'NPpatches_parameters_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln1431 = br void" [patchMaker.cpp:1431]   --->   Operation 26 'br' 'br_ln1431' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln1431_1, void %.split20" [patchMaker.cpp:1431]   --->   Operation 27 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln1431_1, void %.split20" [patchMaker.cpp:1431]   --->   Operation 28 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln1437_2, void %.split20" [patchMaker.cpp:1437]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%b = phi i5 0, void, i5 %select_ln1437_1, void %.split20" [patchMaker.cpp:1437]   --->   Operation 30 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %add_ln1443, void %.split20" [patchMaker.cpp:1443]   --->   Operation 31 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln1431_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:1431]   --->   Operation 32 'add' 'add_ln1431_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.58ns)   --->   "%icmp_ln1431 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:1431]   --->   Operation 34 'icmp' 'icmp_ln1431' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1431 = br i1 %icmp_ln1431, void %.split20, void %.preheader2.preheader" [patchMaker.cpp:1431]   --->   Operation 35 'br' 'br_ln1431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.57ns)   --->   "%add_ln1431 = add i3 %a, i3 1" [patchMaker.cpp:1431]   --->   Operation 36 'add' 'add_ln1431' <Predicate = (!icmp_ln1431)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.59ns)   --->   "%icmp_ln1437 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:1437]   --->   Operation 37 'icmp' 'icmp_ln1437' <Predicate = (!icmp_ln1431)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln1431 = select i1 %icmp_ln1437, i5 0, i5 %b" [patchMaker.cpp:1431]   --->   Operation 38 'select' 'select_ln1431' <Predicate = (!icmp_ln1431)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.27ns)   --->   "%select_ln1431_1 = select i1 %icmp_ln1437, i3 %add_ln1431, i3 %a" [patchMaker.cpp:1431]   --->   Operation 39 'select' 'select_ln1431_1' <Predicate = (!icmp_ln1431)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln1431)   --->   "%xor_ln1431 = xor i1 %icmp_ln1437, i1 1" [patchMaker.cpp:1431]   --->   Operation 40 'xor' 'xor_ln1431' <Predicate = (!icmp_ln1431)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.34ns)   --->   "%icmp_ln1443 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:1443]   --->   Operation 41 'icmp' 'icmp_ln1443' <Predicate = (!icmp_ln1431)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1431 = and i1 %icmp_ln1443, i1 %xor_ln1431" [patchMaker.cpp:1431]   --->   Operation 42 'and' 'and_ln1431' <Predicate = (!icmp_ln1431)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln1437 = add i5 %select_ln1431, i5 1" [patchMaker.cpp:1437]   --->   Operation 43 'add' 'add_ln1437' <Predicate = (!icmp_ln1431)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln1437)   --->   "%or_ln1437 = or i1 %and_ln1431, i1 %icmp_ln1437" [patchMaker.cpp:1437]   --->   Operation 44 'or' 'or_ln1437' <Predicate = (!icmp_ln1431)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1437 = select i1 %or_ln1437, i2 0, i2 %c" [patchMaker.cpp:1437]   --->   Operation 45 'select' 'select_ln1437' <Predicate = (!icmp_ln1431)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns)   --->   "%select_ln1437_1 = select i1 %and_ln1431, i5 %add_ln1437, i5 %select_ln1431" [patchMaker.cpp:1437]   --->   Operation 46 'select' 'select_ln1437_1' <Predicate = (!icmp_ln1431)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.43ns)   --->   "%add_ln1443 = add i2 %select_ln1437, i2 1" [patchMaker.cpp:1443]   --->   Operation 47 'add' 'add_ln1443' <Predicate = (!icmp_ln1431)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln1437_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:1437]   --->   Operation 48 'add' 'add_ln1437_1' <Predicate = (!icmp_ln1431)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln1437_2 = select i1 %icmp_ln1437, i7 1, i7 %add_ln1437_1" [patchMaker.cpp:1437]   --->   Operation 49 'select' 'select_ln1437_2' <Predicate = (!icmp_ln1431)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1431_1, i4 0" [patchMaker.cpp:1448]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1437 = zext i7 %tmp" [patchMaker.cpp:1437]   --->   Operation 51 'zext' 'zext_ln1437' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1448 = zext i5 %select_ln1437_1" [patchMaker.cpp:1448]   --->   Operation 52 'zext' 'zext_ln1448' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln1448 = add i8 %zext_ln1437, i8 %zext_ln1448" [patchMaker.cpp:1448]   --->   Operation 53 'add' 'add_ln1448' <Predicate = (!icmp_ln1431)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln1448_1)   --->   "%empty_78 = shl i8 %add_ln1448, i8 1" [patchMaker.cpp:1448]   --->   Operation 54 'shl' 'empty_78' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln1448_1)   --->   "%zext_ln1448_1 = zext i2 %select_ln1437" [patchMaker.cpp:1448]   --->   Operation 55 'zext' 'zext_ln1448_1' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1448_1 = add i8 %empty_78, i8 %zext_ln1448_1" [patchMaker.cpp:1448]   --->   Operation 56 'add' 'add_ln1448_1' <Predicate = (!icmp_ln1431)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1448_2 = zext i8 %add_ln1448_1" [patchMaker.cpp:1448]   --->   Operation 62 'zext' 'zext_ln1448_2' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%init_patch_V_addr = getelementptr i32 %init_patch_V, i64 0, i64 %zext_ln1448_2" [patchMaker.cpp:1448]   --->   Operation 63 'getelementptr' 'init_patch_V_addr' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln1443 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [patchMaker.cpp:1443]   --->   Operation 64 'specloopname' 'specloopname_ln1443' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.19ns)   --->   "%store_ln1448 = store i32 0, i8 %init_patch_V_addr" [patchMaker.cpp:1448]   --->   Operation 65 'store' 'store_ln1448' <Predicate = (!icmp_ln1431)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln1431)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.38>
ST_5 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln1457 = br void %.preheader2" [patchMaker.cpp:1457]   --->   Operation 67 'br' 'br_ln1457' <Predicate = true> <Delay = 0.38>

State 6 <SV = 3> <Delay = 1.19>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%ppl_0 = phi i32 %call_ret1, void %.split14, i32 %p_read_4, void %.preheader2.preheader" [patchMaker.cpp:1462]   --->   Operation 68 'phi' 'ppl_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln1457, void %.split14, i3 0, void %.preheader2.preheader" [patchMaker.cpp:1457]   --->   Operation 69 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.57ns)   --->   "%add_ln1457 = add i3 %i, i3 1" [patchMaker.cpp:1457]   --->   Operation 70 'add' 'add_ln1457' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.49ns)   --->   "%icmp_ln1457 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:1457]   --->   Operation 71 'icmp' 'icmp_ln1457' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 72 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1457 = br i1 %icmp_ln1457, void %.split14, void %.preheader1.preheader.preheader" [patchMaker.cpp:1457]   --->   Operation 73 'br' 'br_ln1457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (0.69ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i33 %radiiDivisionList_4, i26 %trapezoid_edges_V" [patchMaker.cpp:1462]   --->   Operation 74 'call' 'call_ret1' <Predicate = (!icmp_ln1457)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln1474 = br void %.preheader1.preheader" [patchMaker.cpp:1474]   --->   Operation 75 'br' 'br_ln1474' <Predicate = (icmp_ln1457)> <Delay = 0.38>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln1457 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [patchMaker.cpp:1457]   --->   Operation 76 'specloopname' 'specloopname_ln1457' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i33 %radiiDivisionList_4, i26 %trapezoid_edges_V" [patchMaker.cpp:1462]   --->   Operation 77 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.86>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %add_ln1474_1, void %.preheader1, i8 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1474]   --->   Operation 79 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%b_1 = phi i3 %select_ln1474_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1474]   --->   Operation 80 'phi' 'b_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %select_ln1480_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1480]   --->   Operation 81 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%c_1 = phi i5 %select_ln1480_1, void %.preheader1, i5 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1480]   --->   Operation 82 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%d = phi i2 %add_ln1486, void %.preheader1, i2 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1486]   --->   Operation 83 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln1474_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:1474]   --->   Operation 84 'add' 'add_ln1474_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.58ns)   --->   "%icmp_ln1474 = icmp_eq  i8 %indvar_flatten35, i8 160" [patchMaker.cpp:1474]   --->   Operation 86 'icmp' 'icmp_ln1474' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln1474 = br i1 %icmp_ln1474, void %.preheader1, void %.preheader.preheader.preheader" [patchMaker.cpp:1474]   --->   Operation 87 'br' 'br_ln1474' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.57ns)   --->   "%add_ln1474 = add i3 %b_1, i3 1" [patchMaker.cpp:1474]   --->   Operation 88 'add' 'add_ln1474' <Predicate = (!icmp_ln1474)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.59ns)   --->   "%icmp_ln1480 = icmp_eq  i7 %indvar_flatten21, i7 32" [patchMaker.cpp:1480]   --->   Operation 89 'icmp' 'icmp_ln1480' <Predicate = (!icmp_ln1474)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln1474 = select i1 %icmp_ln1480, i5 0, i5 %c_1" [patchMaker.cpp:1474]   --->   Operation 90 'select' 'select_ln1474' <Predicate = (!icmp_ln1474)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.27ns)   --->   "%select_ln1474_1 = select i1 %icmp_ln1480, i3 %add_ln1474, i3 %b_1" [patchMaker.cpp:1474]   --->   Operation 91 'select' 'select_ln1474_1' <Predicate = (!icmp_ln1474)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln1474)   --->   "%xor_ln1474 = xor i1 %icmp_ln1480, i1 1" [patchMaker.cpp:1474]   --->   Operation 92 'xor' 'xor_ln1474' <Predicate = (!icmp_ln1474)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.34ns)   --->   "%icmp_ln1486 = icmp_eq  i2 %d, i2 2" [patchMaker.cpp:1486]   --->   Operation 93 'icmp' 'icmp_ln1486' <Predicate = (!icmp_ln1474)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1474 = and i1 %icmp_ln1486, i1 %xor_ln1474" [patchMaker.cpp:1474]   --->   Operation 94 'and' 'and_ln1474' <Predicate = (!icmp_ln1474)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.70ns)   --->   "%add_ln1480 = add i5 %select_ln1474, i5 1" [patchMaker.cpp:1480]   --->   Operation 95 'add' 'add_ln1480' <Predicate = (!icmp_ln1474)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln1480)   --->   "%or_ln1480 = or i1 %and_ln1474, i1 %icmp_ln1480" [patchMaker.cpp:1480]   --->   Operation 96 'or' 'or_ln1480' <Predicate = (!icmp_ln1474)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1480 = select i1 %or_ln1480, i2 0, i2 %d" [patchMaker.cpp:1480]   --->   Operation 97 'select' 'select_ln1480' <Predicate = (!icmp_ln1474)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.27ns)   --->   "%select_ln1480_1 = select i1 %and_ln1474, i5 %add_ln1480, i5 %select_ln1474" [patchMaker.cpp:1480]   --->   Operation 98 'select' 'select_ln1480_1' <Predicate = (!icmp_ln1474)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.43ns)   --->   "%add_ln1486 = add i2 %select_ln1480, i2 1" [patchMaker.cpp:1486]   --->   Operation 99 'add' 'add_ln1486' <Predicate = (!icmp_ln1474)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln1480_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:1480]   --->   Operation 100 'add' 'add_ln1480_1' <Predicate = (!icmp_ln1474)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.30ns)   --->   "%select_ln1480_2 = select i1 %icmp_ln1480, i7 1, i7 %add_ln1480_1" [patchMaker.cpp:1480]   --->   Operation 101 'select' 'select_ln1480_2' <Predicate = (!icmp_ln1474)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.41>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1474_1, i4 0" [patchMaker.cpp:1491]   --->   Operation 102 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1480 = zext i7 %tmp_s" [patchMaker.cpp:1480]   --->   Operation 103 'zext' 'zext_ln1480' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1491 = zext i5 %select_ln1480_1" [patchMaker.cpp:1491]   --->   Operation 104 'zext' 'zext_ln1491' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln1491 = add i8 %zext_ln1480, i8 %zext_ln1491" [patchMaker.cpp:1491]   --->   Operation 105 'add' 'add_ln1491' <Predicate = (!icmp_ln1474)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln1491_1)   --->   "%empty_81 = shl i8 %add_ln1491, i8 1" [patchMaker.cpp:1491]   --->   Operation 106 'shl' 'empty_81' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln1491_1)   --->   "%zext_ln1491_1 = zext i2 %select_ln1480" [patchMaker.cpp:1491]   --->   Operation 107 'zext' 'zext_ln1491_1' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1491_1 = add i8 %empty_81, i8 %zext_ln1491_1" [patchMaker.cpp:1491]   --->   Operation 108 'add' 'add_ln1491_1' <Predicate = (!icmp_ln1474)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 1.19>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 110 'speclooptripcount' 'empty_80' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 111 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 113 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1491_2 = zext i8 %add_ln1491_1" [patchMaker.cpp:1491]   --->   Operation 114 'zext' 'zext_ln1491_2' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_V_addr = getelementptr i32 %NPpatches_superpoints_V, i64 0, i64 %zext_ln1491_2" [patchMaker.cpp:1491]   --->   Operation 115 'getelementptr' 'NPpatches_superpoints_V_addr' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln1486 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [patchMaker.cpp:1486]   --->   Operation 116 'specloopname' 'specloopname_ln1486' <Predicate = (!icmp_ln1474)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.19ns)   --->   "%store_ln1491 = store i32 0, i8 %NPpatches_superpoints_V_addr" [patchMaker.cpp:1491]   --->   Operation 117 'store' 'store_ln1491' <Predicate = (!icmp_ln1474)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln1474)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.38>
ST_11 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln1504 = br void %.preheader.preheader" [patchMaker.cpp:1504]   --->   Operation 119 'br' 'br_ln1504' <Predicate = true> <Delay = 0.38>

State 12 <SV = 6> <Delay = 1.76>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i5 %add_ln1504_1, void %.preheader, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1504]   --->   Operation 120 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%b_2 = phi i2 %select_ln1504_1, void %.preheader, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1504]   --->   Operation 121 'phi' 'b_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i5 %select_ln1510_2, void %.preheader, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1510]   --->   Operation 122 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%c_2 = phi i3 %select_ln1510_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1510]   --->   Operation 123 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%d_1 = phi i2 %add_ln1516, void %.preheader, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1516]   --->   Operation 124 'phi' 'd_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.70ns)   --->   "%add_ln1504_1 = add i5 %indvar_flatten57, i5 1" [patchMaker.cpp:1504]   --->   Operation 125 'add' 'add_ln1504_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.63ns)   --->   "%icmp_ln1504 = icmp_eq  i5 %indvar_flatten57, i5 24" [patchMaker.cpp:1504]   --->   Operation 127 'icmp' 'icmp_ln1504' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln1504 = br i1 %icmp_ln1504, void %.preheader, void" [patchMaker.cpp:1504]   --->   Operation 128 'br' 'br_ln1504' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.43ns)   --->   "%add_ln1504 = add i2 %b_2, i2 1" [patchMaker.cpp:1504]   --->   Operation 129 'add' 'add_ln1504' <Predicate = (!icmp_ln1504)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.63ns)   --->   "%icmp_ln1510 = icmp_eq  i5 %indvar_flatten43, i5 8" [patchMaker.cpp:1510]   --->   Operation 130 'icmp' 'icmp_ln1510' <Predicate = (!icmp_ln1504)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.27ns)   --->   "%select_ln1504 = select i1 %icmp_ln1510, i3 0, i3 %c_2" [patchMaker.cpp:1504]   --->   Operation 131 'select' 'select_ln1504' <Predicate = (!icmp_ln1504)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.27ns)   --->   "%select_ln1504_1 = select i1 %icmp_ln1510, i2 %add_ln1504, i2 %b_2" [patchMaker.cpp:1504]   --->   Operation 132 'select' 'select_ln1504_1' <Predicate = (!icmp_ln1504)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln1504)   --->   "%xor_ln1504 = xor i1 %icmp_ln1510, i1 1" [patchMaker.cpp:1504]   --->   Operation 133 'xor' 'xor_ln1504' <Predicate = (!icmp_ln1504)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.34ns)   --->   "%icmp_ln1516 = icmp_eq  i2 %d_1, i2 2" [patchMaker.cpp:1516]   --->   Operation 134 'icmp' 'icmp_ln1516' <Predicate = (!icmp_ln1504)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1504 = and i1 %icmp_ln1516, i1 %xor_ln1504" [patchMaker.cpp:1504]   --->   Operation 135 'and' 'and_ln1504' <Predicate = (!icmp_ln1504)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.57ns)   --->   "%add_ln1510 = add i3 %select_ln1504, i3 1" [patchMaker.cpp:1510]   --->   Operation 136 'add' 'add_ln1510' <Predicate = (!icmp_ln1504)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln1510)   --->   "%or_ln1510 = or i1 %and_ln1504, i1 %icmp_ln1510" [patchMaker.cpp:1510]   --->   Operation 137 'or' 'or_ln1510' <Predicate = (!icmp_ln1504)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1510 = select i1 %or_ln1510, i2 0, i2 %d_1" [patchMaker.cpp:1510]   --->   Operation 138 'select' 'select_ln1510' <Predicate = (!icmp_ln1504)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.27ns)   --->   "%select_ln1510_1 = select i1 %and_ln1504, i3 %add_ln1510, i3 %select_ln1504" [patchMaker.cpp:1510]   --->   Operation 139 'select' 'select_ln1510_1' <Predicate = (!icmp_ln1504)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.43ns)   --->   "%add_ln1516 = add i2 %select_ln1510, i2 1" [patchMaker.cpp:1516]   --->   Operation 140 'add' 'add_ln1516' <Predicate = (!icmp_ln1504)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.70ns)   --->   "%add_ln1510_1 = add i5 %indvar_flatten43, i5 1" [patchMaker.cpp:1510]   --->   Operation 141 'add' 'add_ln1510_1' <Predicate = (!icmp_ln1504)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.27ns)   --->   "%select_ln1510_2 = select i1 %icmp_ln1510, i5 1, i5 %add_ln1510_1" [patchMaker.cpp:1510]   --->   Operation 142 'select' 'select_ln1510_2' <Predicate = (!icmp_ln1504)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 7> <Delay = 2.11>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 143 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 144 'speclooptripcount' 'empty_82' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln1504_1, i2 0" [patchMaker.cpp:1521]   --->   Operation 145 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1510 = zext i4 %tmp_1" [patchMaker.cpp:1510]   --->   Operation 146 'zext' 'zext_ln1510' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 147 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 148 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1521 = zext i3 %select_ln1510_1" [patchMaker.cpp:1521]   --->   Operation 149 'zext' 'zext_ln1521' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln1521 = add i5 %zext_ln1510, i5 %zext_ln1521" [patchMaker.cpp:1521]   --->   Operation 150 'add' 'add_ln1521' <Predicate = (!icmp_ln1504)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln1521_1)   --->   "%empty_83 = shl i5 %add_ln1521, i5 1" [patchMaker.cpp:1521]   --->   Operation 151 'shl' 'empty_83' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln1521_1)   --->   "%zext_ln1521_1 = zext i2 %select_ln1510" [patchMaker.cpp:1521]   --->   Operation 153 'zext' 'zext_ln1521_1' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1521_1 = add i5 %empty_83, i5 %zext_ln1521_1" [patchMaker.cpp:1521]   --->   Operation 154 'add' 'add_ln1521_1' <Predicate = (!icmp_ln1504)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1521_2 = zext i5 %add_ln1521_1" [patchMaker.cpp:1521]   --->   Operation 155 'zext' 'zext_ln1521_2' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_addr = getelementptr i32 %NPpatches_parameters_V, i64 0, i64 %zext_ln1521_2" [patchMaker.cpp:1521]   --->   Operation 156 'getelementptr' 'NPpatches_parameters_V_addr' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln1516 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [patchMaker.cpp:1516]   --->   Operation 157 'specloopname' 'specloopname_ln1516' <Predicate = (!icmp_ln1504)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.69ns)   --->   "%store_ln1521 = store i32 0, i5 %NPpatches_parameters_V_addr" [patchMaker.cpp:1521]   --->   Operation 158 'store' 'store_ln1521' <Predicate = (!icmp_ln1504)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln1504)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln1528 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V" [patchMaker.cpp:1528]   --->   Operation 160 'call' 'call_ln1528' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 0.00>
ST_15 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln1528 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V" [patchMaker.cpp:1528]   --->   Operation 161 'call' 'call_ln1528' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1531]   --->   Operation 162 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>

State 16 <SV = 9> <Delay = 1.41>
ST_16 : Operation 163 [2/2] (1.41ns)   --->   "%call_ln1531 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i64 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1531]   --->   Operation 163 'call' 'call_ln1531' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 10> <Delay = 0.70>
ST_17 : Operation 164 [1/2] (0.70ns)   --->   "%call_ln1531 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i64 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1531]   --->   Operation 164 'call' 'call_ln1531' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln1532 = ret i32 %ppl_0" [patchMaker.cpp:1532]   --->   Operation 165 'ret' 'ret_ln1532' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ apexZ0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_top]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leftRight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GDarrayDecoded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ radiiDivisionList_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface    ) [ 000000000000000000]
leftRight_read               (read             ) [ 001111110000000000]
p_read_4                     (read             ) [ 001111110000000000]
z_top_read                   (read             ) [ 001111110000000000]
apexZ0_read                  (read             ) [ 001111110000000000]
init_patch_V                 (alloca           ) [ 001111111111111100]
NPpatches_superpoints_V      (alloca           ) [ 001111111111111111]
NPpatches_parameters_V       (alloca           ) [ 001111111111111111]
br_ln1431                    (br               ) [ 011110000000000000]
indvar_flatten13             (phi              ) [ 001000000000000000]
a                            (phi              ) [ 001000000000000000]
indvar_flatten               (phi              ) [ 001000000000000000]
b                            (phi              ) [ 001000000000000000]
c                            (phi              ) [ 001000000000000000]
add_ln1431_1                 (add              ) [ 011110000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
icmp_ln1431                  (icmp             ) [ 001110000000000000]
br_ln1431                    (br               ) [ 000000000000000000]
add_ln1431                   (add              ) [ 000000000000000000]
icmp_ln1437                  (icmp             ) [ 000000000000000000]
select_ln1431                (select           ) [ 000000000000000000]
select_ln1431_1              (select           ) [ 011110000000000000]
xor_ln1431                   (xor              ) [ 000000000000000000]
icmp_ln1443                  (icmp             ) [ 000000000000000000]
and_ln1431                   (and              ) [ 000000000000000000]
add_ln1437                   (add              ) [ 000000000000000000]
or_ln1437                    (or               ) [ 000000000000000000]
select_ln1437                (select           ) [ 001100000000000000]
select_ln1437_1              (select           ) [ 011110000000000000]
add_ln1443                   (add              ) [ 011110000000000000]
add_ln1437_1                 (add              ) [ 000000000000000000]
select_ln1437_2              (select           ) [ 011110000000000000]
tmp                          (bitconcatenate   ) [ 000000000000000000]
zext_ln1437                  (zext             ) [ 000000000000000000]
zext_ln1448                  (zext             ) [ 000000000000000000]
add_ln1448                   (add              ) [ 000000000000000000]
empty_78                     (shl              ) [ 000000000000000000]
zext_ln1448_1                (zext             ) [ 000000000000000000]
add_ln1448_1                 (add              ) [ 001010000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
empty                        (speclooptripcount) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
zext_ln1448_2                (zext             ) [ 000000000000000000]
init_patch_V_addr            (getelementptr    ) [ 000000000000000000]
specloopname_ln1443          (specloopname     ) [ 000000000000000000]
store_ln1448                 (store            ) [ 000000000000000000]
br_ln0                       (br               ) [ 011110000000000000]
br_ln1457                    (br               ) [ 000001110000000000]
ppl_0                        (phi              ) [ 000000101111111111]
i                            (phi              ) [ 000000110000000000]
add_ln1457                   (add              ) [ 000001110000000000]
icmp_ln1457                  (icmp             ) [ 000000111110000000]
empty_79                     (speclooptripcount) [ 000000000000000000]
br_ln1457                    (br               ) [ 000000000000000000]
br_ln1474                    (br               ) [ 000000111110000000]
specloopname_ln1457          (specloopname     ) [ 000000000000000000]
call_ret1                    (call             ) [ 000001110000000000]
br_ln0                       (br               ) [ 000001110000000000]
indvar_flatten35             (phi              ) [ 000000001000000000]
b_1                          (phi              ) [ 000000001000000000]
indvar_flatten21             (phi              ) [ 000000001000000000]
c_1                          (phi              ) [ 000000001000000000]
d                            (phi              ) [ 000000001000000000]
add_ln1474_1                 (add              ) [ 000000101110000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
icmp_ln1474                  (icmp             ) [ 000000001110000000]
br_ln1474                    (br               ) [ 000000000000000000]
add_ln1474                   (add              ) [ 000000000000000000]
icmp_ln1480                  (icmp             ) [ 000000000000000000]
select_ln1474                (select           ) [ 000000000000000000]
select_ln1474_1              (select           ) [ 000000101110000000]
xor_ln1474                   (xor              ) [ 000000000000000000]
icmp_ln1486                  (icmp             ) [ 000000000000000000]
and_ln1474                   (and              ) [ 000000000000000000]
add_ln1480                   (add              ) [ 000000000000000000]
or_ln1480                    (or               ) [ 000000000000000000]
select_ln1480                (select           ) [ 000000001100000000]
select_ln1480_1              (select           ) [ 000000101110000000]
add_ln1486                   (add              ) [ 000000101110000000]
add_ln1480_1                 (add              ) [ 000000000000000000]
select_ln1480_2              (select           ) [ 000000101110000000]
tmp_s                        (bitconcatenate   ) [ 000000000000000000]
zext_ln1480                  (zext             ) [ 000000000000000000]
zext_ln1491                  (zext             ) [ 000000000000000000]
add_ln1491                   (add              ) [ 000000000000000000]
empty_81                     (shl              ) [ 000000000000000000]
zext_ln1491_1                (zext             ) [ 000000000000000000]
add_ln1491_1                 (add              ) [ 000000001010000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
empty_80                     (speclooptripcount) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
zext_ln1491_2                (zext             ) [ 000000000000000000]
NPpatches_superpoints_V_addr (getelementptr    ) [ 000000000000000000]
specloopname_ln1486          (specloopname     ) [ 000000000000000000]
store_ln1491                 (store            ) [ 000000000000000000]
br_ln0                       (br               ) [ 000000101110000000]
br_ln1504                    (br               ) [ 000000000001110000]
indvar_flatten57             (phi              ) [ 000000000000100000]
b_2                          (phi              ) [ 000000000000100000]
indvar_flatten43             (phi              ) [ 000000000000100000]
c_2                          (phi              ) [ 000000000000100000]
d_1                          (phi              ) [ 000000000000100000]
add_ln1504_1                 (add              ) [ 000000000001110000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
icmp_ln1504                  (icmp             ) [ 000000000000110000]
br_ln1504                    (br               ) [ 000000000000000000]
add_ln1504                   (add              ) [ 000000000000000000]
icmp_ln1510                  (icmp             ) [ 000000000000000000]
select_ln1504                (select           ) [ 000000000000000000]
select_ln1504_1              (select           ) [ 000000000001110000]
xor_ln1504                   (xor              ) [ 000000000000000000]
icmp_ln1516                  (icmp             ) [ 000000000000000000]
and_ln1504                   (and              ) [ 000000000000000000]
add_ln1510                   (add              ) [ 000000000000000000]
or_ln1510                    (or               ) [ 000000000000000000]
select_ln1510                (select           ) [ 000000000000110000]
select_ln1510_1              (select           ) [ 000000000001110000]
add_ln1516                   (add              ) [ 000000000001110000]
add_ln1510_1                 (add              ) [ 000000000000000000]
select_ln1510_2              (select           ) [ 000000000001110000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
empty_82                     (speclooptripcount) [ 000000000000000000]
tmp_1                        (bitconcatenate   ) [ 000000000000000000]
zext_ln1510                  (zext             ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
zext_ln1521                  (zext             ) [ 000000000000000000]
add_ln1521                   (add              ) [ 000000000000000000]
empty_83                     (shl              ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
zext_ln1521_1                (zext             ) [ 000000000000000000]
add_ln1521_1                 (add              ) [ 000000000000000000]
zext_ln1521_2                (zext             ) [ 000000000000000000]
NPpatches_parameters_V_addr  (getelementptr    ) [ 000000000000000000]
specloopname_ln1516          (specloopname     ) [ 000000000000000000]
store_ln1521                 (store            ) [ 000000000000000000]
br_ln0                       (br               ) [ 000000000001110000]
call_ln1528                  (call             ) [ 000000000000000000]
n_patches_read               (read             ) [ 000000000000000011]
call_ln1531                  (call             ) [ 000000000000000000]
ret_ln1532                   (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_patches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="GDn_points">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="apexZ0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apexZ0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="z_top">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_top"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="leftRight">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leftRight"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="GDarrayDecoded">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarrayDecoded"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="patches_superpoints">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="patches_parameters">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="radiiDivisionList_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="makeSuperPoint_alignedToLine11"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wedgePatch_init"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_patch9"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="init_patch_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_patch_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="NPpatches_superpoints_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_superpoints_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="NPpatches_parameters_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_parameters_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="leftRight_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leftRight_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read_4_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="z_top_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_top_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="apexZ0_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apexZ0_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="n_patches_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read/15 "/>
</bind>
</comp>

<comp id="166" class="1004" name="init_patch_V_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_V_addr/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln1448_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1448/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="NPpatches_superpoints_V_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_superpoints_V_addr/10 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln1491_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1491/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="NPpatches_parameters_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_parameters_V_addr/13 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln1521_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1521/13 "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten13_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten13_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="a_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="1"/>
<pin id="218" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="a_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="indvar_flatten_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="1"/>
<pin id="229" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="indvar_flatten_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="b_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="b_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="c_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="1"/>
<pin id="251" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="c_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="2" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="ppl_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="7"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ppl_0 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="ppl_0_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="32" slack="3"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ppl_0/6 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="1"/>
<pin id="272" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="282" class="1005" name="indvar_flatten35_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="indvar_flatten35_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/8 "/>
</bind>
</comp>

<comp id="293" class="1005" name="b_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="1"/>
<pin id="295" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="b_1_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_1/8 "/>
</bind>
</comp>

<comp id="304" class="1005" name="indvar_flatten21_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="1"/>
<pin id="306" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="indvar_flatten21_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/8 "/>
</bind>
</comp>

<comp id="315" class="1005" name="c_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="1"/>
<pin id="317" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_1 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="c_1_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="1" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1/8 "/>
</bind>
</comp>

<comp id="326" class="1005" name="d_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="1"/>
<pin id="328" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="d_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/8 "/>
</bind>
</comp>

<comp id="337" class="1005" name="indvar_flatten57_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="1"/>
<pin id="339" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten57 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="indvar_flatten57_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten57/12 "/>
</bind>
</comp>

<comp id="348" class="1005" name="b_2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="1"/>
<pin id="350" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="b_2_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_2/12 "/>
</bind>
</comp>

<comp id="359" class="1005" name="indvar_flatten43_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="indvar_flatten43_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/12 "/>
</bind>
</comp>

<comp id="370" class="1005" name="c_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="1"/>
<pin id="372" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_2 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="c_2_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="1" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_2/12 "/>
</bind>
</comp>

<comp id="381" class="1005" name="d_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="1"/>
<pin id="383" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d_1 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="d_1_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="1" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_1/12 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_wedgePatch_init_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1528/14 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_makeSuperPoint_alignedToLine11_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="3" slack="0"/>
<pin id="403" dir="0" index="3" bw="32" slack="3"/>
<pin id="404" dir="0" index="4" bw="32" slack="3"/>
<pin id="405" dir="0" index="5" bw="32" slack="3"/>
<pin id="406" dir="0" index="6" bw="1" slack="3"/>
<pin id="407" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="8" bw="32" slack="0"/>
<pin id="409" dir="0" index="9" bw="33" slack="0"/>
<pin id="410" dir="0" index="10" bw="26" slack="0"/>
<pin id="411" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_add_patch9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="0" index="2" bw="8" slack="1"/>
<pin id="422" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="5" bw="64" slack="0"/>
<pin id="425" dir="0" index="6" bw="32" slack="0"/>
<pin id="426" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1531/16 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln1431_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1431_1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln1431_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1431/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln1431_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1431/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln1437_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="0" index="1" bw="7" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1437/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln1431_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="0"/>
<pin id="459" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1431/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln1431_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="3" slack="0"/>
<pin id="466" dir="0" index="2" bw="3" slack="0"/>
<pin id="467" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1431_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="xor_ln1431_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1431/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln1443_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1443/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="and_ln1431_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1431/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln1437_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1437/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="or_ln1437_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1437/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln1437_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="2" slack="0"/>
<pin id="504" dir="0" index="2" bw="2" slack="0"/>
<pin id="505" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1437/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln1437_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="5" slack="0"/>
<pin id="512" dir="0" index="2" bw="5" slack="0"/>
<pin id="513" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1437_1/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln1443_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1443/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln1437_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1437_1/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln1437_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="7" slack="0"/>
<pin id="532" dir="0" index="2" bw="7" slack="0"/>
<pin id="533" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1437_2/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="0" index="1" bw="3" slack="1"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln1437_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1437/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln1448_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="1"/>
<pin id="550" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1448/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln1448_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="0"/>
<pin id="554" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1448/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="empty_78_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_78/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln1448_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="1"/>
<pin id="565" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1448_1/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln1448_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="2" slack="0"/>
<pin id="569" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1448_1/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln1448_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1448_2/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln1457_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1457/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln1457_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="0" index="1" bw="3" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1457/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln1474_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1474_1/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln1474_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1474/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln1474_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1474/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln1480_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="0"/>
<pin id="608" dir="0" index="1" bw="7" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1480/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln1474_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="5" slack="0"/>
<pin id="615" dir="0" index="2" bw="5" slack="0"/>
<pin id="616" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1474/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="select_ln1474_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="3" slack="0"/>
<pin id="623" dir="0" index="2" bw="3" slack="0"/>
<pin id="624" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1474_1/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="xor_ln1474_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1474/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln1486_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="0"/>
<pin id="636" dir="0" index="1" bw="2" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1486/8 "/>
</bind>
</comp>

<comp id="640" class="1004" name="and_ln1474_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1474/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln1480_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1480/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="or_ln1480_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1480/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln1480_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="2" slack="0"/>
<pin id="661" dir="0" index="2" bw="2" slack="0"/>
<pin id="662" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1480/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln1480_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="5" slack="0"/>
<pin id="669" dir="0" index="2" bw="5" slack="0"/>
<pin id="670" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1480_1/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln1486_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1486/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln1480_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="7" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1480_1/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln1480_2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="7" slack="0"/>
<pin id="689" dir="0" index="2" bw="7" slack="0"/>
<pin id="690" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1480_2/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_s_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="0"/>
<pin id="696" dir="0" index="1" bw="3" slack="1"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln1480_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1480/9 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln1491_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1491/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln1491_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="0"/>
<pin id="710" dir="0" index="1" bw="5" slack="0"/>
<pin id="711" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1491/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="empty_81_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_81/9 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln1491_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="2" slack="1"/>
<pin id="722" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1491_1/9 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln1491_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="2" slack="0"/>
<pin id="726" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1491_1/9 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln1491_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="1"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1491_2/10 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln1504_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1504_1/12 "/>
</bind>
</comp>

<comp id="739" class="1004" name="icmp_ln1504_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="0"/>
<pin id="741" dir="0" index="1" bw="5" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1504/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln1504_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1504/12 "/>
</bind>
</comp>

<comp id="751" class="1004" name="icmp_ln1510_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="5" slack="0"/>
<pin id="753" dir="0" index="1" bw="5" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1510/12 "/>
</bind>
</comp>

<comp id="757" class="1004" name="select_ln1504_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="3" slack="0"/>
<pin id="760" dir="0" index="2" bw="3" slack="0"/>
<pin id="761" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1504/12 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln1504_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="2" slack="0"/>
<pin id="768" dir="0" index="2" bw="2" slack="0"/>
<pin id="769" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1504_1/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="xor_ln1504_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1504/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="icmp_ln1516_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="2" slack="0"/>
<pin id="781" dir="0" index="1" bw="2" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1516/12 "/>
</bind>
</comp>

<comp id="785" class="1004" name="and_ln1504_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1504/12 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln1510_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="3" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1510/12 "/>
</bind>
</comp>

<comp id="797" class="1004" name="or_ln1510_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1510/12 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln1510_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="2" slack="0"/>
<pin id="806" dir="0" index="2" bw="2" slack="0"/>
<pin id="807" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1510/12 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln1510_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="3" slack="0"/>
<pin id="814" dir="0" index="2" bw="3" slack="0"/>
<pin id="815" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1510_1/12 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln1516_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="2" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1516/12 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln1510_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1510_1/12 "/>
</bind>
</comp>

<comp id="831" class="1004" name="select_ln1510_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="5" slack="0"/>
<pin id="834" dir="0" index="2" bw="5" slack="0"/>
<pin id="835" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1510_2/12 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="4" slack="0"/>
<pin id="841" dir="0" index="1" bw="2" slack="1"/>
<pin id="842" dir="0" index="2" bw="1" slack="0"/>
<pin id="843" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln1510_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="4" slack="0"/>
<pin id="848" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1510/13 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln1521_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="3" slack="1"/>
<pin id="852" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1521/13 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln1521_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="0"/>
<pin id="855" dir="0" index="1" bw="3" slack="0"/>
<pin id="856" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1521/13 "/>
</bind>
</comp>

<comp id="859" class="1004" name="empty_83_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_83/13 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln1521_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="2" slack="1"/>
<pin id="867" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1521_1/13 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln1521_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="5" slack="0"/>
<pin id="870" dir="0" index="1" bw="2" slack="0"/>
<pin id="871" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1521_1/13 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln1521_2_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="0"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1521_2/13 "/>
</bind>
</comp>

<comp id="879" class="1005" name="leftRight_read_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="3"/>
<pin id="881" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="leftRight_read "/>
</bind>
</comp>

<comp id="884" class="1005" name="p_read_4_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="3"/>
<pin id="886" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="890" class="1005" name="z_top_read_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="3"/>
<pin id="892" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="z_top_read "/>
</bind>
</comp>

<comp id="895" class="1005" name="apexZ0_read_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="3"/>
<pin id="897" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="apexZ0_read "/>
</bind>
</comp>

<comp id="900" class="1005" name="add_ln1431_1_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1431_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="icmp_ln1431_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="1"/>
<pin id="907" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1431 "/>
</bind>
</comp>

<comp id="909" class="1005" name="select_ln1431_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="3" slack="0"/>
<pin id="911" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1431_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="select_ln1437_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="2" slack="1"/>
<pin id="917" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1437 "/>
</bind>
</comp>

<comp id="920" class="1005" name="select_ln1437_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="5" slack="0"/>
<pin id="922" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1437_1 "/>
</bind>
</comp>

<comp id="926" class="1005" name="add_ln1443_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="2" slack="0"/>
<pin id="928" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1443 "/>
</bind>
</comp>

<comp id="931" class="1005" name="select_ln1437_2_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="7" slack="0"/>
<pin id="933" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1437_2 "/>
</bind>
</comp>

<comp id="936" class="1005" name="add_ln1448_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="1"/>
<pin id="938" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1448_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="add_ln1457_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="3" slack="0"/>
<pin id="943" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1457 "/>
</bind>
</comp>

<comp id="946" class="1005" name="icmp_ln1457_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1457 "/>
</bind>
</comp>

<comp id="950" class="1005" name="call_ret1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="call_ret1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="add_ln1474_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1474_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="icmp_ln1474_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1474 "/>
</bind>
</comp>

<comp id="964" class="1005" name="select_ln1474_1_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="3" slack="0"/>
<pin id="966" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1474_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="select_ln1480_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="2" slack="1"/>
<pin id="972" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1480 "/>
</bind>
</comp>

<comp id="975" class="1005" name="select_ln1480_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="0"/>
<pin id="977" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1480_1 "/>
</bind>
</comp>

<comp id="981" class="1005" name="add_ln1486_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="2" slack="0"/>
<pin id="983" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1486 "/>
</bind>
</comp>

<comp id="986" class="1005" name="select_ln1480_2_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="7" slack="0"/>
<pin id="988" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1480_2 "/>
</bind>
</comp>

<comp id="991" class="1005" name="add_ln1491_1_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="1"/>
<pin id="993" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1491_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="add_ln1504_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="0"/>
<pin id="998" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1504_1 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="icmp_ln1504_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1504 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="select_ln1504_1_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="2" slack="0"/>
<pin id="1007" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1504_1 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="select_ln1510_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="2" slack="1"/>
<pin id="1013" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1510 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="select_ln1510_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="3" slack="0"/>
<pin id="1018" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1510_1 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="add_ln1516_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="2" slack="0"/>
<pin id="1024" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1516 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="select_ln1510_2_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="5" slack="0"/>
<pin id="1029" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1510_2 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="n_patches_read_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="1"/>
<pin id="1034" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_patches_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="120" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="86" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="86" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="86" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="269"><net_src comp="263" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="42" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="46" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="118" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="412"><net_src comp="94" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="413"><net_src comp="2" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="414"><net_src comp="274" pin="4"/><net_sink comp="399" pin=2"/></net>

<net id="415"><net_src comp="12" pin="0"/><net_sink comp="399" pin=8"/></net>

<net id="416"><net_src comp="18" pin="0"/><net_sink comp="399" pin=9"/></net>

<net id="417"><net_src comp="20" pin="0"/><net_sink comp="399" pin=10"/></net>

<net id="427"><net_src comp="122" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="0" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="14" pin="0"/><net_sink comp="418" pin=5"/></net>

<net id="430"><net_src comp="16" pin="0"/><net_sink comp="418" pin=6"/></net>

<net id="435"><net_src comp="209" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="48" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="209" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="220" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="231" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="60" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="242" pin="4"/><net_sink comp="455" pin=2"/></net>

<net id="468"><net_src comp="449" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="443" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="220" pin="4"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="449" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="62" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="253" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="64" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="471" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="455" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="66" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="483" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="449" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="46" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="253" pin="4"/><net_sink comp="501" pin=2"/></net>

<net id="514"><net_src comp="483" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="489" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="455" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="501" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="68" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="231" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="70" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="449" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="70" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="523" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="72" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="74" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="537" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="555"><net_src comp="544" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="48" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="570"><net_src comp="557" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="572" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="580"><net_src comp="274" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="58" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="274" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="90" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="286" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="48" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="286" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="56" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="297" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="58" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="308" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="60" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="44" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="319" pin="4"/><net_sink comp="612" pin=2"/></net>

<net id="625"><net_src comp="606" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="600" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="297" pin="4"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="606" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="62" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="330" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="64" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="628" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="612" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="66" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="640" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="606" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="46" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="330" pin="4"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="640" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="646" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="612" pin="3"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="658" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="68" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="308" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="70" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="606" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="70" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="680" pin="2"/><net_sink comp="686" pin=2"/></net>

<net id="699"><net_src comp="72" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="74" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="704"><net_src comp="694" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="712"><net_src comp="701" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="48" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="727"><net_src comp="714" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="729" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="737"><net_src comp="341" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="66" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="341" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="104" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="352" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="68" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="363" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="106" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="40" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="374" pin="4"/><net_sink comp="757" pin=2"/></net>

<net id="770"><net_src comp="751" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="745" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="352" pin="4"/><net_sink comp="765" pin=2"/></net>

<net id="777"><net_src comp="751" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="62" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="385" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="64" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="773" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="757" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="58" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="785" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="751" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="797" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="46" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="385" pin="4"/><net_sink comp="803" pin=2"/></net>

<net id="816"><net_src comp="785" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="791" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="757" pin="3"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="803" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="68" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="363" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="66" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="751" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="66" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="825" pin="2"/><net_sink comp="831" pin=2"/></net>

<net id="844"><net_src comp="112" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="46" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="849"><net_src comp="839" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="857"><net_src comp="846" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="850" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="853" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="66" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="872"><net_src comp="859" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="868" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="882"><net_src comp="136" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="399" pin=6"/></net>

<net id="887"><net_src comp="142" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="399" pin=5"/></net>

<net id="893"><net_src comp="148" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="399" pin=3"/></net>

<net id="898"><net_src comp="154" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="399" pin=4"/></net>

<net id="903"><net_src comp="431" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="908"><net_src comp="437" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="463" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="918"><net_src comp="501" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="923"><net_src comp="509" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="929"><net_src comp="517" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="934"><net_src comp="529" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="939"><net_src comp="566" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="944"><net_src comp="576" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="949"><net_src comp="582" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="399" pin="11"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="958"><net_src comp="588" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="963"><net_src comp="594" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="620" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="973"><net_src comp="658" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="978"><net_src comp="666" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="984"><net_src comp="674" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="989"><net_src comp="686" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="994"><net_src comp="723" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="999"><net_src comp="733" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1004"><net_src comp="739" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="765" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1014"><net_src comp="803" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1019"><net_src comp="811" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1025"><net_src comp="819" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1030"><net_src comp="831" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1035"><net_src comp="160" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="418" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {16 17 }
	Port: GDn_points | {}
	Port: GDarrayDecoded | {}
	Port: patches_superpoints | {16 17 }
	Port: patches_parameters | {16 17 }
	Port: radiiDivisionList_4 | {}
	Port: trapezoid_edges_V | {}
 - Input state : 
	Port: makePatch_alignedToLine : n_patches | {15 }
	Port: makePatch_alignedToLine : GDn_points | {6 7 }
	Port: makePatch_alignedToLine : apexZ0 | {1 }
	Port: makePatch_alignedToLine : z_top | {1 }
	Port: makePatch_alignedToLine : p_read | {1 }
	Port: makePatch_alignedToLine : leftRight | {1 }
	Port: makePatch_alignedToLine : GDarrayDecoded | {6 7 }
	Port: makePatch_alignedToLine : patches_superpoints | {16 17 }
	Port: makePatch_alignedToLine : patches_parameters | {16 17 }
	Port: makePatch_alignedToLine : radiiDivisionList_4 | {6 7 }
	Port: makePatch_alignedToLine : trapezoid_edges_V | {6 7 }
  - Chain level:
	State 1
	State 2
		add_ln1431_1 : 1
		icmp_ln1431 : 1
		br_ln1431 : 2
		add_ln1431 : 1
		icmp_ln1437 : 1
		select_ln1431 : 2
		select_ln1431_1 : 2
		xor_ln1431 : 2
		icmp_ln1443 : 1
		and_ln1431 : 2
		add_ln1437 : 3
		or_ln1437 : 2
		select_ln1437 : 2
		select_ln1437_1 : 2
		add_ln1443 : 3
		add_ln1437_1 : 1
		select_ln1437_2 : 2
	State 3
		zext_ln1437 : 1
		add_ln1448 : 2
		empty_78 : 3
		add_ln1448_1 : 3
	State 4
		init_patch_V_addr : 1
		store_ln1448 : 2
	State 5
	State 6
		add_ln1457 : 1
		icmp_ln1457 : 1
		br_ln1457 : 2
		call_ret1 : 1
	State 7
	State 8
		add_ln1474_1 : 1
		icmp_ln1474 : 1
		br_ln1474 : 2
		add_ln1474 : 1
		icmp_ln1480 : 1
		select_ln1474 : 2
		select_ln1474_1 : 2
		xor_ln1474 : 2
		icmp_ln1486 : 1
		and_ln1474 : 2
		add_ln1480 : 3
		or_ln1480 : 2
		select_ln1480 : 2
		select_ln1480_1 : 2
		add_ln1486 : 3
		add_ln1480_1 : 1
		select_ln1480_2 : 2
	State 9
		zext_ln1480 : 1
		add_ln1491 : 2
		empty_81 : 3
		add_ln1491_1 : 3
	State 10
		NPpatches_superpoints_V_addr : 1
		store_ln1491 : 2
	State 11
	State 12
		add_ln1504_1 : 1
		icmp_ln1504 : 1
		br_ln1504 : 2
		add_ln1504 : 1
		icmp_ln1510 : 1
		select_ln1504 : 2
		select_ln1504_1 : 2
		xor_ln1504 : 2
		icmp_ln1516 : 1
		and_ln1504 : 2
		add_ln1510 : 3
		or_ln1510 : 2
		select_ln1510 : 2
		select_ln1510_1 : 2
		add_ln1516 : 3
		add_ln1510_1 : 1
		select_ln1510_2 : 2
	State 13
		zext_ln1510 : 1
		add_ln1521 : 2
		empty_83 : 3
		add_ln1521_1 : 3
		zext_ln1521_2 : 4
		NPpatches_parameters_V_addr : 5
		store_ln1521 : 6
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |         grp_wedgePatch_init_fu_392        |    0    |    0    | 11.6246 |  15435  |  11082  |
|   call   | grp_makeSuperPoint_alignedToLine11_fu_399 |    1    |    0    | 7.41871 |   2209  |   2089  |
|          |           grp_add_patch9_fu_418           |    0    |    0    |  3.943  |   500   |   741   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |            add_ln1431_1_fu_431            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1431_fu_443             |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1437_fu_489             |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1443_fu_517             |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1437_1_fu_523            |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1448_fu_551             |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1448_1_fu_566            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1457_fu_576             |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1474_1_fu_588            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1474_fu_600             |    0    |    0    |    0    |    0    |    10   |
|    add   |             add_ln1480_fu_646             |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1486_fu_674             |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1480_1_fu_680            |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1491_fu_708             |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1491_1_fu_723            |    0    |    0    |    0    |    0    |    15   |
|          |            add_ln1504_1_fu_733            |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1504_fu_745             |    0    |    0    |    0    |    0    |    9    |
|          |             add_ln1510_fu_791             |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1516_fu_819             |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1510_1_fu_825            |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1521_fu_853             |    0    |    0    |    0    |    0    |    12   |
|          |            add_ln1521_1_fu_868            |    0    |    0    |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             icmp_ln1431_fu_437            |    0    |    0    |    0    |    0    |    11   |
|          |             icmp_ln1437_fu_449            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1443_fu_477            |    0    |    0    |    0    |    0    |    8    |
|          |             icmp_ln1457_fu_582            |    0    |    0    |    0    |    0    |    8    |
|   icmp   |             icmp_ln1474_fu_594            |    0    |    0    |    0    |    0    |    11   |
|          |             icmp_ln1480_fu_606            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1486_fu_634            |    0    |    0    |    0    |    0    |    8    |
|          |             icmp_ln1504_fu_739            |    0    |    0    |    0    |    0    |    9    |
|          |             icmp_ln1510_fu_751            |    0    |    0    |    0    |    0    |    9    |
|          |             icmp_ln1516_fu_779            |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |            select_ln1431_fu_455           |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1431_1_fu_463          |    0    |    0    |    0    |    0    |    3    |
|          |            select_ln1437_fu_501           |    0    |    0    |    0    |    0    |    2    |
|          |           select_ln1437_1_fu_509          |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1437_2_fu_529          |    0    |    0    |    0    |    0    |    7    |
|          |            select_ln1474_fu_612           |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1474_1_fu_620          |    0    |    0    |    0    |    0    |    3    |
|  select  |            select_ln1480_fu_658           |    0    |    0    |    0    |    0    |    2    |
|          |           select_ln1480_1_fu_666          |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1480_2_fu_686          |    0    |    0    |    0    |    0    |    7    |
|          |            select_ln1504_fu_757           |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1504_1_fu_765          |    0    |    0    |    0    |    0    |    2    |
|          |            select_ln1510_fu_803           |    0    |    0    |    0    |    0    |    2    |
|          |           select_ln1510_1_fu_811          |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1510_2_fu_831          |    0    |    0    |    0    |    0    |    5    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             xor_ln1431_fu_471             |    0    |    0    |    0    |    0    |    2    |
|    xor   |             xor_ln1474_fu_628             |    0    |    0    |    0    |    0    |    2    |
|          |             xor_ln1504_fu_773             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             and_ln1431_fu_483             |    0    |    0    |    0    |    0    |    2    |
|    and   |             and_ln1474_fu_640             |    0    |    0    |    0    |    0    |    2    |
|          |             and_ln1504_fu_785             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |              or_ln1437_fu_495             |    0    |    0    |    0    |    0    |    2    |
|    or    |              or_ln1480_fu_652             |    0    |    0    |    0    |    0    |    2    |
|          |              or_ln1510_fu_797             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |         leftRight_read_read_fu_136        |    0    |    0    |    0    |    0    |    0    |
|          |            p_read_4_read_fu_142           |    0    |    0    |    0    |    0    |    0    |
|   read   |           z_top_read_read_fu_148          |    0    |    0    |    0    |    0    |    0    |
|          |          apexZ0_read_read_fu_154          |    0    |    0    |    0    |    0    |    0    |
|          |         n_patches_read_read_fu_160        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |                 tmp_fu_537                |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                tmp_s_fu_694               |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_1_fu_839               |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             zext_ln1437_fu_544            |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1448_fu_548            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1448_1_fu_563           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1448_2_fu_572           |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1480_fu_701            |    0    |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln1491_fu_705            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1491_1_fu_720           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1491_2_fu_729           |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1510_fu_846            |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1521_fu_850            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1521_1_fu_865           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1521_2_fu_874           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |              empty_78_fu_557              |    0    |    0    |    0    |    0    |    0    |
|    shl   |              empty_81_fu_714              |    0    |    0    |    0    |    0    |    0    |
|          |              empty_83_fu_859              |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                           |    1    |    0    | 22.9863 |  18144  |  14345  |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
| NPpatches_parameters_V|    0   |   32   |   33   |
|NPpatches_superpoints_V|    1   |    0   |    0   |
|      init_patch_V     |    1   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |    2   |   32   |   33   |
+-----------------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        a_reg_216       |    3   |
|  add_ln1431_1_reg_900  |    8   |
|   add_ln1443_reg_926   |    2   |
|  add_ln1448_1_reg_936  |    8   |
|   add_ln1457_reg_941   |    3   |
|  add_ln1474_1_reg_955  |    8   |
|   add_ln1486_reg_981   |    2   |
|  add_ln1491_1_reg_991  |    8   |
|  add_ln1504_1_reg_996  |    5   |
|   add_ln1516_reg_1022  |    2   |
|   apexZ0_read_reg_895  |   32   |
|       b_1_reg_293      |    3   |
|       b_2_reg_348      |    2   |
|        b_reg_238       |    5   |
|       c_1_reg_315      |    5   |
|       c_2_reg_370      |    3   |
|        c_reg_249       |    2   |
|    call_ret1_reg_950   |   32   |
|       d_1_reg_381      |    2   |
|        d_reg_326       |    2   |
|        i_reg_270       |    3   |
|   icmp_ln1431_reg_905  |    1   |
|   icmp_ln1457_reg_946  |    1   |
|   icmp_ln1474_reg_960  |    1   |
|  icmp_ln1504_reg_1001  |    1   |
|indvar_flatten13_reg_205|    8   |
|indvar_flatten21_reg_304|    7   |
|indvar_flatten35_reg_282|    8   |
|indvar_flatten43_reg_359|    5   |
|indvar_flatten57_reg_337|    5   |
| indvar_flatten_reg_227 |    7   |
| leftRight_read_reg_879 |    1   |
| n_patches_read_reg_1032|    8   |
|    p_read_4_reg_884    |   32   |
|      ppl_0_reg_260     |   32   |
| select_ln1431_1_reg_909|    3   |
| select_ln1437_1_reg_920|    5   |
| select_ln1437_2_reg_931|    7   |
|  select_ln1437_reg_915 |    2   |
| select_ln1474_1_reg_964|    3   |
| select_ln1480_1_reg_975|    5   |
| select_ln1480_2_reg_986|    7   |
|  select_ln1480_reg_970 |    2   |
|select_ln1504_1_reg_1005|    2   |
|select_ln1510_1_reg_1016|    3   |
|select_ln1510_2_reg_1027|    5   |
| select_ln1510_reg_1011 |    2   |
|   z_top_read_reg_890   |   32   |
+------------------------+--------+
|          Total         |   335  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| i_reg_270 |  p0  |   2  |   3  |    6   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |    6   ||  0.387  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    0   |   22   |  18144 |  14345 |
|   Memory  |    2   |    -   |    -   |   32   |   33   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   335  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   23   |  18511 |  14387 |
+-----------+--------+--------+--------+--------+--------+
