<module name="USB1_RAMS_INJ_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="RAMS__INJ_CFG__CFG_PID" acronym="RAMS__INJ_CFG__CFG_PID" offset="0x0" width="32" description="The Revision Register contains the major and minor revisions for the module.">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID register scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit: 10 = Processors" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x0" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL revision. Will vary depending on release." range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="RAMS__INJ_CFG__CFG_INFO" acronym="RAMS__INJ_CFG__CFG_INFO" offset="0x4" width="32" description="The Info Register gives the configuration Inforrmation of this module.">
		<bitfield id="ENDPOINTS" width="6" begin="5" end="0" resetval="0x30" description="Total number of Targets supported by this configuration" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="RAMS__INJ_CFG__CFG_SFT_RST" acronym="RAMS__INJ_CFG__CFG_SFT_RST" offset="0x8" width="32" description="The Global Soft Reset Register clears all programmable registers and returns the injector to idle state">
		<bitfield id="KEY" width="4" begin="3" end="0" resetval="0x0" description="Write 4'b1010 to issue a soft reset.  All other written values are ignored.  Always read as 0" range="3 - 0" rwaccess="W"/>
	</register>
	<register id="RAMS__INJ_CFG__CFG_BIT1" acronym="RAMS__INJ_CFG__CFG_BIT1" offset="0x10" width="32" description="This register defines the first bit to be flipped when injection is enabled">
		<bitfield id="BIT1" width="16" begin="15" end="0" resetval="0x0" description="First bit to be flipped on an error injection" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="RAMS__INJ_CFG__CFG_BIT2" acronym="RAMS__INJ_CFG__CFG_BIT2" offset="0x14" width="32" description="This register defines the second bit to be flipped if 2-bit injection is enabled">
		<bitfield id="BIT2" width="16" begin="15" end="0" resetval="0x0" description="Second bit to be flipped on an error injection if 2-bit injection is chosen." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="RAMS__INJ_CFG__CFG_TRGT" acronym="RAMS__INJ_CFG__CFG_TRGT" offset="0x18" width="32" description="This is the target selection regsiter">
		<bitfield id="TRGT" width="5" begin="4" end="0" resetval="0x0" description="Select which target to interact with.  Writes of a value higher than the number of targets supported by this configuration will have no effect" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="RAMS__INJ_CFG__CFG_CTRL" acronym="RAMS__INJ_CFG__CFG_CTRL" offset="0x1C" width="32" description="Controls the injection">
		<bitfield id="TRGT" width="5" begin="12" end="8" resetval="0x0" description="Indicates which target is selected by the TRGT register" range="12 - 8" rwaccess="R"/> 
		<bitfield id="DONE" width="1" begin="2" end="2" resetval="0x0" description="Indicates that the target selected by TRGT has completed error injection.  This status supercedes the armed bit" range="2" rwaccess="R"/> 
		<bitfield id="TWOBIT" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to trigger a 2-bit error in target selected by TRGT regsiter.  Write 0 to finish or cancel 2-bit injection.  If both 1 and 2-bit injection are set, 2-bit injection will be performed" range="1" rwaccess="R/W"/> 
		<bitfield id="ONEBIT" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to trigger a 1-bit error in target selected by TRGT regsiter.  Write 0 to finish or cancel 1-bit injection" range="0" rwaccess="R/W"/>
	</register>
	<register id="RAMS__INJ_CFG__CFG_STATUS" acronym="RAMS__INJ_CFG__CFG_STATUS" offset="0x20" width="32" description="Controls the injection">
		<bitfield id="ARMED" width="1" begin="2" end="2" resetval="0x0" description="Indicates that the target selected by TRGT is ARMED for error injection" range="2" rwaccess="R"/>
	</register>
</module>