
---------- Begin Simulation Statistics ----------
final_tick                               224890532500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 885740                       # Simulator instruction rate (inst/s)
host_mem_usage                                8597152                       # Number of bytes of host memory used
host_op_rate                                  1368810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   564.50                       # Real time elapsed on the host
host_tick_rate                              398388819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000002                       # Number of instructions simulated
sim_ops                                     772693195                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.224891                       # Number of seconds simulated
sim_ticks                                224890532500                       # Number of ticks simulated
system.cpu.BranchMispred                       239927                       # Number of branch mispredictions
system.cpu.Branches                          52267940                       # Number of branches fetched
system.cpu.committedInsts                   500000002                       # Number of instructions committed
system.cpu.committedOps                     772693195                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        899500685                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  899500685                       # Number of busy cycles
system.cpu.num_cc_register_reads            406644783                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           416076693                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     31582074                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               32981533                       # Number of float alu accesses
system.cpu.num_fp_insts                      32981533                       # number of float instructions
system.cpu.num_fp_register_reads             35232623                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            28345470                       # number of times the floating registers were written
system.cpu.num_func_calls                    19559361                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             743266982                       # Number of integer alu accesses
system.cpu.num_int_insts                    743266982                       # number of integer instructions
system.cpu.num_int_register_reads          1686903606                       # number of times the integer registers were read
system.cpu.num_int_register_writes          615159480                       # number of times the integer registers were written
system.cpu.num_load_insts                   149443281                       # Number of load instructions
system.cpu.num_mem_refs                     216654500                       # number of memory refs
system.cpu.num_store_insts                   67211219                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               9800095      1.27%      1.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 520048333     67.30%     68.57% # Class of executed instruction
system.cpu.op_class::IntMult                       38      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::IntDiv                     40551      0.01%     68.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                 8681925      1.12%     69.70% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1280      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                     7892      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                    36978      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdCvt                    16248      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdMisc                17370288      2.25%     71.96% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShift                   1971      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               22642      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              11321      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::MemRead                149399109     19.33%     91.30% # Class of executed instruction
system.cpu.op_class::MemWrite                62596113      8.10%     99.40% # Class of executed instruction
system.cpu.op_class::FloatMemRead               44172      0.01%     99.40% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4615106      0.60%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  772694074                       # Class of executed instruction
system.cpu.predictedBranches                 36497705                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests        77928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops         1175                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests       156880                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops          1175                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        59552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        123733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                52267940                       # Number of BP lookups
system.cpu.branchPred.condPredicted          31582443                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            239927                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             26711749                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                26710466                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.995197                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 9779678                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            8866                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               7561                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1305                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1518                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     23775902                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong      7806541                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     18037644                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        25124                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          919                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      3242555                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       195629                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        17111                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          429                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        19257                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        80486                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        10931                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      1646198                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      1601978                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      3420972                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      2896033                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      1342478                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      2756991                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      2052838                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8       948808                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9       843327                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10       221209                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11       148529                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12       396147                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0      2246234                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      1519612                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      3759523                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      4190463                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      1564592                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      1454857                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      1340766                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      1471483                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8       405390                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9       127754                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        62197                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       132637                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   149443336                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    67211229                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1677                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1434                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   673775294                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           394                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       216602422                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           216602422                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      216602422                       # number of overall hits
system.cpu.l1d.overall_hits::total          216602422                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data         51349                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total             51349                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data        51349                       # number of overall misses
system.cpu.l1d.overall_misses::total            51349                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data   2189439500                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total   2189439500                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data   2189439500                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total   2189439500                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    216653771                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       216653771                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    216653771                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      216653771                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.000237                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.000237                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.000237                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.000237                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 42638.405811                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 42638.405811                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 42638.405811                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 42638.405811                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.unused_prefetches                  215                       # number of HardPF blocks evicted w/o reference
system.cpu.l1d.writebacks::.writebacks          61936                       # number of writebacks
system.cpu.l1d.writebacks::total                61936                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data         6243                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total           6243                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data         6243                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total          6243                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data        45106                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total        45106                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data        45106                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.l1d.prefetcher        32059                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total        77165                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data   2027938750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total   2027938750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data   2027938750                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.l1d.prefetcher   3016074836                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total   5044013586                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.000208                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.000208                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.000208                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.000356                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 44959.401188                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 44959.401188                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 44959.401188                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 94078.880689                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 65366.598665                       # average overall mshr miss latency
system.cpu.l1d.replacements                     76653                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data      149420528                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total          149420528                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data        22569                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total            22569                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data    550794500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total    550794500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    149443097                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      149443097                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.000151                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.000151                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 24404.913820                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 24404.913820                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total             2                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data        22567                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total        22567                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data    545138250                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total    545138250                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 24156.434174                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 24156.434174                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      67181894                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          67181894                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data        28780                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total           28780                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data   1638645000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total   1638645000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     67210674                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      67210674                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.000428                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.000428                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 56936.935372                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 56936.935372                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data         6241                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total         6241                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data        22539                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total        22539                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data   1482800500                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total   1482800500                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.000335                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 65788.211544                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 65788.211544                       # average WriteReq mshr miss latency
system.cpu.l1d.HardPFReq_mshr_misses::.cpu.l1d.prefetcher        32059                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_misses::total        32059                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_miss_latency::.cpu.l1d.prefetcher   3016074836                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_latency::total   3016074836                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 94078.880689                       # average HardPFReq mshr miss latency
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::total 94078.880689                       # average HardPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.prefetcher.pfIssued              49502                       # number of hwpf issued
system.cpu.l1d.prefetcher.pfIdentified          49502                       # number of prefetch candidates identified
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l1d.prefetcher.pfSpanPage             3506                       # number of prefetches that crossed the page
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.934399                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs                8443359                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs                76653                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs               110.150405                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   311.683491                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_blocks::.cpu.l1d.prefetcher   200.250907                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.608757                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::.cpu.l1d.prefetcher     0.391115                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999872                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1022          207                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_blocks::1024          305                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::2           32                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::3          167                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1022     0.404297                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.occ_task_id_percent::1024     0.595703                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1733307333                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1733307333                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       673773404                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           673773404                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      673773404                       # number of overall hits
system.cpu.l1i.overall_hits::total          673773404                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          1787                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              1787                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         1787                       # number of overall misses
system.cpu.l1i.overall_misses::total             1787                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst     91838000                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total     91838000                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst     91838000                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total     91838000                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    673775191                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       673775191                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    673775191                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      673775191                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000003                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000003                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 51392.277560                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 51392.277560                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 51392.277560                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 51392.277560                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst         1787                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         1787                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         1787                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         1787                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst     91391250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total     91391250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst     91391250                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total     91391250                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 51142.277560                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 51142.277560                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 51142.277560                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 51142.277560                       # average overall mshr miss latency
system.cpu.l1i.replacements                      1275                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      673773404                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          673773404                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         1787                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             1787                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst     91838000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total     91838000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    673775191                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      673775191                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000003                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 51392.277560                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 51392.277560                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         1787                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         1787                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst     91391250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total     91391250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 51142.277560                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 51142.277560                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.900821                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                 759281                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                 1275                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               595.514510                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.900821                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999806                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999806                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           5390203315                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          5390203315                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 224890532500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp            56413                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty       110898                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict          27175                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq           22539                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp          22539                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq        56413                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port       230983                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         4849                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total               235832                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port      8902464                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       114368                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total               9016832                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                          60145                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                  3133568                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples          139097                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.008447                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.091521                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0                137922     99.16%     99.16% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                  1175      0.84%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total            139097                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy          55461744                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             0.0                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy         38582500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            0.0                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy           893500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst              68                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           14636                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.l1d.prefetcher           67                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               14771                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             68                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          14636                       # number of overall hits
system.l2cache.overall_hits::.cpu.l1d.prefetcher           67                       # number of overall hits
system.l2cache.overall_hits::total              14771                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1719                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         30470                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.l1d.prefetcher        31992                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             64181                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1719                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        30470                       # number of overall misses
system.l2cache.overall_misses::.cpu.l1d.prefetcher        31992                       # number of overall misses
system.l2cache.overall_misses::total            64181                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     90307000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   1965097000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.l1d.prefetcher   3000911994                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5056315994                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     90307000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   1965097000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.l1d.prefetcher   3000911994                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5056315994                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1787                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        45106                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.l1d.prefetcher        32059                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           78952                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1787                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        45106                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.l1d.prefetcher        32059                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          78952                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.961947                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.675520                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.l1d.prefetcher     0.997910                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.812912                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.961947                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.675520                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.l1d.prefetcher     0.997910                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.812912                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 52534.613147                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64492.845422                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.l1d.prefetcher 93801.950300                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 78782.131690                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 52534.613147                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64492.845422                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.l1d.prefetcher 93801.950300                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 78782.131690                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          48962                       # number of writebacks
system.l2cache.writebacks::total                48962                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1719                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        30470                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.l1d.prefetcher        31992                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        64181                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1719                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        30470                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.l1d.prefetcher        31992                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        64181                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     89877250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1957479500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.l1d.prefetcher   2992913994                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   5040270744                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     89877250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1957479500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.l1d.prefetcher   2992913994                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5040270744                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.961947                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.675520                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.l1d.prefetcher     0.997910                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.812912                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.961947                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.675520                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.l1d.prefetcher     0.997910                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.812912                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 52284.613147                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64242.845422                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.l1d.prefetcher 93551.950300                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 78532.131690                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 52284.613147                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64242.845422                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 93551.950300                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 78532.131690                       # average overall mshr miss latency
system.l2cache.replacements                     60145                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        61936                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        61936                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        61936                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        61936                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          582                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          582                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          926                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              926                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        21613                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          21613                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1468984250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1468984250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        22539                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        22539                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.958916                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.958916                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67967.623652                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67967.623652                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        21613                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        21613                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1463581000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1463581000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.958916                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.958916                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67717.623652                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67717.623652                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           68                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        13710                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.l1d.prefetcher           67                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        13845                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1719                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         8857                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.l1d.prefetcher        31992                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        42568                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     90307000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    496112750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.l1d.prefetcher   3000911994                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3587331744                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1787                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        22567                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.l1d.prefetcher        32059                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        56413                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.961947                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.392476                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.l1d.prefetcher     0.997910                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.754578                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 52534.613147                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 56013.633284                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.l1d.prefetcher 93801.950300                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84272.968991                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1719                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         8857                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.l1d.prefetcher        31992                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        42568                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     89877250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    493898500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.l1d.prefetcher   2992913994                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3576689744                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.961947                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.392476                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.l1d.prefetcher     0.997910                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.754578                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 52284.613147                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55763.633284                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 93551.950300                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84022.968991                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4093.573717                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 148597                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                60145                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.470646                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    11.041959                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    13.958210                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2098.850213                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.l1d.prefetcher  1969.723335                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002696                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.003408                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.512415                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.l1d.prefetcher     0.480889                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999408                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         2011                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2085                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           32                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          336                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1635                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1630                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.490967                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.509033                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              2574321                       # Number of tag accesses
system.l2cache.tags.data_accesses             2574321                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples     48962.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1719.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     30444.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l1d.prefetcher::samples     31992.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.004186177500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          3021                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          3021                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               213210                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               46042                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        64181                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       48962                       # Number of write requests accepted
system.mem_ctrl.readBursts                      64181                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     48962                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      26                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        3.44                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.95                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  64181                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 48962                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    33846                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     8870                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     7634                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     6995                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                     5213                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                     1372                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                      201                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       23                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     217                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     220                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1049                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1201                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1516                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    2458                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    2797                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    2918                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    3017                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    2975                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    3222                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    3143                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    3454                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    3897                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    5107                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    3561                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    3251                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    4565                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                     285                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples         3021                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       21.236346                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.271656                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      69.801586                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127           2995     99.14%     99.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           20      0.66%     99.80% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            3      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            2      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           3021                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         3021                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.207216                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.187556                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.875775                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              2790     92.35%     92.35% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                11      0.36%     92.72% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               173      5.73%     98.44% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 8      0.26%     98.71% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 7      0.23%     98.94% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 4      0.13%     99.07% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                19      0.63%     99.70% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                 1      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                 1      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25                 2      0.07%     99.83% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::26                 5      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           3021                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                     1664                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  4107584                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               3133568                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                      18.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      13.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   224804224750                       # Total gap between requests
system.mem_ctrl.avgGap                     1986903.52                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       110016                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data      1948416                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l1d.prefetcher      2047488                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks      3133568                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 489198.005700840265                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 8663841.818241059780                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l1d.prefetcher 9104376.147982129827                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 13933747.966913636774                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         1719                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data        30470                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l1d.prefetcher        31992                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks        48962                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     46472498                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data   1188371448                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l1d.prefetcher   2183069408                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 5710919842646                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     27034.61                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     39001.36                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l1d.prefetcher     68237.98                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks 116639839.93                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       110016                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data      1950080                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l1d.prefetcher      2047488                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        4107584                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       110016                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       110016                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks      3133568                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total      3133568                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         1719                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data        30470                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l1d.prefetcher        31992                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           64181                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks        48962                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total          48962                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst        489198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data       8671241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l1d.prefetcher      9104376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total          18264815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst       489198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total       489198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks     13933748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         13933748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks     13933748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst       489198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data      8671241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l1d.prefetcher      9104376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total         32198563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 64155                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                48962                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0          4122                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1          4216                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2          3954                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3          4025                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4          4045                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5          3953                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6          3776                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7          3890                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8          3873                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9          3979                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10         4258                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11         3984                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12         4081                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13         4197                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14         3913                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15         3889                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0          2951                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1          3223                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2          3074                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3          3161                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4          3194                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5          2953                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6          2915                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7          2947                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8          2893                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9          3213                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10         3319                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11         3107                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12         3263                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13         2874                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14         2953                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15         2922                       # Per bank write bursts
system.mem_ctrl.dram.totQLat               2215007104                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              320775000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat          3417913354                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 34525.87                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            53275.87                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                48160                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits               43950                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             75.07                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            89.76                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples        21007                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   344.622650                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   188.006564                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   362.976932                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127         9411     44.80%     44.80% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255         2275     10.83%     55.63% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383         3093     14.72%     70.35% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511          588      2.80%     73.15% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639          613      2.92%     76.07% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767          385      1.83%     77.90% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895          755      3.59%     81.50% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023          726      3.46%     84.95% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         3161     15.05%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total        21007                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                4105920                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten             3133568                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW                18.257416                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                13.933748                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     0.25                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 0.14                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.11                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                81.43                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         74491620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy         39593235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       228344340                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy      127461960                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 17752647120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy   8528047020                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  79176451200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   105927036495                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    471.015989                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 205730220002                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7509580000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  11650732498                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy         75498360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy         40128330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy       229722360                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy      128119680                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 17752647120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy   8762525640                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  78978995520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   105967637010                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    471.196523                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 205215361002                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7509580000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  12165591498                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              42568                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48962                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10590                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21613                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42568                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port       187914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total       187914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 187914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port      7241152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total      7241152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7241152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             64181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   64181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               64181                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 224890532500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            43178396                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           32211396                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
