Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.2 (lin64) Build 272601 Sat Jun 15 11:11:11 MDT 2013
| Date         : Tue Sep 24 19:46:03 2013
| Host         : liberty.ece.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 6.4 (Santiago)
| Command      : report_utilization -file top_test_utilization_synth.rpt -pb top_test_utilization_synth.pb
| Design       : top_test
| Device       : xc7vx485t
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Loced | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 69955 |     0 |    303600 | 23.04 |
|   LUT as Logic             | 69777 |     0 |    303600 | 22.98 |
|   LUT as Memory            |   178 |     0 |    130800 |  0.13 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   178 |     0 |           |       |
| Slice Registers            |  1234 |     0 |    607200 |  0.20 |
|   Register as Flip Flop    |  1233 |     0 |    607200 |  0.20 |
|   Register as Latch        |     1 |     0 |    607200 |  0.01 |
| F7 Muxes                   | 29796 |     0 |    151800 | 19.62 |
| F8 Muxes                   |  7962 |     0 |     75900 | 10.49 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  258 |     0 |      1030 | 25.04 |
|   RAMB36/FIFO*    |  258 |     0 |      1030 | 25.04 |
|     RAMB36E1 only |  258 |       |           |       |
|   RAMB18          |    0 |     0 |      2060 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2800 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   49 |     0 |       700 |  7.00 |
| Bonded IPADs                |    0 |     0 |        86 |  0.00 |
| Bonded OPADs                |    0 |     0 |        56 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |        28 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         7 |  0.00 |
| IBUFGDS                     |    0 |     0 |       672 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        14 |  0.00 |
| IN_FIFO                     |    0 |     0 |        56 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        56 |  0.00 |
| PHASER_REF                  |    0 |     0 |        14 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        14 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        56 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        56 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       700 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       700 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        28 |  0.00 |
| ILOGIC                      |    0 |     0 |       700 |  0.00 |
| OLOGIC                      |    0 |     0 |       700 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    4 |     0 |        32 | 12.50 |
| BUFIO      |    0 |     0 |        56 |  0.00 |
| MMCME2_ADV |    0 |     0 |        14 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        14 |  0.00 |
| BUFMRCE    |    0 |     0 |        28 |  0.00 |
| BUFHCE     |    0 |     0 |       168 |  0.00 |
| BUFR       |    0 |     0 |        56 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         4 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+
| Ref Name |  Used |
+----------+-------+
| LUT6     | 67826 |
| MUXF7    | 29796 |
| MUXF8    |  7962 |
| LUT5     |  1357 |
| FDCE     |   979 |
| LUT4     |   368 |
| RAMB36E1 |   258 |
| FDRE     |   163 |
| LUT1     |   146 |
| SRL16E   |   130 |
| LUT3     |    97 |
| LUT2     |    93 |
| FDPE     |    81 |
| CARRY4   |    50 |
| OBUF     |    46 |
| SRLC32E  |    45 |
| FDSE     |    10 |
| BUFG     |     4 |
| SRLC16E  |     3 |
| LDCE     |     1 |
| IBUFDS   |     1 |
| IBUF     |     1 |
| BSCANE2  |     1 |
+----------+-------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+---------------+------+
|    Ref Name   | Used |
+---------------+------+
| hdmi_icon     |    1 |
| chipscope_ila |    1 |
+---------------+------+


