   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32f4xx_dma.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.DMA_DeInit,"ax",%progbits
  20              		.align	2
  21              		.global	DMA_DeInit
  22              		.thumb
  23              		.thumb_func
  25              	DMA_DeInit:
  26              	.LFB110:
  27              		.file 1 "libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c"
   1:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
   2:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   ******************************************************************************
   3:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @file    stm32f4xx_dma.c
   4:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @author  MCD Application Team
   5:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @version V1.0.0RC1
   6:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @date    25-August-2011
   7:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief   This file provides firmware functions to manage the following 
   8:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          functionalities of the Direct Memory Access controller (DMA):           
   9:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - Initialization and Configuration
  10:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - Data Counter
  11:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - Double Buffer mode configuration and command  
  12:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - Interrupts and flags management
  13:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           
  14:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *  @verbatim
  15:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *      
  16:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          ===================================================================      
  17:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                 How to use this driver
  18:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          =================================================================== 
  19:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          1. Enable The DMA controller clock using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA1, E
  20:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             function for DMA1 or using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2, ENABLE)
  21:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             function for DMA2.
  22:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
  23:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          2. Enable and configure the peripheral to be connected to the DMA Stream
  24:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             (except for internal SRAM / FLASH memories: no initialization is 
  25:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             necessary). 
  26:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        
  27:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          3. For a given Stream, program the required configuration through following parameters
  28:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             Source and Destination addresses, Transfer Direction, Transfer size, Source and Des
  29:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             data formats, Circular or Normal mode, Stream Priority level, Source and Destinatio
  30:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             Incrementation mode, FIFO mode and its Threshold (if needed), Burst mode for Source
  31:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             Destination (if needed) using the DMA_Init() function.
  32:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             To avoid filling un-nesecessary fields, you can call DMA_StructInit() function
  33:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             to initialize a given structure with default values (reset values), the modify
  34:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             only necessary fields (ie. Source and Destination addresses, Transfer size and Data
  35:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
  36:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          4. Enable the NVIC and the corresponding interrupt(s) using the function 
  37:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             DMA_ITConfig() if you need to use DMA interrupts. 
  38:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
  39:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          5. Optionally, if the Circular mode is enabled, you can use the Double buffer mode by 
  40:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             the second Memory address and the first Memory to be used through the function 
  41:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             DMA_DoubleBufferModeConfig(). Then enable the Double buffer mode through the functi
  42:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             DMA_DoubleBufferModeCmd(). These operations must be done before step 6.
  43:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *    
  44:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          6. Enable the DMA stream using the DMA_Cmd() function. 
  45:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                
  46:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          7. Activate the needed Stream Request using PPP_DMACmd() function for
  47:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...)
  48:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             The function allowing this operation is provided in each PPP peripheral
  49:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             driver (ie. SPI_DMACmd for SPI peripheral).
  50:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             Once the Stream is enabled, it is not possible to modify its configuration
  51:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             unless the stream is stopped and disabled.
  52:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             After enabling the Stream, it is advised to monitor the EN bit status using
  53:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             the function DMA_GetCmdStatus(). In case of configuration errors or bus errors
  54:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             this bit will remain reset and all transfers on this Stream will remain on hold.   
  55:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
  56:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          8. Optionally, you can configure the number of data to be transferred
  57:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             when the Stream is disabled (ie. after each Transfer Complete event
  58:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter().
  59:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             And you can get the number of remaining data to be transferred using 
  60:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             the function DMA_GetCurrDataCounter() at run time (when the DMA Stream is
  61:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             enabled and running).  
  62:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                   
  63:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          9. To control DMA events you can use one of the following 
  64:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              two methods:
  65:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *               a- Check on DMA Stream flags using the function DMA_GetFlagStatus().  
  66:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *               b- Use DMA interrupts through the function DMA_ITConfig() at initialization
  67:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                  phase and DMA_GetITStatus() function into interrupt routines in
  68:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                  communication phase.  
  69:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              After checking on a flag you should clear it using DMA_ClearFlag()
  70:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              function. And after checking on an interrupt event you should 
  71:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              clear it using DMA_ClearITPendingBit() function.    
  72:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              
  73:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          10. Optionally, if Circular mode and Double Buffer mode are enabled, you can modify
  74:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              the Memory Addresses using the function DMA_MemoryTargetConfig(). Make sure that
  75:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              the Memory Address to be modified is not the one currently in use by DMA Stream.
  76:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              This condition can be monitored using the function DMA_GetCurrentMemoryTarget().
  77:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              
  78:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          11. Optionally, Pause-Resume operations may be performed:
  79:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              The DMA_Cmd() function may be used to perform Pause-Resume operation. When a 
  80:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              transfer is ongoing, calling this function to disable the Stream will cause the 
  81:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              transfer to be paused. All configuration registers and the number of remaining 
  82:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              data will be preserved. When calling again this function to re-enable the Stream, 
  83:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              the transfer will be resumed from the point where it was paused.          
  84:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                 
  85:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   Memory-to-Memory transfer is possible by setting the address of the memory into
  86:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the Peripheral registers. In this mode, Circular mode and Double Buffer mode
  87:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         are not allowed.
  88:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *  
  89:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   The FIFO is used mainly to reduce bus usage and to allow data packing/unpacking: it is
  90:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         possible to set different Data Sizes for the Peripheral and the Memory (ie. you can set
  91:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         Half-Word data size for the peripheral to access its data register and set Word data si
  92:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         for the Memory to gain in access time. Each two Half-words will be packed and written i
  93:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         a single access to a Word in the Memory).
  94:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *    
  95:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note  When FIFO is disabled, it is not allowed to configure different Data Sizes for Source
  96:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        and Destination. In this case the Peripheral Data Size will be applied to both Source
  97:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        and Destination.               
  98:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
  99:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *  @endverbatim
 100:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                  
 101:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   ******************************************************************************
 102:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @attention
 103:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
 104:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
 105:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
 106:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
 107:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
 108:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
 109:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
 110:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
 111:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
 112:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   ******************************************************************************  
 113:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */ 
 114:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 115:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Includes ------------------------------------------------------------------*/
 116:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #include "stm32f4xx_dma.h"
 117:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #include "stm32f4xx_rcc.h"
 118:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 119:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 120:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 121:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 122:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 123:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA 
 124:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief DMA driver modules
 125:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 126:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */ 
 127:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 128:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private typedef -----------------------------------------------------------*/
 129:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private define ------------------------------------------------------------*/
 130:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 131:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Masks Definition */
 132:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define TRANSFER_IT_ENABLE_MASK (uint32_t)(DMA_SxCR_TCIE | DMA_SxCR_HTIE | \
 133:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                                            DMA_SxCR_TEIE | DMA_SxCR_DMEIE)
 134:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 135:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream0_IT_MASK     (uint32_t)(DMA_LISR_FEIF0 | DMA_LISR_DMEIF0 | \
 136:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                                            DMA_LISR_TEIF0 | DMA_LISR_HTIF0 | \
 137:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                                            DMA_LISR_TCIF0)
 138:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 139:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream1_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 6)
 140:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream2_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 16)
 141:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream3_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 22)
 142:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream4_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK | (uint32_t)0x20000000)
 143:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream5_IT_MASK     (uint32_t)(DMA_Stream1_IT_MASK | (uint32_t)0x20000000)
 144:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream6_IT_MASK     (uint32_t)(DMA_Stream2_IT_MASK | (uint32_t)0x20000000)
 145:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream7_IT_MASK     (uint32_t)(DMA_Stream3_IT_MASK | (uint32_t)0x20000000)
 146:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define TRANSFER_IT_MASK        (uint32_t)0x0F3C0F3C
 147:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define HIGH_ISR_MASK           (uint32_t)0x20000000
 148:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define RESERVED_MASK           (uint32_t)0x0F7D0F7D  
 149:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 150:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private macro -------------------------------------------------------------*/
 151:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private variables ---------------------------------------------------------*/
 152:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private function prototypes -----------------------------------------------*/
 153:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private functions ---------------------------------------------------------*/
 154:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 155:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 156:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA_Private_Functions
 157:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 158:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 159:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 160:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA_Group1 Initialization and Configuration functions
 161:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *  @brief   Initialization and Configuration functions
 162:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *
 163:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @verbatim   
 164:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================
 165:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                  Initialization and Configuration functions
 166:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================  
 167:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 168:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This subsection provides functions allowing to initialize the DMA Stream source
 169:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   and destination addresses, incrementation and data sizes, transfer direction, 
 170:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   buffer size, circular/normal mode selection, memory-to-memory mode selection 
 171:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   and Stream priority value.
 172:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 173:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The DMA_Init() function follows the DMA configuration procedures as described in
 174:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   reference manual (RM0090) except the first point: waiting on EN bit to be reset.
 175:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This condition should be checked by user application using the function DMA_GetCmdStatus()
 176:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   before calling the DMA_Init() function.
 177:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 178:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @endverbatim
 179:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 180:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 181:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 182:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 183:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Deinitialize the DMAy Streamx registers to their default reset values.
 184:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 186:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 187:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 188:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
 189:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
  28              		.loc 1 189 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
 190:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 191:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 192:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Disable the selected DMAy Streamx */
 194:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
  44              		.loc 1 194 0
  45 0008 7B68     		ldr	r3, [r7, #4]
  46 000a 1B68     		ldr	r3, [r3, #0]
  47 000c 23F00102 		bic	r2, r3, #1
  48 0010 7B68     		ldr	r3, [r7, #4]
  49 0012 1A60     		str	r2, [r3, #0]
 195:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 196:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx control register */
 197:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->CR  = 0;
  50              		.loc 1 197 0
  51 0014 7B68     		ldr	r3, [r7, #4]
  52 0016 4FF00002 		mov	r2, #0
  53 001a 1A60     		str	r2, [r3, #0]
 198:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 199:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx Number of Data to Transfer register */
 200:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->NDTR = 0;
  54              		.loc 1 200 0
  55 001c 7B68     		ldr	r3, [r7, #4]
  56 001e 4FF00002 		mov	r2, #0
  57 0022 5A60     		str	r2, [r3, #4]
 201:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 202:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx peripheral address register */
 203:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->PAR  = 0;
  58              		.loc 1 203 0
  59 0024 7B68     		ldr	r3, [r7, #4]
  60 0026 4FF00002 		mov	r2, #0
  61 002a 9A60     		str	r2, [r3, #8]
 204:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 205:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx memory 0 address register */
 206:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->M0AR = 0;
  62              		.loc 1 206 0
  63 002c 7B68     		ldr	r3, [r7, #4]
  64 002e 4FF00002 		mov	r2, #0
  65 0032 DA60     		str	r2, [r3, #12]
 207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 208:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx memory 1 address register */
 209:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->M1AR = 0;
  66              		.loc 1 209 0
  67 0034 7B68     		ldr	r3, [r7, #4]
  68 0036 4FF00002 		mov	r2, #0
  69 003a 1A61     		str	r2, [r3, #16]
 210:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 211:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx FIFO control register */
 212:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->FCR = (uint32_t)0x00000021; 
  70              		.loc 1 212 0
  71 003c 7B68     		ldr	r3, [r7, #4]
  72 003e 4FF02102 		mov	r2, #33
  73 0042 5A61     		str	r2, [r3, #20]
 213:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 214:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset interrupt pending bits for the selected stream */
 215:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMAy_Streamx == DMA1_Stream0)
  74              		.loc 1 215 0
  75 0044 7A68     		ldr	r2, [r7, #4]
  76 0046 46F21003 		movw	r3, #24592
  77 004a C4F20203 		movt	r3, 16386
  78 004e 9A42     		cmp	r2, r3
  79 0050 07D1     		bne	.L2
 216:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 217:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream0 */
 218:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream0_IT_MASK;
  80              		.loc 1 218 0
  81 0052 4FF4C043 		mov	r3, #24576
  82 0056 C4F20203 		movt	r3, 16386
  83 005a 4FF03D02 		mov	r2, #61
  84 005e 9A60     		str	r2, [r3, #8]
  85 0060 EBE0     		b	.L1
  86              	.L2:
 219:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 220:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream1)
  87              		.loc 1 220 0
  88 0062 7A68     		ldr	r2, [r7, #4]
  89 0064 46F22803 		movw	r3, #24616
  90 0068 C4F20203 		movt	r3, 16386
  91 006c 9A42     		cmp	r2, r3
  92 006e 07D1     		bne	.L4
 221:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 222:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream1 */
 223:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream1_IT_MASK;
  93              		.loc 1 223 0
  94 0070 4FF4C043 		mov	r3, #24576
  95 0074 C4F20203 		movt	r3, 16386
  96 0078 4FF47462 		mov	r2, #3904
  97 007c 9A60     		str	r2, [r3, #8]
  98 007e DCE0     		b	.L1
  99              	.L4:
 224:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 225:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream2)
 100              		.loc 1 225 0
 101 0080 7A68     		ldr	r2, [r7, #4]
 102 0082 46F24003 		movw	r3, #24640
 103 0086 C4F20203 		movt	r3, 16386
 104 008a 9A42     		cmp	r2, r3
 105 008c 07D1     		bne	.L5
 226:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 227:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream2 */
 228:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream2_IT_MASK;
 106              		.loc 1 228 0
 107 008e 4FF4C043 		mov	r3, #24576
 108 0092 C4F20203 		movt	r3, 16386
 109 0096 4FF47412 		mov	r2, #3997696
 110 009a 9A60     		str	r2, [r3, #8]
 111 009c CDE0     		b	.L1
 112              	.L5:
 229:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 230:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream3)
 113              		.loc 1 230 0
 114 009e 7A68     		ldr	r2, [r7, #4]
 115 00a0 46F25803 		movw	r3, #24664
 116 00a4 C4F20203 		movt	r3, 16386
 117 00a8 9A42     		cmp	r2, r3
 118 00aa 07D1     		bne	.L6
 231:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 232:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream3 */
 233:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream3_IT_MASK;
 119              		.loc 1 233 0
 120 00ac 4FF4C043 		mov	r3, #24576
 121 00b0 C4F20203 		movt	r3, 16386
 122 00b4 4FF07462 		mov	r2, #255852544
 123 00b8 9A60     		str	r2, [r3, #8]
 124 00ba BEE0     		b	.L1
 125              	.L6:
 234:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 235:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream4)
 126              		.loc 1 235 0
 127 00bc 7A68     		ldr	r2, [r7, #4]
 128 00be 46F27003 		movw	r3, #24688
 129 00c2 C4F20203 		movt	r3, 16386
 130 00c6 9A42     		cmp	r2, r3
 131 00c8 09D1     		bne	.L7
 236:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 237:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream4 */
 238:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->HIFCR = DMA_Stream4_IT_MASK;
 132              		.loc 1 238 0
 133 00ca 4FF4C043 		mov	r3, #24576
 134 00ce C4F20203 		movt	r3, 16386
 135 00d2 4FF03D02 		mov	r2, #61
 136 00d6 C2F20002 		movt	r2, 8192
 137 00da DA60     		str	r2, [r3, #12]
 138 00dc ADE0     		b	.L1
 139              	.L7:
 239:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 240:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream5)
 140              		.loc 1 240 0
 141 00de 7A68     		ldr	r2, [r7, #4]
 142 00e0 46F28803 		movw	r3, #24712
 143 00e4 C4F20203 		movt	r3, 16386
 144 00e8 9A42     		cmp	r2, r3
 145 00ea 09D1     		bne	.L8
 241:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 242:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream5 */
 243:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->HIFCR = DMA_Stream5_IT_MASK;
 146              		.loc 1 243 0
 147 00ec 4FF4C043 		mov	r3, #24576
 148 00f0 C4F20203 		movt	r3, 16386
 149 00f4 4FF47462 		mov	r2, #3904
 150 00f8 C2F20002 		movt	r2, 8192
 151 00fc DA60     		str	r2, [r3, #12]
 152 00fe 9CE0     		b	.L1
 153              	.L8:
 244:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 245:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream6)
 154              		.loc 1 245 0
 155 0100 7A68     		ldr	r2, [r7, #4]
 156 0102 46F2A003 		movw	r3, #24736
 157 0106 C4F20203 		movt	r3, 16386
 158 010a 9A42     		cmp	r2, r3
 159 010c 09D1     		bne	.L9
 246:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 247:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream6 */
 248:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 160              		.loc 1 248 0
 161 010e 4FF4C043 		mov	r3, #24576
 162 0112 C4F20203 		movt	r3, 16386
 163 0116 4FF00002 		mov	r2, #0
 164 011a C2F23D02 		movt	r2, 8253
 165 011e DA60     		str	r2, [r3, #12]
 166 0120 8BE0     		b	.L1
 167              	.L9:
 249:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 250:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream7)
 168              		.loc 1 250 0
 169 0122 7A68     		ldr	r2, [r7, #4]
 170 0124 46F2B803 		movw	r3, #24760
 171 0128 C4F20203 		movt	r3, 16386
 172 012c 9A42     		cmp	r2, r3
 173 012e 07D1     		bne	.L10
 251:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 252:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream7 */
 253:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->HIFCR = DMA_Stream7_IT_MASK;
 174              		.loc 1 253 0
 175 0130 4FF4C043 		mov	r3, #24576
 176 0134 C4F20203 		movt	r3, 16386
 177 0138 4FF03D52 		mov	r2, #792723456
 178 013c DA60     		str	r2, [r3, #12]
 179 013e 7CE0     		b	.L1
 180              	.L10:
 254:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 255:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream0)
 181              		.loc 1 255 0
 182 0140 7A68     		ldr	r2, [r7, #4]
 183 0142 46F21043 		movw	r3, #25616
 184 0146 C4F20203 		movt	r3, 16386
 185 014a 9A42     		cmp	r2, r3
 186 014c 07D1     		bne	.L11
 256:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 257:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream0 */
 258:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream0_IT_MASK;
 187              		.loc 1 258 0
 188 014e 4FF4C843 		mov	r3, #25600
 189 0152 C4F20203 		movt	r3, 16386
 190 0156 4FF03D02 		mov	r2, #61
 191 015a 9A60     		str	r2, [r3, #8]
 192 015c 6DE0     		b	.L1
 193              	.L11:
 259:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 260:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream1)
 194              		.loc 1 260 0
 195 015e 7A68     		ldr	r2, [r7, #4]
 196 0160 46F22843 		movw	r3, #25640
 197 0164 C4F20203 		movt	r3, 16386
 198 0168 9A42     		cmp	r2, r3
 199 016a 07D1     		bne	.L12
 261:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 262:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream1 */
 263:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream1_IT_MASK;
 200              		.loc 1 263 0
 201 016c 4FF4C843 		mov	r3, #25600
 202 0170 C4F20203 		movt	r3, 16386
 203 0174 4FF47462 		mov	r2, #3904
 204 0178 9A60     		str	r2, [r3, #8]
 205 017a 5EE0     		b	.L1
 206              	.L12:
 264:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 265:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream2)
 207              		.loc 1 265 0
 208 017c 7A68     		ldr	r2, [r7, #4]
 209 017e 46F24043 		movw	r3, #25664
 210 0182 C4F20203 		movt	r3, 16386
 211 0186 9A42     		cmp	r2, r3
 212 0188 07D1     		bne	.L13
 266:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 267:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream2 */
 268:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream2_IT_MASK;
 213              		.loc 1 268 0
 214 018a 4FF4C843 		mov	r3, #25600
 215 018e C4F20203 		movt	r3, 16386
 216 0192 4FF47412 		mov	r2, #3997696
 217 0196 9A60     		str	r2, [r3, #8]
 218 0198 4FE0     		b	.L1
 219              	.L13:
 269:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 270:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream3)
 220              		.loc 1 270 0
 221 019a 7A68     		ldr	r2, [r7, #4]
 222 019c 46F25843 		movw	r3, #25688
 223 01a0 C4F20203 		movt	r3, 16386
 224 01a4 9A42     		cmp	r2, r3
 225 01a6 07D1     		bne	.L14
 271:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 272:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream3 */
 273:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream3_IT_MASK;
 226              		.loc 1 273 0
 227 01a8 4FF4C843 		mov	r3, #25600
 228 01ac C4F20203 		movt	r3, 16386
 229 01b0 4FF07462 		mov	r2, #255852544
 230 01b4 9A60     		str	r2, [r3, #8]
 231 01b6 40E0     		b	.L1
 232              	.L14:
 274:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 275:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream4)
 233              		.loc 1 275 0
 234 01b8 7A68     		ldr	r2, [r7, #4]
 235 01ba 46F27043 		movw	r3, #25712
 236 01be C4F20203 		movt	r3, 16386
 237 01c2 9A42     		cmp	r2, r3
 238 01c4 09D1     		bne	.L15
 276:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 277:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream4 */
 278:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->HIFCR = DMA_Stream4_IT_MASK;
 239              		.loc 1 278 0
 240 01c6 4FF4C843 		mov	r3, #25600
 241 01ca C4F20203 		movt	r3, 16386
 242 01ce 4FF03D02 		mov	r2, #61
 243 01d2 C2F20002 		movt	r2, 8192
 244 01d6 DA60     		str	r2, [r3, #12]
 245 01d8 2FE0     		b	.L1
 246              	.L15:
 279:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 280:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream5)
 247              		.loc 1 280 0
 248 01da 7A68     		ldr	r2, [r7, #4]
 249 01dc 46F28843 		movw	r3, #25736
 250 01e0 C4F20203 		movt	r3, 16386
 251 01e4 9A42     		cmp	r2, r3
 252 01e6 09D1     		bne	.L16
 281:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 282:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream5 */
 283:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->HIFCR = DMA_Stream5_IT_MASK;
 253              		.loc 1 283 0
 254 01e8 4FF4C843 		mov	r3, #25600
 255 01ec C4F20203 		movt	r3, 16386
 256 01f0 4FF47462 		mov	r2, #3904
 257 01f4 C2F20002 		movt	r2, 8192
 258 01f8 DA60     		str	r2, [r3, #12]
 259 01fa 1EE0     		b	.L1
 260              	.L16:
 284:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 285:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream6)
 261              		.loc 1 285 0
 262 01fc 7A68     		ldr	r2, [r7, #4]
 263 01fe 46F2A043 		movw	r3, #25760
 264 0202 C4F20203 		movt	r3, 16386
 265 0206 9A42     		cmp	r2, r3
 266 0208 09D1     		bne	.L17
 286:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 287:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream6 */
 288:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->HIFCR = DMA_Stream6_IT_MASK;
 267              		.loc 1 288 0
 268 020a 4FF4C843 		mov	r3, #25600
 269 020e C4F20203 		movt	r3, 16386
 270 0212 4FF00002 		mov	r2, #0
 271 0216 C2F23D02 		movt	r2, 8253
 272 021a DA60     		str	r2, [r3, #12]
 273 021c 0DE0     		b	.L1
 274              	.L17:
 289:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 290:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
 291:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 292:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     if (DMAy_Streamx == DMA2_Stream7)
 275              		.loc 1 292 0
 276 021e 7A68     		ldr	r2, [r7, #4]
 277 0220 46F2B843 		movw	r3, #25784
 278 0224 C4F20203 		movt	r3, 16386
 279 0228 9A42     		cmp	r2, r3
 280 022a 06D1     		bne	.L1
 293:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     {
 294:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       /* Reset interrupt pending bits for DMA2 Stream7 */
 295:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       DMA2->HIFCR = DMA_Stream7_IT_MASK;
 281              		.loc 1 295 0
 282 022c 4FF4C843 		mov	r3, #25600
 283 0230 C4F20203 		movt	r3, 16386
 284 0234 4FF03D52 		mov	r2, #792723456
 285 0238 DA60     		str	r2, [r3, #12]
 286              	.L1:
 296:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     }
 297:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 298:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 287              		.loc 1 298 0
 288 023a 07F10C07 		add	r7, r7, #12
 289 023e BD46     		mov	sp, r7
 290 0240 80BC     		pop	{r7}
 291 0242 7047     		bx	lr
 292              		.cfi_endproc
 293              	.LFE110:
 295              		.section	.text.DMA_Init,"ax",%progbits
 296              		.align	2
 297              		.global	DMA_Init
 298              		.thumb
 299              		.thumb_func
 301              	DMA_Init:
 302              	.LFB111:
 299:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 300:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 301:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Initializes the DMAy Streamx according to the specified parameters in 
 302:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the DMA_InitStruct structure.
 303:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   Before calling this function, it is recommended to check that the Stream 
 304:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         is actually disabled using the function DMA_GetCmdStatus().  
 305:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 306:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 307:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
 308:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the configuration information for the specified DMA Stream.  
 309:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 310:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 311:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
 312:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 303              		.loc 1 312 0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 16
 306              		@ frame_needed = 1, uses_anonymous_args = 0
 307              		@ link register save eliminated.
 308 0000 80B4     		push	{r7}
 309              	.LCFI3:
 310              		.cfi_def_cfa_offset 4
 311              		.cfi_offset 7, -4
 312 0002 85B0     		sub	sp, sp, #20
 313              	.LCFI4:
 314              		.cfi_def_cfa_offset 24
 315 0004 00AF     		add	r7, sp, #0
 316              	.LCFI5:
 317              		.cfi_def_cfa_register 7
 318 0006 7860     		str	r0, [r7, #4]
 319 0008 3960     		str	r1, [r7, #0]
 313:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   uint32_t tmpreg = 0;
 320              		.loc 1 313 0
 321 000a 4FF00003 		mov	r3, #0
 322 000e FB60     		str	r3, [r7, #12]
 314:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 315:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 316:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 317:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CHANNEL(DMA_InitStruct->DMA_Channel));
 318:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_DIRECTION(DMA_InitStruct->DMA_DIR));
 319:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
 320:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
 321:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));
 322:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
 323:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
 324:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
 325:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
 326:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_FIFO_MODE_STATE(DMA_InitStruct->DMA_FIFOMode));
 327:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_FIFO_THRESHOLD(DMA_InitStruct->DMA_FIFOThreshold));
 328:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
 329:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));
 330:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 331:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx CR Configuration ------------------*/
 332:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Get the DMAy_Streamx CR value */
 333:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg = DMAy_Streamx->CR;
 323              		.loc 1 333 0
 324 0010 7B68     		ldr	r3, [r7, #4]
 325 0012 1B68     		ldr	r3, [r3, #0]
 326 0014 FB60     		str	r3, [r7, #12]
 334:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 335:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
 336:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 327              		.loc 1 336 0
 328 0016 FA68     		ldr	r2, [r7, #12]
 329 0018 48F23F03 		movw	r3, #32831
 330 001c CFF21C03 		movt	r3, 61468
 331 0020 1340     		ands	r3, r3, r2
 332 0022 FB60     		str	r3, [r7, #12]
 337:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                          DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | \
 338:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                          DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC | \
 339:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                          DMA_SxCR_DIR));
 340:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 341:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Configure DMAy Streamx: */
 342:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set CHSEL bits according to DMA_CHSEL value */
 343:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set DIR bits according to DMA_DIR value */
 344:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set PINC bit according to DMA_PeripheralInc value */
 345:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set MINC bit according to DMA_MemoryInc value */
 346:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set PSIZE bits according to DMA_PeripheralDataSize value */
 347:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set MSIZE bits according to DMA_MemoryDataSize value */
 348:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set CIRC bit according to DMA_Mode value */
 349:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set PL bits according to DMA_Priority value */
 350:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set MBURST bits according to DMA_MemoryBurst value */
 351:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set PBURST bits according to DMA_PeripheralBurst value */
 352:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 333              		.loc 1 352 0
 334 0024 3B68     		ldr	r3, [r7, #0]
 335 0026 1A68     		ldr	r2, [r3, #0]
 336 0028 3B68     		ldr	r3, [r7, #0]
 337 002a DB68     		ldr	r3, [r3, #12]
 338 002c 1A43     		orrs	r2, r2, r3
 353:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 339              		.loc 1 353 0
 340 002e 3B68     		ldr	r3, [r7, #0]
 341 0030 5B69     		ldr	r3, [r3, #20]
 352:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 342              		.loc 1 352 0
 343 0032 1A43     		orrs	r2, r2, r3
 344              		.loc 1 353 0
 345 0034 3B68     		ldr	r3, [r7, #0]
 346 0036 9B69     		ldr	r3, [r3, #24]
 347 0038 1A43     		orrs	r2, r2, r3
 354:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 348              		.loc 1 354 0
 349 003a 3B68     		ldr	r3, [r7, #0]
 350 003c DB69     		ldr	r3, [r3, #28]
 353:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 351              		.loc 1 353 0
 352 003e 1A43     		orrs	r2, r2, r3
 353              		.loc 1 354 0
 354 0040 3B68     		ldr	r3, [r7, #0]
 355 0042 1B6A     		ldr	r3, [r3, #32]
 356 0044 1A43     		orrs	r2, r2, r3
 355:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 357              		.loc 1 355 0
 358 0046 3B68     		ldr	r3, [r7, #0]
 359 0048 5B6A     		ldr	r3, [r3, #36]
 354:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 360              		.loc 1 354 0
 361 004a 1A43     		orrs	r2, r2, r3
 362              		.loc 1 355 0
 363 004c 3B68     		ldr	r3, [r7, #0]
 364 004e 9B6A     		ldr	r3, [r3, #40]
 365 0050 1A43     		orrs	r2, r2, r3
 356:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 366              		.loc 1 356 0
 367 0052 3B68     		ldr	r3, [r7, #0]
 368 0054 5B6B     		ldr	r3, [r3, #52]
 355:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 369              		.loc 1 355 0
 370 0056 1A43     		orrs	r2, r2, r3
 371              		.loc 1 356 0
 372 0058 3B68     		ldr	r3, [r7, #0]
 373 005a 9B6B     		ldr	r3, [r3, #56]
 374 005c 1343     		orrs	r3, r3, r2
 352:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 375              		.loc 1 352 0
 376 005e FA68     		ldr	r2, [r7, #12]
 377 0060 1343     		orrs	r3, r3, r2
 378 0062 FB60     		str	r3, [r7, #12]
 357:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 358:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx CR register */
 359:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->CR = tmpreg;
 379              		.loc 1 359 0
 380 0064 7B68     		ldr	r3, [r7, #4]
 381 0066 FA68     		ldr	r2, [r7, #12]
 382 0068 1A60     		str	r2, [r3, #0]
 360:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 361:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx FCR Configuration -----------------*/
 362:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Get the DMAy_Streamx FCR value */
 363:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg = DMAy_Streamx->FCR;
 383              		.loc 1 363 0
 384 006a 7B68     		ldr	r3, [r7, #4]
 385 006c 5B69     		ldr	r3, [r3, #20]
 386 006e FB60     		str	r3, [r7, #12]
 364:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 365:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Clear DMDIS and FTH bits */
 366:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 387              		.loc 1 366 0
 388 0070 FB68     		ldr	r3, [r7, #12]
 389 0072 23F00703 		bic	r3, r3, #7
 390 0076 FB60     		str	r3, [r7, #12]
 367:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 368:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Configure DMAy Streamx FIFO: 
 369:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     Set DMDIS bits according to DMA_FIFOMode value 
 370:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     Set FTH bits according to DMA_FIFOThreshold value */
 371:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 391              		.loc 1 371 0
 392 0078 3B68     		ldr	r3, [r7, #0]
 393 007a DA6A     		ldr	r2, [r3, #44]
 394 007c 3B68     		ldr	r3, [r7, #0]
 395 007e 1B6B     		ldr	r3, [r3, #48]
 396 0080 1343     		orrs	r3, r3, r2
 397 0082 FA68     		ldr	r2, [r7, #12]
 398 0084 1343     		orrs	r3, r3, r2
 399 0086 FB60     		str	r3, [r7, #12]
 372:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 373:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx CR */
 374:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->FCR = tmpreg;
 400              		.loc 1 374 0
 401 0088 7B68     		ldr	r3, [r7, #4]
 402 008a FA68     		ldr	r2, [r7, #12]
 403 008c 5A61     		str	r2, [r3, #20]
 375:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 376:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
 377:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx NDTR register */
 378:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 404              		.loc 1 378 0
 405 008e 3B68     		ldr	r3, [r7, #0]
 406 0090 1A69     		ldr	r2, [r3, #16]
 407 0092 7B68     		ldr	r3, [r7, #4]
 408 0094 5A60     		str	r2, [r3, #4]
 379:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 380:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx PAR Configuration -----------------*/
 381:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx PAR */
 382:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 409              		.loc 1 382 0
 410 0096 3B68     		ldr	r3, [r7, #0]
 411 0098 5A68     		ldr	r2, [r3, #4]
 412 009a 7B68     		ldr	r3, [r7, #4]
 413 009c 9A60     		str	r2, [r3, #8]
 383:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 384:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
 385:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx M0AR */
 386:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 414              		.loc 1 386 0
 415 009e 3B68     		ldr	r3, [r7, #0]
 416 00a0 9A68     		ldr	r2, [r3, #8]
 417 00a2 7B68     		ldr	r3, [r7, #4]
 418 00a4 DA60     		str	r2, [r3, #12]
 387:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 419              		.loc 1 387 0
 420 00a6 07F11407 		add	r7, r7, #20
 421 00aa BD46     		mov	sp, r7
 422 00ac 80BC     		pop	{r7}
 423 00ae 7047     		bx	lr
 424              		.cfi_endproc
 425              	.LFE111:
 427              		.section	.text.DMA_StructInit,"ax",%progbits
 428              		.align	2
 429              		.global	DMA_StructInit
 430              		.thumb
 431              		.thumb_func
 433              	DMA_StructInit:
 434              	.LFB112:
 388:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 389:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 390:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Fills each DMA_InitStruct member with its default value.
 391:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
 392:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         be initialized.
 393:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 394:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 395:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
 396:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 435              		.loc 1 396 0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 8
 438              		@ frame_needed = 1, uses_anonymous_args = 0
 439              		@ link register save eliminated.
 440 0000 80B4     		push	{r7}
 441              	.LCFI6:
 442              		.cfi_def_cfa_offset 4
 443              		.cfi_offset 7, -4
 444 0002 83B0     		sub	sp, sp, #12
 445              	.LCFI7:
 446              		.cfi_def_cfa_offset 16
 447 0004 00AF     		add	r7, sp, #0
 448              	.LCFI8:
 449              		.cfi_def_cfa_register 7
 450 0006 7860     		str	r0, [r7, #4]
 397:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*-------------- Reset DMA init structure parameters values ----------------*/
 398:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_Channel member */
 399:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Channel = 0;
 451              		.loc 1 399 0
 452 0008 7B68     		ldr	r3, [r7, #4]
 453 000a 4FF00002 		mov	r2, #0
 454 000e 1A60     		str	r2, [r3, #0]
 400:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 401:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralBaseAddr member */
 402:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 455              		.loc 1 402 0
 456 0010 7B68     		ldr	r3, [r7, #4]
 457 0012 4FF00002 		mov	r2, #0
 458 0016 5A60     		str	r2, [r3, #4]
 403:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 404:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_Memory0BaseAddr member */
 405:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 459              		.loc 1 405 0
 460 0018 7B68     		ldr	r3, [r7, #4]
 461 001a 4FF00002 		mov	r2, #0
 462 001e 9A60     		str	r2, [r3, #8]
 406:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 407:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_DIR member */
 408:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 463              		.loc 1 408 0
 464 0020 7B68     		ldr	r3, [r7, #4]
 465 0022 4FF00002 		mov	r2, #0
 466 0026 DA60     		str	r2, [r3, #12]
 409:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 410:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_BufferSize member */
 411:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_BufferSize = 0;
 467              		.loc 1 411 0
 468 0028 7B68     		ldr	r3, [r7, #4]
 469 002a 4FF00002 		mov	r2, #0
 470 002e 1A61     		str	r2, [r3, #16]
 412:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 413:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralInc member */
 414:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 471              		.loc 1 414 0
 472 0030 7B68     		ldr	r3, [r7, #4]
 473 0032 4FF00002 		mov	r2, #0
 474 0036 5A61     		str	r2, [r3, #20]
 415:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 416:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_MemoryInc member */
 417:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 475              		.loc 1 417 0
 476 0038 7B68     		ldr	r3, [r7, #4]
 477 003a 4FF00002 		mov	r2, #0
 478 003e 9A61     		str	r2, [r3, #24]
 418:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 419:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralDataSize member */
 420:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 479              		.loc 1 420 0
 480 0040 7B68     		ldr	r3, [r7, #4]
 481 0042 4FF00002 		mov	r2, #0
 482 0046 DA61     		str	r2, [r3, #28]
 421:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 422:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_MemoryDataSize member */
 423:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 483              		.loc 1 423 0
 484 0048 7B68     		ldr	r3, [r7, #4]
 485 004a 4FF00002 		mov	r2, #0
 486 004e 1A62     		str	r2, [r3, #32]
 424:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 425:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_Mode member */
 426:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 487              		.loc 1 426 0
 488 0050 7B68     		ldr	r3, [r7, #4]
 489 0052 4FF00002 		mov	r2, #0
 490 0056 5A62     		str	r2, [r3, #36]
 427:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 428:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_Priority member */
 429:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 491              		.loc 1 429 0
 492 0058 7B68     		ldr	r3, [r7, #4]
 493 005a 4FF00002 		mov	r2, #0
 494 005e 9A62     		str	r2, [r3, #40]
 430:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 431:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_FIFOMode member */
 432:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 495              		.loc 1 432 0
 496 0060 7B68     		ldr	r3, [r7, #4]
 497 0062 4FF00002 		mov	r2, #0
 498 0066 DA62     		str	r2, [r3, #44]
 433:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 434:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_FIFOThreshold member */
 435:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 499              		.loc 1 435 0
 500 0068 7B68     		ldr	r3, [r7, #4]
 501 006a 4FF00002 		mov	r2, #0
 502 006e 1A63     		str	r2, [r3, #48]
 436:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 437:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_MemoryBurst member */
 438:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 503              		.loc 1 438 0
 504 0070 7B68     		ldr	r3, [r7, #4]
 505 0072 4FF00002 		mov	r2, #0
 506 0076 5A63     		str	r2, [r3, #52]
 439:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 440:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralBurst member */
 441:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 507              		.loc 1 441 0
 508 0078 7B68     		ldr	r3, [r7, #4]
 509 007a 4FF00002 		mov	r2, #0
 510 007e 9A63     		str	r2, [r3, #56]
 442:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 511              		.loc 1 442 0
 512 0080 07F10C07 		add	r7, r7, #12
 513 0084 BD46     		mov	sp, r7
 514 0086 80BC     		pop	{r7}
 515 0088 7047     		bx	lr
 516              		.cfi_endproc
 517              	.LFE112:
 519 008a 00BF     		.section	.text.DMA_Cmd,"ax",%progbits
 520              		.align	2
 521              		.global	DMA_Cmd
 522              		.thumb
 523              		.thumb_func
 525              	DMA_Cmd:
 526              	.LFB113:
 443:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 444:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 445:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Enables or disables the specified DMAy Streamx.
 446:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 447:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 448:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  NewState: new state of the DMAy Streamx. 
 449:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be: ENABLE or DISABLE.
 450:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
 451:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note  This function may be used to perform Pause-Resume operation. When a
 452:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        transfer is ongoing, calling this function to disable the Stream will
 453:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        cause the transfer to be paused. All configuration registers and the
 454:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        number of remaining data will be preserved. When calling again this
 455:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        function to re-enable the Stream, the transfer will be resumed from
 456:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        the point where it was paused.          
 457:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *    
 458:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note  After configuring the DMA Stream (DMA_Init() function) and enabling the
 459:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        stream, it is recommended to check (or wait until) the DMA Stream is
 460:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        effectively enabled. A Stream may remain disabled if a configuration 
 461:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        parameter is wrong.
 462:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        After disabling a DMA Stream, it is also recommended to check (or wait
 463:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        until) the DMA Stream is effectively disabled. If a Stream is disabled 
 464:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        while a data transfer is ongoing, the current data will be transferred
 465:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        and the Stream will be effectively disabled only after the transfer of
 466:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        this single data is finished.            
 467:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *    
 468:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 469:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 470:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
 471:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 527              		.loc 1 471 0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 8
 530              		@ frame_needed = 1, uses_anonymous_args = 0
 531              		@ link register save eliminated.
 532 0000 80B4     		push	{r7}
 533              	.LCFI9:
 534              		.cfi_def_cfa_offset 4
 535              		.cfi_offset 7, -4
 536 0002 83B0     		sub	sp, sp, #12
 537              	.LCFI10:
 538              		.cfi_def_cfa_offset 16
 539 0004 00AF     		add	r7, sp, #0
 540              	.LCFI11:
 541              		.cfi_def_cfa_register 7
 542 0006 7860     		str	r0, [r7, #4]
 543 0008 0B46     		mov	r3, r1
 544 000a FB70     		strb	r3, [r7, #3]
 472:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 473:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 474:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 475:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 476:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (NewState != DISABLE)
 545              		.loc 1 476 0
 546 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 547 000e 002B     		cmp	r3, #0
 548 0010 06D0     		beq	.L21
 477:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 478:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Enable the selected DMAy Streamx by setting EN bit */
 479:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 549              		.loc 1 479 0
 550 0012 7B68     		ldr	r3, [r7, #4]
 551 0014 1B68     		ldr	r3, [r3, #0]
 552 0016 43F00102 		orr	r2, r3, #1
 553 001a 7B68     		ldr	r3, [r7, #4]
 554 001c 1A60     		str	r2, [r3, #0]
 555 001e 05E0     		b	.L20
 556              	.L21:
 480:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 481:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 482:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 483:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Disable the selected DMAy Streamx by clearing EN bit */
 484:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 557              		.loc 1 484 0
 558 0020 7B68     		ldr	r3, [r7, #4]
 559 0022 1B68     		ldr	r3, [r3, #0]
 560 0024 23F00102 		bic	r2, r3, #1
 561 0028 7B68     		ldr	r3, [r7, #4]
 562 002a 1A60     		str	r2, [r3, #0]
 563              	.L20:
 485:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 486:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 564              		.loc 1 486 0
 565 002c 07F10C07 		add	r7, r7, #12
 566 0030 BD46     		mov	sp, r7
 567 0032 80BC     		pop	{r7}
 568 0034 7047     		bx	lr
 569              		.cfi_endproc
 570              	.LFE113:
 572 0036 00BF     		.section	.text.DMA_PeriphIncOffsetSizeConfig,"ax",%progbits
 573              		.align	2
 574              		.global	DMA_PeriphIncOffsetSizeConfig
 575              		.thumb
 576              		.thumb_func
 578              	DMA_PeriphIncOffsetSizeConfig:
 579              	.LFB114:
 487:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 488:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 489:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Configures, when the PINC (Peripheral Increment address mode) bit is
 490:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         set, if the peripheral address should be incremented with the data 
 491:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         size (configured with PSIZE bits) or by a fixed offset equal to 4
 492:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         (32-bit aligned addresses).
 493:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *   
 494:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   This function has no effect if the Peripheral Increment mode is disabled.
 495:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *     
 496:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 497:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 498:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_Pincos: specifies the Peripheral increment offset size.
 499:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 500:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_PINCOS_Psize: Peripheral address increment is done  
 501:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                   accordingly to PSIZE parameter.
 502:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_PINCOS_WordAligned: Peripheral address increment offset is 
 503:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                         fixed to 4 (32-bit aligned addresses). 
 504:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 505:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 506:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_Pincos)
 507:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 580              		.loc 1 507 0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 8
 583              		@ frame_needed = 1, uses_anonymous_args = 0
 584              		@ link register save eliminated.
 585 0000 80B4     		push	{r7}
 586              	.LCFI12:
 587              		.cfi_def_cfa_offset 4
 588              		.cfi_offset 7, -4
 589 0002 83B0     		sub	sp, sp, #12
 590              	.LCFI13:
 591              		.cfi_def_cfa_offset 16
 592 0004 00AF     		add	r7, sp, #0
 593              	.LCFI14:
 594              		.cfi_def_cfa_register 7
 595 0006 7860     		str	r0, [r7, #4]
 596 0008 3960     		str	r1, [r7, #0]
 508:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 509:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 510:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_PINCOS_SIZE(DMA_Pincos));
 511:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 512:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the needed Peripheral increment offset */
 513:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if(DMA_Pincos != DMA_PINCOS_Psize)
 597              		.loc 1 513 0
 598 000a 3B68     		ldr	r3, [r7, #0]
 599 000c 002B     		cmp	r3, #0
 600 000e 06D0     		beq	.L24
 514:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 515:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Configure DMA_SxCR_PINCOS bit with the input parameter */
 516:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PINCOS;     
 601              		.loc 1 516 0
 602 0010 7B68     		ldr	r3, [r7, #4]
 603 0012 1B68     		ldr	r3, [r3, #0]
 604 0014 43F40042 		orr	r2, r3, #32768
 605 0018 7B68     		ldr	r3, [r7, #4]
 606 001a 1A60     		str	r2, [r3, #0]
 607 001c 05E0     		b	.L23
 608              	.L24:
 517:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 518:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 519:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 520:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */
 521:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PINCOS;    
 609              		.loc 1 521 0
 610 001e 7B68     		ldr	r3, [r7, #4]
 611 0020 1B68     		ldr	r3, [r3, #0]
 612 0022 23F40042 		bic	r2, r3, #32768
 613 0026 7B68     		ldr	r3, [r7, #4]
 614 0028 1A60     		str	r2, [r3, #0]
 615              	.L23:
 522:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 523:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 616              		.loc 1 523 0
 617 002a 07F10C07 		add	r7, r7, #12
 618 002e BD46     		mov	sp, r7
 619 0030 80BC     		pop	{r7}
 620 0032 7047     		bx	lr
 621              		.cfi_endproc
 622              	.LFE114:
 624              		.section	.text.DMA_FlowControllerConfig,"ax",%progbits
 625              		.align	2
 626              		.global	DMA_FlowControllerConfig
 627              		.thumb
 628              		.thumb_func
 630              	DMA_FlowControllerConfig:
 631              	.LFB115:
 524:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 525:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 526:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Configures, when the DMAy Streamx is disabled, the flow controller for
 527:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the next transactions (Peripheral or Memory).
 528:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *       
 529:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   Before enabling this feature, check if the used peripheral supports 
 530:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the Flow Controller mode or not.    
 531:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *  
 532:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 533:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 534:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_FlowCtrl: specifies the DMA flow controller.
 535:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 536:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FlowCtrl_Memory: DMAy_Streamx transactions flow controller is 
 537:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                      the DMA controller.
 538:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller 
 539:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                          is the peripheral.    
 540:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 541:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 542:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl)
 543:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 632              		.loc 1 543 0
 633              		.cfi_startproc
 634              		@ args = 0, pretend = 0, frame = 8
 635              		@ frame_needed = 1, uses_anonymous_args = 0
 636              		@ link register save eliminated.
 637 0000 80B4     		push	{r7}
 638              	.LCFI15:
 639              		.cfi_def_cfa_offset 4
 640              		.cfi_offset 7, -4
 641 0002 83B0     		sub	sp, sp, #12
 642              	.LCFI16:
 643              		.cfi_def_cfa_offset 16
 644 0004 00AF     		add	r7, sp, #0
 645              	.LCFI17:
 646              		.cfi_def_cfa_register 7
 647 0006 7860     		str	r0, [r7, #4]
 648 0008 3960     		str	r1, [r7, #0]
 544:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 545:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 546:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));
 547:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 548:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the needed flow controller  */
 549:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
 649              		.loc 1 549 0
 650 000a 3B68     		ldr	r3, [r7, #0]
 651 000c 002B     		cmp	r3, #0
 652 000e 06D0     		beq	.L27
 550:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 551:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
 552:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 653              		.loc 1 552 0
 654 0010 7B68     		ldr	r3, [r7, #4]
 655 0012 1B68     		ldr	r3, [r3, #0]
 656 0014 43F02002 		orr	r2, r3, #32
 657 0018 7B68     		ldr	r3, [r7, #4]
 658 001a 1A60     		str	r2, [r3, #0]
 659 001c 05E0     		b	.L26
 660              	.L27:
 553:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 554:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 555:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 556:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Clear the PFCTRL bit: Memory is the flow controller */
 557:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
 661              		.loc 1 557 0
 662 001e 7B68     		ldr	r3, [r7, #4]
 663 0020 1B68     		ldr	r3, [r3, #0]
 664 0022 23F02002 		bic	r2, r3, #32
 665 0026 7B68     		ldr	r3, [r7, #4]
 666 0028 1A60     		str	r2, [r3, #0]
 667              	.L26:
 558:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 559:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 668              		.loc 1 559 0
 669 002a 07F10C07 		add	r7, r7, #12
 670 002e BD46     		mov	sp, r7
 671 0030 80BC     		pop	{r7}
 672 0032 7047     		bx	lr
 673              		.cfi_endproc
 674              	.LFE115:
 676              		.section	.text.DMA_SetCurrDataCounter,"ax",%progbits
 677              		.align	2
 678              		.global	DMA_SetCurrDataCounter
 679              		.thumb
 680              		.thumb_func
 682              	DMA_SetCurrDataCounter:
 683              	.LFB116:
 560:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 561:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @}
 562:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 563:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 564:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA_Group2 Data Counter functions
 565:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *  @brief   Data Counter functions 
 566:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *
 567:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @verbatim   
 568:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================
 569:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                            Data Counter functions
 570:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================  
 571:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 572:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This subsection provides function allowing to configure and read the buffer size
 573:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   (number of data to be transferred). 
 574:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 575:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The DMA data counter can be written only when the DMA Stream is disabled 
 576:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   (ie. after transfer complete event).
 577:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 578:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The following function can be used to write the Stream data counter value:
 579:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     - void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter);
 580:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 581:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @note It is advised to use this function rather than DMA_Init() in situations where
 582:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       only the Data buffer needs to be reloaded.
 583:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 584:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @note If the Source and Destination Data Sizes are different, then the value written in
 585:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       data counter, expressing the number of transfers, is relative to the number of 
 586:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       transfers from the Peripheral point of view.
 587:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       ie. If Memory data size is Word, Peripheral data size is Half-Words, then the value
 588:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       to be configured in the data counter is the number of Half-Words to be transferred
 589:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       from/to the peripheral.
 590:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 591:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The DMA data counter can be read to indicate the number of remaining transfers for
 592:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   the relative DMA Stream. This counter is decremented at the end of each data 
 593:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   transfer and when the transfer is complete: 
 594:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - If Normal mode is selected: the counter is set to 0.
 595:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - If Circular mode is selected: the counter is reloaded with the initial value
 596:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      (configured before enabling the DMA Stream)
 597:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    
 598:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The following function can be used to read the Stream data counter value:
 599:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx);
 600:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 601:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @endverbatim
 602:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 603:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 604:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 605:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 606:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Writes the number of data units to be transferred on the DMAy Streamx.
 607:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 608:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 609:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  Counter: Number of data units to be transferred (from 0 to 65535) 
 610:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          Number of data items depends only on the Peripheral data format.
 611:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            
 612:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   If Peripheral data format is Bytes: number of data units is equal 
 613:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to total number of bytes to be transferred.
 614:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           
 615:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   If Peripheral data format is Half-Word: number of data units is  
 616:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         equal to total number of bytes to be transferred / 2.
 617:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           
 618:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   If Peripheral data format is Word: number of data units is equal 
 619:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to total  number of bytes to be transferred / 4.
 620:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *      
 621:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   In Memory-to-Memory transfer mode, the memory buffer pointed by 
 622:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         DMAy_SxPAR register is considered as Peripheral.
 623:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *      
 624:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The number of remaining data units in the current DMAy Streamx transfer.
 625:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 626:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)
 627:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 684              		.loc 1 627 0
 685              		.cfi_startproc
 686              		@ args = 0, pretend = 0, frame = 8
 687              		@ frame_needed = 1, uses_anonymous_args = 0
 688              		@ link register save eliminated.
 689 0000 80B4     		push	{r7}
 690              	.LCFI18:
 691              		.cfi_def_cfa_offset 4
 692              		.cfi_offset 7, -4
 693 0002 83B0     		sub	sp, sp, #12
 694              	.LCFI19:
 695              		.cfi_def_cfa_offset 16
 696 0004 00AF     		add	r7, sp, #0
 697              	.LCFI20:
 698              		.cfi_def_cfa_register 7
 699 0006 7860     		str	r0, [r7, #4]
 700 0008 0B46     		mov	r3, r1
 701 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 628:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 629:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 630:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 631:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write the number of data units to be transferred */
 632:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->NDTR = (uint16_t)Counter;
 702              		.loc 1 632 0
 703 000c 7A88     		ldrh	r2, [r7, #2]
 704 000e 7B68     		ldr	r3, [r7, #4]
 705 0010 5A60     		str	r2, [r3, #4]
 633:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 706              		.loc 1 633 0
 707 0012 07F10C07 		add	r7, r7, #12
 708 0016 BD46     		mov	sp, r7
 709 0018 80BC     		pop	{r7}
 710 001a 7047     		bx	lr
 711              		.cfi_endproc
 712              	.LFE116:
 714              		.section	.text.DMA_GetCurrDataCounter,"ax",%progbits
 715              		.align	2
 716              		.global	DMA_GetCurrDataCounter
 717              		.thumb
 718              		.thumb_func
 720              	DMA_GetCurrDataCounter:
 721              	.LFB117:
 634:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 635:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 636:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer.
 637:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 638:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 639:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The number of remaining data units in the current DMAy Streamx transfer.
 640:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 641:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx)
 642:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 722              		.loc 1 642 0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 8
 725              		@ frame_needed = 1, uses_anonymous_args = 0
 726              		@ link register save eliminated.
 727 0000 80B4     		push	{r7}
 728              	.LCFI21:
 729              		.cfi_def_cfa_offset 4
 730              		.cfi_offset 7, -4
 731 0002 83B0     		sub	sp, sp, #12
 732              	.LCFI22:
 733              		.cfi_def_cfa_offset 16
 734 0004 00AF     		add	r7, sp, #0
 735              	.LCFI23:
 736              		.cfi_def_cfa_register 7
 737 0006 7860     		str	r0, [r7, #4]
 643:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 644:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 645:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 646:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Return the number of remaining data units for DMAy Streamx */
 647:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return ((uint16_t)(DMAy_Streamx->NDTR));
 738              		.loc 1 647 0
 739 0008 7B68     		ldr	r3, [r7, #4]
 740 000a 5B68     		ldr	r3, [r3, #4]
 741 000c 9BB2     		uxth	r3, r3
 648:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 742              		.loc 1 648 0
 743 000e 1846     		mov	r0, r3
 744 0010 07F10C07 		add	r7, r7, #12
 745 0014 BD46     		mov	sp, r7
 746 0016 80BC     		pop	{r7}
 747 0018 7047     		bx	lr
 748              		.cfi_endproc
 749              	.LFE117:
 751 001a 00BF     		.section	.text.DMA_DoubleBufferModeConfig,"ax",%progbits
 752              		.align	2
 753              		.global	DMA_DoubleBufferModeConfig
 754              		.thumb
 755              		.thumb_func
 757              	DMA_DoubleBufferModeConfig:
 758              	.LFB118:
 649:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 650:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @}
 651:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 652:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 653:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA_Group3 Double Buffer mode functions
 654:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *  @brief   Double Buffer mode functions 
 655:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *
 656:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @verbatim   
 657:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================
 658:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                          Double Buffer mode functions
 659:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================  
 660:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 661:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This subsection provides function allowing to configure and control the double 
 662:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   buffer mode parameters.
 663:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 664:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The Double Buffer mode can be used only when Circular mode is enabled.
 665:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The Double Buffer mode cannot be used when transferring data from Memory to Memory.
 666:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 667:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The Double Buffer mode allows to set two different Memory addresses from/to which
 668:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   the DMA controller will access alternatively (after completing transfer to/from target
 669:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   memory 0, it will start transfer to/from target memory 1).
 670:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This allows to reduce software overhead for double buffering and reduce the CPU
 671:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   access time.
 672:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 673:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Two functions must be called before calling the DMA_Init() function:
 674:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,
 675:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                                 uint32_t DMA_CurrentMemory);
 676:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState);
 677:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    
 678:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_DoubleBufferModeConfig() is called to configure the Memory 1 base address and the first
 679:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Memory target from/to which the transfer will start after enabling the DMA Stream.
 680:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Then DMA_DoubleBufferModeCmd() must be called to enable the Double Buffer mode (or disable 
 681:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   it when it should not be used).
 682:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 683:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    
 684:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Two functions can be called dynamically when the transfer is ongoing (or when the DMA Stream is 
 685:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   stopped) to modify on of the target Memories addresses or to check wich Memory target is currentl
 686:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    used:
 687:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     - void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,
 688:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                             uint32_t DMA_MemoryTarget);
 689:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     - uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx);
 690:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 691:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_MemoryTargetConfig() can be called to modify the base address of one of the two target Memori
 692:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The Memory of which the base address will be modified must not be currently be used by the DMA St
 693:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   (ie. if the DMA Stream is currently transferring from Memory 1 then you can only modify base addr
 694:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   of target Memory 0 and vice versa).
 695:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   To check this condition, it is recommended to use the function DMA_GetCurrentMemoryTarget() which
 696:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   returns the index of the Memory target currently in use by the DMA Stream.
 697:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 698:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @endverbatim
 699:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 700:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 701:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 702:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 703:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Configures, when the DMAy Streamx is disabled, the double buffer mode 
 704:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         and the current memory target.
 705:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 706:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 707:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  Memory1BaseAddr: the base address of the second buffer (Memory 1)  
 708:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_CurrentMemory: specifies which memory will be first buffer for
 709:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the transactions when the Stream will be enabled. 
 710:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 711:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_Memory_0: Memory 0 is the current buffer.
 712:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_Memory_1: Memory 1 is the current buffer.  
 713:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *       
 714:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   Memory0BaseAddr is set by the DMA structure configuration in DMA_Init().
 715:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *   
 716:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 717:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 718:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,
 719:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                                 uint32_t DMA_CurrentMemory)
 720:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {  
 759              		.loc 1 720 0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 16
 762              		@ frame_needed = 1, uses_anonymous_args = 0
 763              		@ link register save eliminated.
 764 0000 80B4     		push	{r7}
 765              	.LCFI24:
 766              		.cfi_def_cfa_offset 4
 767              		.cfi_offset 7, -4
 768 0002 85B0     		sub	sp, sp, #20
 769              	.LCFI25:
 770              		.cfi_def_cfa_offset 24
 771 0004 00AF     		add	r7, sp, #0
 772              	.LCFI26:
 773              		.cfi_def_cfa_register 7
 774 0006 F860     		str	r0, [r7, #12]
 775 0008 B960     		str	r1, [r7, #8]
 776 000a 7A60     		str	r2, [r7, #4]
 721:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 722:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 723:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));
 724:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 725:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMA_CurrentMemory != DMA_Memory_0)
 777              		.loc 1 725 0
 778 000c 7B68     		ldr	r3, [r7, #4]
 779 000e 002B     		cmp	r3, #0
 780 0010 06D0     		beq	.L32
 726:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 727:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set Memory 1 as current memory address */
 728:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 781              		.loc 1 728 0
 782 0012 FB68     		ldr	r3, [r7, #12]
 783 0014 1B68     		ldr	r3, [r3, #0]
 784 0016 43F40022 		orr	r2, r3, #524288
 785 001a FB68     		ldr	r3, [r7, #12]
 786 001c 1A60     		str	r2, [r3, #0]
 787 001e 05E0     		b	.L33
 788              	.L32:
 729:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 730:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 731:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 732:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set Memory 0 as current memory address */
 733:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)(DMA_SxCR_CT);    
 789              		.loc 1 733 0
 790 0020 FB68     		ldr	r3, [r7, #12]
 791 0022 1B68     		ldr	r3, [r3, #0]
 792 0024 23F40022 		bic	r2, r3, #524288
 793 0028 FB68     		ldr	r3, [r7, #12]
 794 002a 1A60     		str	r2, [r3, #0]
 795              	.L33:
 734:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 735:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 736:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx M1AR */
 737:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->M1AR = Memory1BaseAddr;
 796              		.loc 1 737 0
 797 002c FB68     		ldr	r3, [r7, #12]
 798 002e BA68     		ldr	r2, [r7, #8]
 799 0030 1A61     		str	r2, [r3, #16]
 738:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 800              		.loc 1 738 0
 801 0032 07F11407 		add	r7, r7, #20
 802 0036 BD46     		mov	sp, r7
 803 0038 80BC     		pop	{r7}
 804 003a 7047     		bx	lr
 805              		.cfi_endproc
 806              	.LFE118:
 808              		.section	.text.DMA_DoubleBufferModeCmd,"ax",%progbits
 809              		.align	2
 810              		.global	DMA_DoubleBufferModeCmd
 811              		.thumb
 812              		.thumb_func
 814              	DMA_DoubleBufferModeCmd:
 815              	.LFB119:
 739:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 740:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 741:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Enables or disables the double buffer mode for the selected DMA stream.
 742:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   This function can be called only when the DMA Stream is disabled.  
 743:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 744:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 745:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  NewState: new state of the DMAy Streamx double buffer mode. 
 746:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be: ENABLE or DISABLE.
 747:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 748:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 749:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
 750:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {  
 816              		.loc 1 750 0
 817              		.cfi_startproc
 818              		@ args = 0, pretend = 0, frame = 8
 819              		@ frame_needed = 1, uses_anonymous_args = 0
 820              		@ link register save eliminated.
 821 0000 80B4     		push	{r7}
 822              	.LCFI27:
 823              		.cfi_def_cfa_offset 4
 824              		.cfi_offset 7, -4
 825 0002 83B0     		sub	sp, sp, #12
 826              	.LCFI28:
 827              		.cfi_def_cfa_offset 16
 828 0004 00AF     		add	r7, sp, #0
 829              	.LCFI29:
 830              		.cfi_def_cfa_register 7
 831 0006 7860     		str	r0, [r7, #4]
 832 0008 0B46     		mov	r3, r1
 833 000a FB70     		strb	r3, [r7, #3]
 751:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 752:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 753:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 754:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 755:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Configure the Double Buffer mode */
 756:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (NewState != DISABLE)
 834              		.loc 1 756 0
 835 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 836 000e 002B     		cmp	r3, #0
 837 0010 06D0     		beq	.L35
 757:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 758:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Enable the Double buffer mode */
 759:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 838              		.loc 1 759 0
 839 0012 7B68     		ldr	r3, [r7, #4]
 840 0014 1B68     		ldr	r3, [r3, #0]
 841 0016 43F48022 		orr	r2, r3, #262144
 842 001a 7B68     		ldr	r3, [r7, #4]
 843 001c 1A60     		str	r2, [r3, #0]
 844 001e 05E0     		b	.L34
 845              	.L35:
 760:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 761:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 762:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 763:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Disable the Double buffer mode */
 764:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_DBM;
 846              		.loc 1 764 0
 847 0020 7B68     		ldr	r3, [r7, #4]
 848 0022 1B68     		ldr	r3, [r3, #0]
 849 0024 23F48022 		bic	r2, r3, #262144
 850 0028 7B68     		ldr	r3, [r7, #4]
 851 002a 1A60     		str	r2, [r3, #0]
 852              	.L34:
 765:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 766:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 853              		.loc 1 766 0
 854 002c 07F10C07 		add	r7, r7, #12
 855 0030 BD46     		mov	sp, r7
 856 0032 80BC     		pop	{r7}
 857 0034 7047     		bx	lr
 858              		.cfi_endproc
 859              	.LFE119:
 861 0036 00BF     		.section	.text.DMA_MemoryTargetConfig,"ax",%progbits
 862              		.align	2
 863              		.global	DMA_MemoryTargetConfig
 864              		.thumb
 865              		.thumb_func
 867              	DMA_MemoryTargetConfig:
 868              	.LFB120:
 767:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 768:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 769:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Configures the Memory address for the next buffer transfer in double
 770:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         buffer mode (for dynamic use). This function can be called when the
 771:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         DMA Stream is enabled and when the transfer is ongoing.  
 772:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 773:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 774:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  MemoryBaseAddr: The base address of the target memory buffer
 775:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_MemoryTarget: Next memory target to be used. 
 776:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         This parameter can be one of the following values:
 777:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_Memory_0: To use the memory address 0
 778:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_Memory_1: To use the memory address 1
 779:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * 
 780:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note    It is not allowed to modify the Base Address of a target Memory when
 781:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          this target is involved in the current transfer. ie. If the DMA Stream
 782:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          is currently transferring to/from Memory 1, then it not possible to
 783:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          modify Base address of Memory 1, but it is possible to modify Base
 784:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          address of Memory 0.
 785:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          To know which Memory is currently used, you can use the function
 786:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          DMA_GetCurrentMemoryTarget().             
 787:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *  
 788:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 789:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 790:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,
 791:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                            uint32_t DMA_MemoryTarget)
 792:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 869              		.loc 1 792 0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 16
 872              		@ frame_needed = 1, uses_anonymous_args = 0
 873              		@ link register save eliminated.
 874 0000 80B4     		push	{r7}
 875              	.LCFI30:
 876              		.cfi_def_cfa_offset 4
 877              		.cfi_offset 7, -4
 878 0002 85B0     		sub	sp, sp, #20
 879              	.LCFI31:
 880              		.cfi_def_cfa_offset 24
 881 0004 00AF     		add	r7, sp, #0
 882              	.LCFI32:
 883              		.cfi_def_cfa_register 7
 884 0006 F860     		str	r0, [r7, #12]
 885 0008 B960     		str	r1, [r7, #8]
 886 000a 7A60     		str	r2, [r7, #4]
 793:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 794:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 795:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CURRENT_MEM(DMA_MemoryTarget));
 796:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     
 797:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the Memory target to be configured */
 798:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMA_MemoryTarget != DMA_Memory_0)
 887              		.loc 1 798 0
 888 000c 7B68     		ldr	r3, [r7, #4]
 889 000e 002B     		cmp	r3, #0
 890 0010 03D0     		beq	.L38
 799:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 800:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Write to DMAy Streamx M1AR */
 801:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->M1AR = MemoryBaseAddr;    
 891              		.loc 1 801 0
 892 0012 FB68     		ldr	r3, [r7, #12]
 893 0014 BA68     		ldr	r2, [r7, #8]
 894 0016 1A61     		str	r2, [r3, #16]
 895 0018 02E0     		b	.L37
 896              	.L38:
 802:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }  
 803:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 804:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 805:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Write to DMAy Streamx M0AR */
 806:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->M0AR = MemoryBaseAddr;  
 897              		.loc 1 806 0
 898 001a FB68     		ldr	r3, [r7, #12]
 899 001c BA68     		ldr	r2, [r7, #8]
 900 001e DA60     		str	r2, [r3, #12]
 901              	.L37:
 807:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 808:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 902              		.loc 1 808 0
 903 0020 07F11407 		add	r7, r7, #20
 904 0024 BD46     		mov	sp, r7
 905 0026 80BC     		pop	{r7}
 906 0028 7047     		bx	lr
 907              		.cfi_endproc
 908              	.LFE120:
 910 002a 00BF     		.section	.text.DMA_GetCurrentMemoryTarget,"ax",%progbits
 911              		.align	2
 912              		.global	DMA_GetCurrentMemoryTarget
 913              		.thumb
 914              		.thumb_func
 916              	DMA_GetCurrentMemoryTarget:
 917              	.LFB121:
 809:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 810:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 811:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Returns the current memory target used by double buffer transfer.
 812:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 813:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 814:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The memory target number: 0 for Memory0 or 1 for Memory1. 
 815:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 816:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx)
 817:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 918              		.loc 1 817 0
 919              		.cfi_startproc
 920              		@ args = 0, pretend = 0, frame = 16
 921              		@ frame_needed = 1, uses_anonymous_args = 0
 922              		@ link register save eliminated.
 923 0000 80B4     		push	{r7}
 924              	.LCFI33:
 925              		.cfi_def_cfa_offset 4
 926              		.cfi_offset 7, -4
 927 0002 85B0     		sub	sp, sp, #20
 928              	.LCFI34:
 929              		.cfi_def_cfa_offset 24
 930 0004 00AF     		add	r7, sp, #0
 931              	.LCFI35:
 932              		.cfi_def_cfa_register 7
 933 0006 7860     		str	r0, [r7, #4]
 818:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   uint32_t tmp = 0;
 934              		.loc 1 818 0
 935 0008 4FF00003 		mov	r3, #0
 936 000c FB60     		str	r3, [r7, #12]
 819:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 820:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 821:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 822:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 823:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Get the current memory target */
 824:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMAy_Streamx->CR & DMA_SxCR_CT) != 0)
 937              		.loc 1 824 0
 938 000e 7B68     		ldr	r3, [r7, #4]
 939 0010 1B68     		ldr	r3, [r3, #0]
 940 0012 03F40023 		and	r3, r3, #524288
 941 0016 002B     		cmp	r3, #0
 942 0018 03D0     		beq	.L41
 825:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 826:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Current memory buffer used is Memory 1 */
 827:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmp = 1;
 943              		.loc 1 827 0
 944 001a 4FF00103 		mov	r3, #1
 945 001e FB60     		str	r3, [r7, #12]
 946 0020 02E0     		b	.L42
 947              	.L41:
 828:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }  
 829:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 830:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 831:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Current memory buffer used is Memory 0 */
 832:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmp = 0;    
 948              		.loc 1 832 0
 949 0022 4FF00003 		mov	r3, #0
 950 0026 FB60     		str	r3, [r7, #12]
 951              	.L42:
 833:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 834:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return tmp;
 952              		.loc 1 834 0
 953 0028 FB68     		ldr	r3, [r7, #12]
 835:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 954              		.loc 1 835 0
 955 002a 1846     		mov	r0, r3
 956 002c 07F11407 		add	r7, r7, #20
 957 0030 BD46     		mov	sp, r7
 958 0032 80BC     		pop	{r7}
 959 0034 7047     		bx	lr
 960              		.cfi_endproc
 961              	.LFE121:
 963 0036 00BF     		.section	.text.DMA_GetCmdStatus,"ax",%progbits
 964              		.align	2
 965              		.global	DMA_GetCmdStatus
 966              		.thumb
 967              		.thumb_func
 969              	DMA_GetCmdStatus:
 970              	.LFB122:
 836:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 837:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @}
 838:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 839:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 840:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA_Group4 Interrupts and flags management functions
 841:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *  @brief   Interrupts and flags management functions 
 842:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *
 843:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @verbatim   
 844:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================
 845:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                   Interrupts and flags management functions
 846:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================  
 847:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 848:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This subsection provides functions allowing to
 849:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - Check the DMA enable status
 850:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - Check the FIFO status 
 851:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - Configure the DMA Interrupts sources and check or clear the flags or pending bits status.   
 852:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    
 853:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  1. DMA Enable status:
 854:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    After configuring the DMA Stream (DMA_Init() function) and enabling the stream,
 855:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    it is recommended to check (or wait until) the DMA Stream is effectively enabled.
 856:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    A Stream may remain disabled if a configuration parameter is wrong.
 857:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA
 858:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, 
 859:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    the current data will be transferred and the Stream will be effectively disabled only after
 860:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    this data transfer completion.
 861:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    To monitor this state it is possible to use the following function:
 862:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 863:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
 864:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  2. FIFO Status:
 865:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    It is possible to monitor the FIFO status when a transfer is ongoing using the following 
 866:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    function:
 867:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 868:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
 869:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  3. DMA Interrupts and Flags:
 870:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The user should identify which mode will be used in his application to manage the
 871:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA controller events: Polling mode or Interrupt mode. 
 872:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     
 873:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Polling Mode
 874:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   =============
 875:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     Each DMA stream can be managed through 4 event Flags:
 876:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     (x : DMA Stream number )
 877:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        1. DMA_FLAG_FEIFx  : to indicate that a FIFO Mode Transfer Error event occurred.
 878:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        2. DMA_FLAG_DMEIFx : to indicate that a Direct Mode Transfer Error event occurred.
 879:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        3. DMA_FLAG_TEIFx  : to indicate that a Transfer Error event occurred.
 880:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        4. DMA_FLAG_HTIFx  : to indicate that a Half-Transfer Complete event occurred.
 881:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        5. DMA_FLAG_TCIFx  : to indicate that a Transfer Complete event occurred .       
 882:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 883:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    In this Mode it is advised to use the following functions:
 884:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       - FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
 885:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       - void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
 886:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 887:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Interrupt Mode
 888:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   ===============
 889:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     Each DMA Stream can be managed through 4 Interrupts:
 890:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 891:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     Interrupt Source
 892:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     ----------------
 893:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        1. DMA_IT_FEIFx  : specifies the interrupt source for the  FIFO Mode Transfer Error event.
 894:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        2. DMA_IT_DMEIFx : specifies the interrupt source for the Direct Mode Transfer Error event.
 895:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        3. DMA_IT_TEIFx  : specifies the interrupt source for the Transfer Error event.
 896:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        4. DMA_IT_HTIFx  : specifies the interrupt source for the Half-Transfer Complete event.
 897:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        5. DMA_IT_TCIFx  : specifies the interrupt source for the a Transfer Complete event. 
 898:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      
 899:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   In this Mode it is advised to use the following functions:
 900:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewStat
 901:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
 902:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
 903:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 904:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @endverbatim
 905:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 906:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 907:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 908:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 909:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Returns the status of EN bit for the specified DMAy Streamx.
 910:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 911:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 912:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *   
 913:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note    After configuring the DMA Stream (DMA_Init() function) and enabling
 914:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          the stream, it is recommended to check (or wait until) the DMA Stream
 915:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          is effectively enabled. A Stream may remain disabled if a configuration
 916:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          parameter is wrong.
 917:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          After disabling a DMA Stream, it is also recommended to check (or wait 
 918:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          until) the DMA Stream is effectively disabled. If a Stream is disabled
 919:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          while a data transfer is ongoing, the current data will be transferred
 920:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          and the Stream will be effectively disabled only after the transfer
 921:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          of this single data is finished.  
 922:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *      
 923:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
 924:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 925:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
 926:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 971              		.loc 1 926 0
 972              		.cfi_startproc
 973              		@ args = 0, pretend = 0, frame = 16
 974              		@ frame_needed = 1, uses_anonymous_args = 0
 975              		@ link register save eliminated.
 976 0000 80B4     		push	{r7}
 977              	.LCFI36:
 978              		.cfi_def_cfa_offset 4
 979              		.cfi_offset 7, -4
 980 0002 85B0     		sub	sp, sp, #20
 981              	.LCFI37:
 982              		.cfi_def_cfa_offset 24
 983 0004 00AF     		add	r7, sp, #0
 984              	.LCFI38:
 985              		.cfi_def_cfa_register 7
 986 0006 7860     		str	r0, [r7, #4]
 927:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   FunctionalState state = DISABLE;
 987              		.loc 1 927 0
 988 0008 4FF00003 		mov	r3, #0
 989 000c FB73     		strb	r3, [r7, #15]
 928:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 929:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 930:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 931:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 932:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 990              		.loc 1 932 0
 991 000e 7B68     		ldr	r3, [r7, #4]
 992 0010 1B68     		ldr	r3, [r3, #0]
 993 0012 03F00103 		and	r3, r3, #1
 994 0016 DBB2     		uxtb	r3, r3
 995 0018 002B     		cmp	r3, #0
 996 001a 03D0     		beq	.L44
 933:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 934:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
 935:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     state = ENABLE;
 997              		.loc 1 935 0
 998 001c 4FF00103 		mov	r3, #1
 999 0020 FB73     		strb	r3, [r7, #15]
 1000 0022 02E0     		b	.L45
 1001              	.L44:
 936:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 937:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 938:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 939:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
 940:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****         all transfers are complete) */
 941:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     state = DISABLE;
 1002              		.loc 1 941 0
 1003 0024 4FF00003 		mov	r3, #0
 1004 0028 FB73     		strb	r3, [r7, #15]
 1005              	.L45:
 942:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 943:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return state;
 1006              		.loc 1 943 0
 1007 002a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 944:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1008              		.loc 1 944 0
 1009 002c 1846     		mov	r0, r3
 1010 002e 07F11407 		add	r7, r7, #20
 1011 0032 BD46     		mov	sp, r7
 1012 0034 80BC     		pop	{r7}
 1013 0036 7047     		bx	lr
 1014              		.cfi_endproc
 1015              	.LFE122:
 1017              		.section	.text.DMA_GetFIFOStatus,"ax",%progbits
 1018              		.align	2
 1019              		.global	DMA_GetFIFOStatus
 1020              		.thumb
 1021              		.thumb_func
 1023              	DMA_GetFIFOStatus:
 1024              	.LFB123:
 945:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 946:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 947:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Returns the current DMAy Streamx FIFO filled level.
 948:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0 
 949:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 950:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The FIFO filling state.
 951:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full 
 952:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                               and not empty.
 953:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.
 954:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_HalfFull: if more than 1 half-full.
 955:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.
 956:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_Empty: when FIFO is empty
 957:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_Full: when FIFO is full
 958:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 959:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx)
 960:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1025              		.loc 1 960 0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 16
 1028              		@ frame_needed = 1, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 1030 0000 80B4     		push	{r7}
 1031              	.LCFI39:
 1032              		.cfi_def_cfa_offset 4
 1033              		.cfi_offset 7, -4
 1034 0002 85B0     		sub	sp, sp, #20
 1035              	.LCFI40:
 1036              		.cfi_def_cfa_offset 24
 1037 0004 00AF     		add	r7, sp, #0
 1038              	.LCFI41:
 1039              		.cfi_def_cfa_register 7
 1040 0006 7860     		str	r0, [r7, #4]
 961:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   uint32_t tmpreg = 0;
 1041              		.loc 1 961 0
 1042 0008 4FF00003 		mov	r3, #0
 1043 000c FB60     		str	r3, [r7, #12]
 962:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
 963:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 964:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 965:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 966:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Get the FIFO level bits */
 967:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg = (uint32_t)((DMAy_Streamx->FCR & DMA_SxFCR_FS));
 1044              		.loc 1 967 0
 1045 000e 7B68     		ldr	r3, [r7, #4]
 1046 0010 5B69     		ldr	r3, [r3, #20]
 1047 0012 03F03803 		and	r3, r3, #56
 1048 0016 FB60     		str	r3, [r7, #12]
 968:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 969:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return tmpreg;
 1049              		.loc 1 969 0
 1050 0018 FB68     		ldr	r3, [r7, #12]
 970:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1051              		.loc 1 970 0
 1052 001a 1846     		mov	r0, r3
 1053 001c 07F11407 		add	r7, r7, #20
 1054 0020 BD46     		mov	sp, r7
 1055 0022 80BC     		pop	{r7}
 1056 0024 7047     		bx	lr
 1057              		.cfi_endproc
 1058              	.LFE123:
 1060 0026 00BF     		.section	.text.DMA_GetFlagStatus,"ax",%progbits
 1061              		.align	2
 1062              		.global	DMA_GetFlagStatus
 1063              		.thumb
 1064              		.thumb_func
 1066              	DMA_GetFlagStatus:
 1067              	.LFB124:
 971:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 972:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 973:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Checks whether the specified DMAy Streamx flag is set or not.
 974:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 975:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 976:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_FLAG: specifies the flag to check.
 977:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 978:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag
 979:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag
 980:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag
 981:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag
 982:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
 983:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.
 984:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The new state of DMA_FLAG (SET or RESET).
 985:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 986:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
 987:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1068              		.loc 1 987 0
 1069              		.cfi_startproc
 1070              		@ args = 0, pretend = 0, frame = 24
 1071              		@ frame_needed = 1, uses_anonymous_args = 0
 1072              		@ link register save eliminated.
 1073 0000 80B4     		push	{r7}
 1074              	.LCFI42:
 1075              		.cfi_def_cfa_offset 4
 1076              		.cfi_offset 7, -4
 1077 0002 87B0     		sub	sp, sp, #28
 1078              	.LCFI43:
 1079              		.cfi_def_cfa_offset 32
 1080 0004 00AF     		add	r7, sp, #0
 1081              	.LCFI44:
 1082              		.cfi_def_cfa_register 7
 1083 0006 7860     		str	r0, [r7, #4]
 1084 0008 3960     		str	r1, [r7, #0]
 988:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   FlagStatus bitstatus = RESET;
 1085              		.loc 1 988 0
 1086 000a 4FF00003 		mov	r3, #0
 1087 000e FB75     		strb	r3, [r7, #23]
 989:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
 990:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   uint32_t tmpreg = 0;
 1088              		.loc 1 990 0
 1089 0010 4FF00003 		mov	r3, #0
 1090 0014 FB60     		str	r3, [r7, #12]
 991:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 992:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 993:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 994:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_GET_FLAG(DMA_FLAG));
 995:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 996:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
 997:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1091              		.loc 1 997 0
 1092 0016 7A68     		ldr	r2, [r7, #4]
 1093 0018 46F20F43 		movw	r3, #25615
 1094 001c C4F20203 		movt	r3, 16386
 1095 0020 9A42     		cmp	r2, r3
 1096 0022 05D8     		bhi	.L48
 998:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 999:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1000:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1097              		.loc 1 1000 0
 1098 0024 4FF4C043 		mov	r3, #24576
 1099 0028 C4F20203 		movt	r3, 16386
 1100 002c 3B61     		str	r3, [r7, #16]
 1101 002e 04E0     		b	.L49
 1102              	.L48:
1001:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   } 
1002:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1003:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1004:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1005:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1103              		.loc 1 1005 0
 1104 0030 4FF4C843 		mov	r3, #25600
 1105 0034 C4F20203 		movt	r3, 16386
 1106 0038 3B61     		str	r3, [r7, #16]
 1107              	.L49:
1006:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1007:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1008:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if the flag is in HISR or LISR */
1009:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 1108              		.loc 1 1009 0
 1109 003a 3B68     		ldr	r3, [r7, #0]
 1110 003c 03F00053 		and	r3, r3, #536870912
 1111 0040 002B     		cmp	r3, #0
 1112 0042 03D0     		beq	.L50
1010:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1011:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Get DMAy HISR register value */
1012:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmpreg = DMAy->HISR;
 1113              		.loc 1 1012 0
 1114 0044 3B69     		ldr	r3, [r7, #16]
 1115 0046 5B68     		ldr	r3, [r3, #4]
 1116 0048 FB60     		str	r3, [r7, #12]
 1117 004a 02E0     		b	.L51
 1118              	.L50:
1013:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1014:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
1015:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1016:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Get DMAy LISR register value */
1017:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmpreg = DMAy->LISR;
 1119              		.loc 1 1017 0
 1120 004c 3B69     		ldr	r3, [r7, #16]
 1121 004e 1B68     		ldr	r3, [r3, #0]
 1122 0050 FB60     		str	r3, [r7, #12]
 1123              	.L51:
1018:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }   
1019:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
1020:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Mask the reserved bits */
1021:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg &= (uint32_t)RESERVED_MASK;
 1124              		.loc 1 1021 0
 1125 0052 FA68     		ldr	r2, [r7, #12]
 1126 0054 40F67D73 		movw	r3, #3965
 1127 0058 C0F67D73 		movt	r3, 3965
 1128 005c 1340     		ands	r3, r3, r2
 1129 005e FB60     		str	r3, [r7, #12]
1022:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1023:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the status of the specified DMA flag */
1024:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 1130              		.loc 1 1024 0
 1131 0060 FA68     		ldr	r2, [r7, #12]
 1132 0062 3B68     		ldr	r3, [r7, #0]
 1133 0064 1340     		ands	r3, r3, r2
 1134 0066 002B     		cmp	r3, #0
 1135 0068 03D0     		beq	.L52
1025:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1026:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMA_FLAG is set */
1027:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     bitstatus = SET;
 1136              		.loc 1 1027 0
 1137 006a 4FF00103 		mov	r3, #1
 1138 006e FB75     		strb	r3, [r7, #23]
 1139 0070 02E0     		b	.L53
 1140              	.L52:
1028:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1029:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
1030:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1031:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMA_FLAG is reset */
1032:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     bitstatus = RESET;
 1141              		.loc 1 1032 0
 1142 0072 4FF00003 		mov	r3, #0
 1143 0076 FB75     		strb	r3, [r7, #23]
 1144              	.L53:
1033:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1034:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1035:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Return the DMA_FLAG status */
1036:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return  bitstatus;
 1145              		.loc 1 1036 0
 1146 0078 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1037:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1147              		.loc 1 1037 0
 1148 007a 1846     		mov	r0, r3
 1149 007c 07F11C07 		add	r7, r7, #28
 1150 0080 BD46     		mov	sp, r7
 1151 0082 80BC     		pop	{r7}
 1152 0084 7047     		bx	lr
 1153              		.cfi_endproc
 1154              	.LFE124:
 1156 0086 00BF     		.section	.text.DMA_ClearFlag,"ax",%progbits
 1157              		.align	2
 1158              		.global	DMA_ClearFlag
 1159              		.thumb
 1160              		.thumb_func
 1162              	DMA_ClearFlag:
 1163              	.LFB125:
1038:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1039:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
1040:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Clears the DMAy Streamx's pending flags.
1041:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1042:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1043:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_FLAG: specifies the flag to clear.
1044:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be any combination of the following values:
1045:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag
1046:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag
1047:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag
1048:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag
1049:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
1050:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.   
1051:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
1052:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
1053:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
1054:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1164              		.loc 1 1054 0
 1165              		.cfi_startproc
 1166              		@ args = 0, pretend = 0, frame = 16
 1167              		@ frame_needed = 1, uses_anonymous_args = 0
 1168              		@ link register save eliminated.
 1169 0000 80B4     		push	{r7}
 1170              	.LCFI45:
 1171              		.cfi_def_cfa_offset 4
 1172              		.cfi_offset 7, -4
 1173 0002 85B0     		sub	sp, sp, #20
 1174              	.LCFI46:
 1175              		.cfi_def_cfa_offset 24
 1176 0004 00AF     		add	r7, sp, #0
 1177              	.LCFI47:
 1178              		.cfi_def_cfa_register 7
 1179 0006 7860     		str	r0, [r7, #4]
 1180 0008 3960     		str	r1, [r7, #0]
1055:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
1056:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1057:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
1058:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1059:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
1060:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1061:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
1062:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1181              		.loc 1 1062 0
 1182 000a 7A68     		ldr	r2, [r7, #4]
 1183 000c 46F20F43 		movw	r3, #25615
 1184 0010 C4F20203 		movt	r3, 16386
 1185 0014 9A42     		cmp	r2, r3
 1186 0016 05D8     		bhi	.L55
1063:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1064:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1065:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1187              		.loc 1 1065 0
 1188 0018 4FF4C043 		mov	r3, #24576
 1189 001c C4F20203 		movt	r3, 16386
 1190 0020 FB60     		str	r3, [r7, #12]
 1191 0022 04E0     		b	.L56
 1192              	.L55:
1066:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   } 
1067:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1068:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1069:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1070:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1193              		.loc 1 1070 0
 1194 0024 4FF4C843 		mov	r3, #25600
 1195 0028 C4F20203 		movt	r3, 16386
 1196 002c FB60     		str	r3, [r7, #12]
 1197              	.L56:
1071:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1072:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1073:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if LIFCR or HIFCR register is targeted */
1074:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 1198              		.loc 1 1074 0
 1199 002e 3B68     		ldr	r3, [r7, #0]
 1200 0030 03F00053 		and	r3, r3, #536870912
 1201 0034 002B     		cmp	r3, #0
 1202 0036 08D0     		beq	.L57
1075:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1076:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set DMAy HIFCR register clear flag bits */
1077:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 1203              		.loc 1 1077 0
 1204 0038 3A68     		ldr	r2, [r7, #0]
 1205 003a 40F67D73 		movw	r3, #3965
 1206 003e C0F67D73 		movt	r3, 3965
 1207 0042 1340     		ands	r3, r3, r2
 1208 0044 FA68     		ldr	r2, [r7, #12]
 1209 0046 D360     		str	r3, [r2, #12]
 1210 0048 07E0     		b	.L54
 1211              	.L57:
1078:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1079:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1080:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1081:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set DMAy LIFCR register clear flag bits */
1082:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 1212              		.loc 1 1082 0
 1213 004a 3A68     		ldr	r2, [r7, #0]
 1214 004c 40F67D73 		movw	r3, #3965
 1215 0050 C0F67D73 		movt	r3, 3965
 1216 0054 1340     		ands	r3, r3, r2
 1217 0056 FA68     		ldr	r2, [r7, #12]
 1218 0058 9360     		str	r3, [r2, #8]
 1219              	.L54:
1083:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }    
1084:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1220              		.loc 1 1084 0
 1221 005a 07F11407 		add	r7, r7, #20
 1222 005e BD46     		mov	sp, r7
 1223 0060 80BC     		pop	{r7}
 1224 0062 7047     		bx	lr
 1225              		.cfi_endproc
 1226              	.LFE125:
 1228              		.section	.text.DMA_ITConfig,"ax",%progbits
 1229              		.align	2
 1230              		.global	DMA_ITConfig
 1231              		.thumb
 1232              		.thumb_func
 1234              	DMA_ITConfig:
 1235              	.LFB126:
1085:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1086:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
1087:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Enables or disables the specified DMAy Streamx interrupts.
1088:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1089:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1090:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param DMA_IT: specifies the DMA interrupt sources to be enabled or disabled. 
1091:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be any combination of the following values:
1092:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TC:  Transfer complete interrupt mask
1093:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
1094:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TE:  Transfer error interrupt mask
1095:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_FE:  FIFO error interrupt mask
1096:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  NewState: new state of the specified DMA interrupts.
1097:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be: ENABLE or DISABLE.
1098:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
1099:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
1100:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
1101:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1236              		.loc 1 1101 0
 1237              		.cfi_startproc
 1238              		@ args = 0, pretend = 0, frame = 16
 1239              		@ frame_needed = 1, uses_anonymous_args = 0
 1240              		@ link register save eliminated.
 1241 0000 80B4     		push	{r7}
 1242              	.LCFI48:
 1243              		.cfi_def_cfa_offset 4
 1244              		.cfi_offset 7, -4
 1245 0002 85B0     		sub	sp, sp, #20
 1246              	.LCFI49:
 1247              		.cfi_def_cfa_offset 24
 1248 0004 00AF     		add	r7, sp, #0
 1249              	.LCFI50:
 1250              		.cfi_def_cfa_register 7
 1251 0006 F860     		str	r0, [r7, #12]
 1252 0008 B960     		str	r1, [r7, #8]
 1253 000a 1346     		mov	r3, r2
 1254 000c FB71     		strb	r3, [r7, #7]
1102:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
1103:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1104:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CONFIG_IT(DMA_IT));
1105:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1106:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1107:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if the DMA_IT parameter contains a FIFO interrupt */
1108:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_IT & DMA_IT_FE) != 0)
 1255              		.loc 1 1108 0
 1256 000e BB68     		ldr	r3, [r7, #8]
 1257 0010 03F08003 		and	r3, r3, #128
 1258 0014 002B     		cmp	r3, #0
 1259 0016 0FD0     		beq	.L60
1109:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1110:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     if (NewState != DISABLE)
 1260              		.loc 1 1110 0
 1261 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1262 001a 002B     		cmp	r3, #0
 1263 001c 06D0     		beq	.L61
1111:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     {
1112:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       /* Enable the selected DMA FIFO interrupts */
1113:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 1264              		.loc 1 1113 0
 1265 001e FB68     		ldr	r3, [r7, #12]
 1266 0020 5B69     		ldr	r3, [r3, #20]
 1267 0022 43F08002 		orr	r2, r3, #128
 1268 0026 FB68     		ldr	r3, [r7, #12]
 1269 0028 5A61     		str	r2, [r3, #20]
 1270 002a 05E0     		b	.L60
 1271              	.L61:
1114:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     }    
1115:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     else 
1116:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     {
1117:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       /* Disable the selected DMA FIFO interrupts */
1118:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 1272              		.loc 1 1118 0
 1273 002c FB68     		ldr	r3, [r7, #12]
 1274 002e 5B69     		ldr	r3, [r3, #20]
 1275 0030 23F08002 		bic	r2, r3, #128
 1276 0034 FB68     		ldr	r3, [r7, #12]
 1277 0036 5A61     		str	r2, [r3, #20]
 1278              	.L60:
1119:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     }
1120:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1121:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1122:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if the DMA_IT parameter contains a Transfer interrupt */
1123:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMA_IT != DMA_IT_FE)
 1279              		.loc 1 1123 0
 1280 0038 BB68     		ldr	r3, [r7, #8]
 1281 003a 802B     		cmp	r3, #128
 1282 003c 15D0     		beq	.L59
1124:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1125:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     if (NewState != DISABLE)
 1283              		.loc 1 1125 0
 1284 003e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1285 0040 002B     		cmp	r3, #0
 1286 0042 08D0     		beq	.L63
1126:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     {
1127:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       /* Enable the selected DMA transfer interrupts */
1128:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 1287              		.loc 1 1128 0
 1288 0044 FB68     		ldr	r3, [r7, #12]
 1289 0046 1A68     		ldr	r2, [r3, #0]
 1290 0048 BB68     		ldr	r3, [r7, #8]
 1291 004a 03F01E03 		and	r3, r3, #30
 1292 004e 1A43     		orrs	r2, r2, r3
 1293 0050 FB68     		ldr	r3, [r7, #12]
 1294 0052 1A60     		str	r2, [r3, #0]
 1295 0054 09E0     		b	.L59
 1296              	.L63:
1129:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     }
1130:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     else
1131:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     {
1132:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       /* Disable the selected DMA transfer interrupts */
1133:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 1297              		.loc 1 1133 0
 1298 0056 FB68     		ldr	r3, [r7, #12]
 1299 0058 1A68     		ldr	r2, [r3, #0]
 1300 005a BB68     		ldr	r3, [r7, #8]
 1301 005c 03F01E03 		and	r3, r3, #30
 1302 0060 6FEA0303 		mvn	r3, r3
 1303 0064 1A40     		ands	r2, r2, r3
 1304 0066 FB68     		ldr	r3, [r7, #12]
 1305 0068 1A60     		str	r2, [r3, #0]
 1306              	.L59:
1134:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     }    
1135:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1136:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1307              		.loc 1 1136 0
 1308 006a 07F11407 		add	r7, r7, #20
 1309 006e BD46     		mov	sp, r7
 1310 0070 80BC     		pop	{r7}
 1311 0072 7047     		bx	lr
 1312              		.cfi_endproc
 1313              	.LFE126:
 1315              		.section	.text.DMA_GetITStatus,"ax",%progbits
 1316              		.align	2
 1317              		.global	DMA_GetITStatus
 1318              		.thumb
 1319              		.thumb_func
 1321              	DMA_GetITStatus:
 1322              	.LFB127:
1137:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1138:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
1139:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Checks whether the specified DMAy Streamx interrupt has occurred or not.
1140:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1141:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1142:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_IT: specifies the DMA interrupt source to check.
1143:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
1144:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt
1145:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt
1146:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt
1147:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt
1148:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
1149:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.
1150:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The new state of DMA_IT (SET or RESET).
1151:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
1152:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
1153:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1323              		.loc 1 1153 0
 1324              		.cfi_startproc
 1325              		@ args = 0, pretend = 0, frame = 24
 1326              		@ frame_needed = 1, uses_anonymous_args = 0
 1327              		@ link register save eliminated.
 1328 0000 80B4     		push	{r7}
 1329              	.LCFI51:
 1330              		.cfi_def_cfa_offset 4
 1331              		.cfi_offset 7, -4
 1332 0002 87B0     		sub	sp, sp, #28
 1333              	.LCFI52:
 1334              		.cfi_def_cfa_offset 32
 1335 0004 00AF     		add	r7, sp, #0
 1336              	.LCFI53:
 1337              		.cfi_def_cfa_register 7
 1338 0006 7860     		str	r0, [r7, #4]
 1339 0008 3960     		str	r1, [r7, #0]
1154:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   ITStatus bitstatus = RESET;
 1340              		.loc 1 1154 0
 1341 000a 4FF00003 		mov	r3, #0
 1342 000e FB75     		strb	r3, [r7, #23]
1155:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
1156:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   uint32_t tmpreg = 0, enablestatus = 0;
 1343              		.loc 1 1156 0
 1344 0010 4FF00003 		mov	r3, #0
 1345 0014 FB60     		str	r3, [r7, #12]
 1346 0016 4FF00003 		mov	r3, #0
 1347 001a BB60     		str	r3, [r7, #8]
1157:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1158:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
1159:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1160:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_GET_IT(DMA_IT));
1161:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
1162:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
1163:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1348              		.loc 1 1163 0
 1349 001c 7A68     		ldr	r2, [r7, #4]
 1350 001e 46F20F43 		movw	r3, #25615
 1351 0022 C4F20203 		movt	r3, 16386
 1352 0026 9A42     		cmp	r2, r3
 1353 0028 05D8     		bhi	.L65
1164:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1165:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1166:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1354              		.loc 1 1166 0
 1355 002a 4FF4C043 		mov	r3, #24576
 1356 002e C4F20203 		movt	r3, 16386
 1357 0032 3B61     		str	r3, [r7, #16]
 1358 0034 04E0     		b	.L66
 1359              	.L65:
1167:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   } 
1168:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1169:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1170:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1171:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1360              		.loc 1 1171 0
 1361 0036 4FF4C843 		mov	r3, #25600
 1362 003a C4F20203 		movt	r3, 16386
 1363 003e 3B61     		str	r3, [r7, #16]
 1364              	.L66:
1172:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1173:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1174:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if the interrupt enable bit is in the CR or FCR register */
1175:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 1365              		.loc 1 1175 0
 1366 0040 3A68     		ldr	r2, [r7, #0]
 1367 0042 40F63C73 		movw	r3, #3900
 1368 0046 C0F63C73 		movt	r3, 3900
 1369 004a 1340     		ands	r3, r3, r2
 1370 004c 002B     		cmp	r3, #0
 1371 004e 0BD0     		beq	.L67
1176:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1177:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Get the interrupt enable position mask in CR register */
1178:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 1372              		.loc 1 1178 0
 1373 0050 3B68     		ldr	r3, [r7, #0]
 1374 0052 4FEAD323 		lsr	r3, r3, #11
 1375 0056 03F01E03 		and	r3, r3, #30
 1376 005a FB60     		str	r3, [r7, #12]
1179:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     
1180:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Check the enable bit in CR register */
1181:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 1377              		.loc 1 1181 0
 1378 005c 7B68     		ldr	r3, [r7, #4]
 1379 005e 1A68     		ldr	r2, [r3, #0]
 1380 0060 FB68     		ldr	r3, [r7, #12]
 1381 0062 1340     		ands	r3, r3, r2
 1382 0064 BB60     		str	r3, [r7, #8]
 1383 0066 04E0     		b	.L68
 1384              	.L67:
1182:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1183:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1184:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Check the enable bit in FCR register */
1186:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 1385              		.loc 1 1186 0
 1386 0068 7B68     		ldr	r3, [r7, #4]
 1387 006a 5B69     		ldr	r3, [r3, #20]
 1388 006c 03F08003 		and	r3, r3, #128
 1389 0070 BB60     		str	r3, [r7, #8]
 1390              	.L68:
1187:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1188:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
1189:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if the interrupt pending flag is in LISR or HISR */
1190:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 1391              		.loc 1 1190 0
 1392 0072 3B68     		ldr	r3, [r7, #0]
 1393 0074 03F00053 		and	r3, r3, #536870912
 1394 0078 002B     		cmp	r3, #0
 1395 007a 03D0     		beq	.L69
1191:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1192:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Get DMAy HISR register value */
1193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmpreg = DMAy->HISR ;
 1396              		.loc 1 1193 0
 1397 007c 3B69     		ldr	r3, [r7, #16]
 1398 007e 5B68     		ldr	r3, [r3, #4]
 1399 0080 FB60     		str	r3, [r7, #12]
 1400 0082 02E0     		b	.L70
 1401              	.L69:
1194:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1195:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
1196:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1197:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Get DMAy LISR register value */
1198:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmpreg = DMAy->LISR ;
 1402              		.loc 1 1198 0
 1403 0084 3B69     		ldr	r3, [r7, #16]
 1404 0086 1B68     		ldr	r3, [r3, #0]
 1405 0088 FB60     		str	r3, [r7, #12]
 1406              	.L70:
1199:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   } 
1200:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1201:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* mask all reserved bits */
1202:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg &= (uint32_t)RESERVED_MASK;
 1407              		.loc 1 1202 0
 1408 008a FA68     		ldr	r2, [r7, #12]
 1409 008c 40F67D73 		movw	r3, #3965
 1410 0090 C0F67D73 		movt	r3, 3965
 1411 0094 1340     		ands	r3, r3, r2
 1412 0096 FB60     		str	r3, [r7, #12]
1203:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1204:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the status of the specified DMA interrupt */
1205:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 1413              		.loc 1 1205 0
 1414 0098 FA68     		ldr	r2, [r7, #12]
 1415 009a 3B68     		ldr	r3, [r7, #0]
 1416 009c 1340     		ands	r3, r3, r2
 1417 009e 002B     		cmp	r3, #0
 1418 00a0 06D0     		beq	.L71
 1419              		.loc 1 1205 0 is_stmt 0 discriminator 1
 1420 00a2 BB68     		ldr	r3, [r7, #8]
 1421 00a4 002B     		cmp	r3, #0
 1422 00a6 03D0     		beq	.L71
1206:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMA_IT is set */
1208:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     bitstatus = SET;
 1423              		.loc 1 1208 0 is_stmt 1
 1424 00a8 4FF00103 		mov	r3, #1
 1425 00ac FB75     		strb	r3, [r7, #23]
 1426 00ae 02E0     		b	.L72
 1427              	.L71:
1209:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1210:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
1211:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1212:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMA_IT is reset */
1213:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     bitstatus = RESET;
 1428              		.loc 1 1213 0
 1429 00b0 4FF00003 		mov	r3, #0
 1430 00b4 FB75     		strb	r3, [r7, #23]
 1431              	.L72:
1214:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1215:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1216:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Return the DMA_IT status */
1217:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return  bitstatus;
 1432              		.loc 1 1217 0
 1433 00b6 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1218:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1434              		.loc 1 1218 0
 1435 00b8 1846     		mov	r0, r3
 1436 00ba 07F11C07 		add	r7, r7, #28
 1437 00be BD46     		mov	sp, r7
 1438 00c0 80BC     		pop	{r7}
 1439 00c2 7047     		bx	lr
 1440              		.cfi_endproc
 1441              	.LFE127:
 1443              		.section	.text.DMA_ClearITPendingBit,"ax",%progbits
 1444              		.align	2
 1445              		.global	DMA_ClearITPendingBit
 1446              		.thumb
 1447              		.thumb_func
 1449              	DMA_ClearITPendingBit:
 1450              	.LFB128:
1219:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1220:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
1221:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Clears the DMAy Streamx's interrupt pending bits.
1222:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1223:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1224:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_IT: specifies the DMA interrupt pending bit to clear.
1225:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be any combination of the following values:
1226:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt
1227:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt
1228:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt
1229:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt
1230:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
1231:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.
1232:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
1233:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
1234:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
1235:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1451              		.loc 1 1235 0
 1452              		.cfi_startproc
 1453              		@ args = 0, pretend = 0, frame = 16
 1454              		@ frame_needed = 1, uses_anonymous_args = 0
 1455              		@ link register save eliminated.
 1456 0000 80B4     		push	{r7}
 1457              	.LCFI54:
 1458              		.cfi_def_cfa_offset 4
 1459              		.cfi_offset 7, -4
 1460 0002 85B0     		sub	sp, sp, #20
 1461              	.LCFI55:
 1462              		.cfi_def_cfa_offset 24
 1463 0004 00AF     		add	r7, sp, #0
 1464              	.LCFI56:
 1465              		.cfi_def_cfa_register 7
 1466 0006 7860     		str	r0, [r7, #4]
 1467 0008 3960     		str	r1, [r7, #0]
1236:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
1237:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1238:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
1239:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1240:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CLEAR_IT(DMA_IT));
1241:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1242:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
1243:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1468              		.loc 1 1243 0
 1469 000a 7A68     		ldr	r2, [r7, #4]
 1470 000c 46F20F43 		movw	r3, #25615
 1471 0010 C4F20203 		movt	r3, 16386
 1472 0014 9A42     		cmp	r2, r3
 1473 0016 05D8     		bhi	.L74
1244:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1245:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1246:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1474              		.loc 1 1246 0
 1475 0018 4FF4C043 		mov	r3, #24576
 1476 001c C4F20203 		movt	r3, 16386
 1477 0020 FB60     		str	r3, [r7, #12]
 1478 0022 04E0     		b	.L75
 1479              	.L74:
1247:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   } 
1248:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1249:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1250:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1251:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1480              		.loc 1 1251 0
 1481 0024 4FF4C843 		mov	r3, #25600
 1482 0028 C4F20203 		movt	r3, 16386
 1483 002c FB60     		str	r3, [r7, #12]
 1484              	.L75:
1252:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1253:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1254:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if LIFCR or HIFCR register is targeted */
1255:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 1485              		.loc 1 1255 0
 1486 002e 3B68     		ldr	r3, [r7, #0]
 1487 0030 03F00053 		and	r3, r3, #536870912
 1488 0034 002B     		cmp	r3, #0
 1489 0036 08D0     		beq	.L76
1256:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1257:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set DMAy HIFCR register clear interrupt bits */
1258:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 1490              		.loc 1 1258 0
 1491 0038 3A68     		ldr	r2, [r7, #0]
 1492 003a 40F67D73 		movw	r3, #3965
 1493 003e C0F67D73 		movt	r3, 3965
 1494 0042 1340     		ands	r3, r3, r2
 1495 0044 FA68     		ldr	r2, [r7, #12]
 1496 0046 D360     		str	r3, [r2, #12]
 1497 0048 07E0     		b	.L73
 1498              	.L76:
1259:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1260:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1261:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1262:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set DMAy LIFCR register clear interrupt bits */
1263:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 1499              		.loc 1 1263 0
 1500 004a 3A68     		ldr	r2, [r7, #0]
 1501 004c 40F67D73 		movw	r3, #3965
 1502 0050 C0F67D73 		movt	r3, 3965
 1503 0054 1340     		ands	r3, r3, r2
 1504 0056 FA68     		ldr	r2, [r7, #12]
 1505 0058 9360     		str	r3, [r2, #8]
 1506              	.L73:
1264:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }   
1265:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1507              		.loc 1 1265 0
 1508 005a 07F11407 		add	r7, r7, #20
 1509 005e BD46     		mov	sp, r7
 1510 0060 80BC     		pop	{r7}
 1511 0062 7047     		bx	lr
 1512              		.cfi_endproc
 1513              	.LFE128:
 1515              		.text
 1516              	.Letext0:
 1517              		.file 2 "/usr/local/csl/arm-2012.03/bin/../lib/gcc/arm-none-eabi/4.6.3/../../../../arm-none-eabi/i
 1518              		.file 3 "libs/Device/STM32F4xx/Include/stm32f4xx.h"
 1519              		.file 4 "libs/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h"
 1520              		.file 5 "libs/CMSIS/Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_dma.c
     /tmp/ccD2I6fn.s:20     .text.DMA_DeInit:00000000 $t
     /tmp/ccD2I6fn.s:25     .text.DMA_DeInit:00000000 DMA_DeInit
     /tmp/ccD2I6fn.s:296    .text.DMA_Init:00000000 $t
     /tmp/ccD2I6fn.s:301    .text.DMA_Init:00000000 DMA_Init
     /tmp/ccD2I6fn.s:428    .text.DMA_StructInit:00000000 $t
     /tmp/ccD2I6fn.s:433    .text.DMA_StructInit:00000000 DMA_StructInit
     /tmp/ccD2I6fn.s:520    .text.DMA_Cmd:00000000 $t
     /tmp/ccD2I6fn.s:525    .text.DMA_Cmd:00000000 DMA_Cmd
     /tmp/ccD2I6fn.s:573    .text.DMA_PeriphIncOffsetSizeConfig:00000000 $t
     /tmp/ccD2I6fn.s:578    .text.DMA_PeriphIncOffsetSizeConfig:00000000 DMA_PeriphIncOffsetSizeConfig
     /tmp/ccD2I6fn.s:625    .text.DMA_FlowControllerConfig:00000000 $t
     /tmp/ccD2I6fn.s:630    .text.DMA_FlowControllerConfig:00000000 DMA_FlowControllerConfig
     /tmp/ccD2I6fn.s:677    .text.DMA_SetCurrDataCounter:00000000 $t
     /tmp/ccD2I6fn.s:682    .text.DMA_SetCurrDataCounter:00000000 DMA_SetCurrDataCounter
     /tmp/ccD2I6fn.s:715    .text.DMA_GetCurrDataCounter:00000000 $t
     /tmp/ccD2I6fn.s:720    .text.DMA_GetCurrDataCounter:00000000 DMA_GetCurrDataCounter
     /tmp/ccD2I6fn.s:752    .text.DMA_DoubleBufferModeConfig:00000000 $t
     /tmp/ccD2I6fn.s:757    .text.DMA_DoubleBufferModeConfig:00000000 DMA_DoubleBufferModeConfig
     /tmp/ccD2I6fn.s:809    .text.DMA_DoubleBufferModeCmd:00000000 $t
     /tmp/ccD2I6fn.s:814    .text.DMA_DoubleBufferModeCmd:00000000 DMA_DoubleBufferModeCmd
     /tmp/ccD2I6fn.s:862    .text.DMA_MemoryTargetConfig:00000000 $t
     /tmp/ccD2I6fn.s:867    .text.DMA_MemoryTargetConfig:00000000 DMA_MemoryTargetConfig
     /tmp/ccD2I6fn.s:911    .text.DMA_GetCurrentMemoryTarget:00000000 $t
     /tmp/ccD2I6fn.s:916    .text.DMA_GetCurrentMemoryTarget:00000000 DMA_GetCurrentMemoryTarget
     /tmp/ccD2I6fn.s:964    .text.DMA_GetCmdStatus:00000000 $t
     /tmp/ccD2I6fn.s:969    .text.DMA_GetCmdStatus:00000000 DMA_GetCmdStatus
     /tmp/ccD2I6fn.s:1018   .text.DMA_GetFIFOStatus:00000000 $t
     /tmp/ccD2I6fn.s:1023   .text.DMA_GetFIFOStatus:00000000 DMA_GetFIFOStatus
     /tmp/ccD2I6fn.s:1061   .text.DMA_GetFlagStatus:00000000 $t
     /tmp/ccD2I6fn.s:1066   .text.DMA_GetFlagStatus:00000000 DMA_GetFlagStatus
     /tmp/ccD2I6fn.s:1157   .text.DMA_ClearFlag:00000000 $t
     /tmp/ccD2I6fn.s:1162   .text.DMA_ClearFlag:00000000 DMA_ClearFlag
     /tmp/ccD2I6fn.s:1229   .text.DMA_ITConfig:00000000 $t
     /tmp/ccD2I6fn.s:1234   .text.DMA_ITConfig:00000000 DMA_ITConfig
     /tmp/ccD2I6fn.s:1316   .text.DMA_GetITStatus:00000000 $t
     /tmp/ccD2I6fn.s:1321   .text.DMA_GetITStatus:00000000 DMA_GetITStatus
     /tmp/ccD2I6fn.s:1444   .text.DMA_ClearITPendingBit:00000000 $t
     /tmp/ccD2I6fn.s:1449   .text.DMA_ClearITPendingBit:00000000 DMA_ClearITPendingBit
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
