{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 16:02:00 2021 " "Info: Processing started: Mon May 10 16:02:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FLIPFLOP -c FLIPFLOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FLIPFLOP -c FLIPFLOP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Q~reg0latch " "Warning: Node \"Q~reg0latch\" is a latch" {  } { { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLKN " "Info: Assuming node \"CLKN\" is an undefined clock" {  } { { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLKN register register Q~reg0_emulated Q~reg0_emulated 450.05 MHz Internal " "Info: Clock \"CLKN\" Internal fmax is restricted to 450.05 MHz between source register \"Q~reg0_emulated\" and destination register \"Q~reg0_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.932 ns + Longest register register " "Info: + Longest register to register delay is 0.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0_emulated 1 REG LCFF_X1_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0_emulated } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.150 ns) 0.455 ns Q~reg0head_lut 2 COMB LCCOMB_X1_Y34_N2 2 " "Info: 2: + IC(0.305 ns) + CELL(0.150 ns) = 0.455 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 2; COMB Node = 'Q~reg0head_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { Q~reg0_emulated Q~reg0head_lut } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 0.848 ns Q~reg0data_lut 3 COMB LCCOMB_X1_Y34_N0 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 0.848 ns; Loc. = LCCOMB_X1_Y34_N0; Fanout = 1; COMB Node = 'Q~reg0data_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Q~reg0head_lut Q~reg0data_lut } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.932 ns Q~reg0_emulated 4 REG LCFF_X1_Y34_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.932 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 41.20 % ) " "Info: Total cell delay = 0.384 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.548 ns ( 58.80 % ) " "Info: Total interconnect delay = 0.548 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Q~reg0_emulated Q~reg0head_lut Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.932 ns" { Q~reg0_emulated {} Q~reg0head_lut {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.305ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN destination 2.089 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKN\" to destination register is 2.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns CLKN 1 CLK PIN_B3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.537 ns) 2.089 ns Q~reg0_emulated 2 REG LCFF_X1_Y34_N1 1 " "Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.089 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 67.45 % ) " "Info: Total cell delay = 1.409 ns ( 67.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.680 ns ( 32.55 % ) " "Info: Total interconnect delay = 0.680 ns ( 32.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN source 2.089 ns - Longest register " "Info: - Longest clock path from clock \"CLKN\" to source register is 2.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns CLKN 1 CLK PIN_B3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.537 ns) 2.089 ns Q~reg0_emulated 2 REG LCFF_X1_Y34_N1 1 " "Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.089 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 67.45 % ) " "Info: Total cell delay = 1.409 ns ( 67.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.680 ns ( 32.55 % ) " "Info: Total interconnect delay = 0.680 ns ( 32.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Q~reg0_emulated Q~reg0head_lut Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.932 ns" { Q~reg0_emulated {} Q~reg0head_lut {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.305ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Q~reg0_emulated {} } {  } {  } "" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q~reg0_emulated CLRN CLKN 5.659 ns register " "Info: tsu for register \"Q~reg0_emulated\" (data pin = \"CLRN\", clock pin = \"CLKN\") is 5.659 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.784 ns + Longest pin register " "Info: + Longest pin to register delay is 7.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CLRN 1 PIN PIN_L7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 1; PIN Node = 'CLRN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.402 ns) + CELL(0.398 ns) 6.632 ns Q~2 2 COMB LCCOMB_X1_Y34_N6 3 " "Info: 2: + IC(5.402 ns) + CELL(0.398 ns) = 6.632 ns; Loc. = LCCOMB_X1_Y34_N6; Fanout = 3; COMB Node = 'Q~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { CLRN Q~2 } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.398 ns) 7.307 ns Q~reg0head_lut 3 COMB LCCOMB_X1_Y34_N2 2 " "Info: 3: + IC(0.277 ns) + CELL(0.398 ns) = 7.307 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 2; COMB Node = 'Q~reg0head_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Q~2 Q~reg0head_lut } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 7.700 ns Q~reg0data_lut 4 COMB LCCOMB_X1_Y34_N0 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 7.700 ns; Loc. = LCCOMB_X1_Y34_N0; Fanout = 1; COMB Node = 'Q~reg0data_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Q~reg0head_lut Q~reg0data_lut } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.784 ns Q~reg0_emulated 5 REG LCFF_X1_Y34_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.784 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 23.92 % ) " "Info: Total cell delay = 1.862 ns ( 23.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.922 ns ( 76.08 % ) " "Info: Total interconnect delay = 5.922 ns ( 76.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.784 ns" { CLRN Q~2 Q~reg0head_lut Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.784 ns" { CLRN {} CLRN~combout {} Q~2 {} Q~reg0head_lut {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 5.402ns 0.277ns 0.243ns 0.000ns } { 0.000ns 0.832ns 0.398ns 0.398ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN destination 2.089 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKN\" to destination register is 2.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns CLKN 1 CLK PIN_B3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.537 ns) 2.089 ns Q~reg0_emulated 2 REG LCFF_X1_Y34_N1 1 " "Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.089 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 67.45 % ) " "Info: Total cell delay = 1.409 ns ( 67.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.680 ns ( 32.55 % ) " "Info: Total interconnect delay = 0.680 ns ( 32.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.784 ns" { CLRN Q~2 Q~reg0head_lut Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.784 ns" { CLRN {} CLRN~combout {} Q~2 {} Q~reg0head_lut {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 5.402ns 0.277ns 0.243ns 0.000ns } { 0.000ns 0.832ns 0.398ns 0.398ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLKN Q Q~reg0_emulated 7.087 ns register " "Info: tco from clock \"CLKN\" to destination pin \"Q\" through register \"Q~reg0_emulated\" is 7.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN source 2.089 ns + Longest register " "Info: + Longest clock path from clock \"CLKN\" to source register is 2.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns CLKN 1 CLK PIN_B3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.537 ns) 2.089 ns Q~reg0_emulated 2 REG LCFF_X1_Y34_N1 1 " "Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.089 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 67.45 % ) " "Info: Total cell delay = 1.409 ns ( 67.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.680 ns ( 32.55 % ) " "Info: Total interconnect delay = 0.680 ns ( 32.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.748 ns + Longest register pin " "Info: + Longest register to pin delay is 4.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0_emulated 1 REG LCFF_X1_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0_emulated } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.150 ns) 0.455 ns Q~reg0head_lut 2 COMB LCCOMB_X1_Y34_N2 2 " "Info: 2: + IC(0.305 ns) + CELL(0.150 ns) = 0.455 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 2; COMB Node = 'Q~reg0head_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { Q~reg0_emulated Q~reg0head_lut } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(2.778 ns) 4.748 ns Q 3 PIN PIN_G10 0 " "Info: 3: + IC(1.515 ns) + CELL(2.778 ns) = 4.748 ns; Loc. = PIN_G10; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { Q~reg0head_lut Q } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.928 ns ( 61.67 % ) " "Info: Total cell delay = 2.928 ns ( 61.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.820 ns ( 38.33 % ) " "Info: Total interconnect delay = 1.820 ns ( 38.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.748 ns" { Q~reg0_emulated Q~reg0head_lut Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.748 ns" { Q~reg0_emulated {} Q~reg0head_lut {} Q {} } { 0.000ns 0.305ns 1.515ns } { 0.000ns 0.150ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.748 ns" { Q~reg0_emulated Q~reg0head_lut Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.748 ns" { Q~reg0_emulated {} Q~reg0head_lut {} Q {} } { 0.000ns 0.305ns 1.515ns } { 0.000ns 0.150ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLRN Q 11.600 ns Longest " "Info: Longest tpd from source pin \"CLRN\" to destination pin \"Q\" is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CLRN 1 PIN PIN_L7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 1; PIN Node = 'CLRN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.402 ns) + CELL(0.398 ns) 6.632 ns Q~2 2 COMB LCCOMB_X1_Y34_N6 3 " "Info: 2: + IC(5.402 ns) + CELL(0.398 ns) = 6.632 ns; Loc. = LCCOMB_X1_Y34_N6; Fanout = 3; COMB Node = 'Q~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { CLRN Q~2 } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.398 ns) 7.307 ns Q~reg0head_lut 3 COMB LCCOMB_X1_Y34_N2 2 " "Info: 3: + IC(0.277 ns) + CELL(0.398 ns) = 7.307 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 2; COMB Node = 'Q~reg0head_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Q~2 Q~reg0head_lut } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(2.778 ns) 11.600 ns Q 4 PIN PIN_G10 0 " "Info: 4: + IC(1.515 ns) + CELL(2.778 ns) = 11.600 ns; Loc. = PIN_G10; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { Q~reg0head_lut Q } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.406 ns ( 37.98 % ) " "Info: Total cell delay = 4.406 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.194 ns ( 62.02 % ) " "Info: Total interconnect delay = 7.194 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { CLRN Q~2 Q~reg0head_lut Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { CLRN {} CLRN~combout {} Q~2 {} Q~reg0head_lut {} Q {} } { 0.000ns 0.000ns 5.402ns 0.277ns 1.515ns } { 0.000ns 0.832ns 0.398ns 0.398ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Q~reg0_emulated J CLKN -0.853 ns register " "Info: th for register \"Q~reg0_emulated\" (data pin = \"J\", clock pin = \"CLKN\") is -0.853 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN destination 2.089 ns + Longest register " "Info: + Longest clock path from clock \"CLKN\" to destination register is 2.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns CLKN 1 CLK PIN_B3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.537 ns) 2.089 ns Q~reg0_emulated 2 REG LCFF_X1_Y34_N1 1 " "Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.089 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 67.45 % ) " "Info: Total cell delay = 1.409 ns ( 67.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.680 ns ( 32.55 % ) " "Info: Total interconnect delay = 0.680 ns ( 32.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.208 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns J 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'J'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { J } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.438 ns) 3.124 ns Q~reg0data_lut 2 COMB LCCOMB_X1_Y34_N0 1 " "Info: 2: + IC(1.707 ns) + CELL(0.438 ns) = 3.124 ns; Loc. = LCCOMB_X1_Y34_N0; Fanout = 1; COMB Node = 'Q~reg0data_lut'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { J Q~reg0data_lut } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.208 ns Q~reg0_emulated 3 REG LCFF_X1_Y34_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.208 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "FLIPFLOP.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk 2/FLIPFLOP.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 46.79 % ) " "Info: Total cell delay = 1.501 ns ( 46.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.707 ns ( 53.21 % ) " "Info: Total interconnect delay = 1.707 ns ( 53.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { J Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { J {} J~combout {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 1.707ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { CLKN Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.089 ns" { CLKN {} CLKN~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.872ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { J Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { J {} J~combout {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 1.707ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 16:02:00 2021 " "Info: Processing ended: Mon May 10 16:02:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
