INFO: [VRFC 10-2263] Analyzing Verilog file "F:/smdp/xup/Day-1_fpga_flow/D1L1/D1L1.sim/sim_1/impl/timing/lab1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/smdp/xup/Day-1_fpga_flow/lab1/sources/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
