dbg_clk
n140
n141
n139
lfxt_clk
dco_clk
gclk_G3B6I2
gclk_G3B6I3
gclk_G3B6I6
gclk_G3B6I7
gclk_G3B6I8
gclk_G3B5I1
gclk_G3B5I2
gclk_G3B4I1
gclk_G3B3I1
gclk_G3B2I2
gclk_G3B1I1
mclk
smclk
aclk
clock_module_0/n94
clock_module_0/n106
clock_module_0/nodiv_smclk
clock_module_0/n107
clock_module_0/dco_clk
clock_module_0/lfxt_clk
clock_module_0/aclk
clock_module_0/dbg_clk
clock_module_0/mclk
clock_module_0/smclk
clock_module_0/nodiv_mclk
clock_module_0/clk_out_G2B5I11
clock_module_0/clk_out_G2B4I11
clock_module_0/clk_out_G2B3I11
clock_module_0/clk_out_G2B2I11
clock_module_0/clk_out_G2B1I11
clock_module_0/clk_out_G2B3I1
clock_module_0/lfxt_clk_G1B7I1
clock_module_0/lfxt_clk_G1B6I1
clock_module_0/lfxt_clk_G1B5I1
clock_module_0/lfxt_clk_G1B4I1
clock_module_0/lfxt_clk_G1B3I1
clock_module_0/lfxt_clk_G1B2I1
clock_module_0/lfxt_clk_G1B1I1
clock_module_0/dco_clk_G1B5I1
clock_module_0/dco_clk_G1B4I1
clock_module_0/dco_clk_G1B2I1
clock_module_0/CTS_lfxt_clk_CTO_delay31
clock_module_0/CTS_lfxt_clk_CTO_delay51
clock_module_0/CTS_lfxt_clk_CTO_delay181
clock_module_0/CTS_lfxt_clk_CTO_delay191
clock_module_0/CTS_lfxt_clk_CTO_delay231
clock_module_0/CTS_lfxt_clk_CTO_delay251
clock_module_0/CTS_lfxt_clk_CTO_delay271
clock_module_0/CTS_dco_clk_CTO_delay511
clock_module_0/CTS_dco_clk_CTO_delay551
clock_module_0/cts_0_7
clock_module_0/cts_0_3
clock_module_0/cts_0_4
clock_module_0/mclk_cts_0
clock_module_0/smclk_cts_0
clock_module_0/aclk_cts_0
dbg_0/dbg_clk
dbg_0/gclk_G4B2I1
dbg_0/gclk_G4B1I1
div0/mclk
div0/gclk_G3B6I11
div0/mclk_cts_5
div0/mclk_cts_4
multiplier_0/mclk
multiplier_0/mclk_reshi
multiplier_0/mclk_reslo
multiplier_0/mclk_op2
multiplier_0/mclk_op1
multiplier_0/mclk_cts_0_1
multiplier_0/mclk_cts_6
multiplier_0/mclk_cts_7
multiplier_0/mclk_cts_8
watchdog_0/n89
watchdog_0/wdt_clk
watchdog_0/wdt_clk_cnt
watchdog_0/mclk_wdtctl
watchdog_0/aclk
watchdog_0/mclk
watchdog_0/smclk
watchdog_0/gclk_G5B2I1
watchdog_0/gclk_G5B2I2
watchdog_0/gclk_G5B1I1
watchdog_0/clk_out_G4B5I1
watchdog_0/clk_out_G4B4I1
watchdog_0/clk_out_G4B2I1
watchdog_0/clk_out_G4B1I1
watchdog_0/mclk_cts_2
watchdog_0/mclk_cts_3
sfr_0/mclk
sfr_0/mclk_cts_3
mem_backbone_0/mclk
mem_backbone_0/mclk_bckup
mem_backbone_0/gclk_G3B6I12
mem_backbone_0/mclk_cts_8
mem_backbone_0/mclk_cts_6
mem_backbone_0/mclk_cts_4
execution_unit_0/mclk_mdb_in_buf
execution_unit_0/mclk_mdb_out_nxt
execution_unit_0/mclk
execution_unit_0/mclk_cts_1_1
execution_unit_0/mclk_cts_8
execution_unit_0/mclk_cts_9
execution_unit_0/mclk_cts_6
execution_unit_0/mclk_cts_7
frontend_0/mclk_irq_num
frontend_0/mclk
frontend_0/mclk_decode
frontend_0/mclk_inst_dext
frontend_0/mclk_inst_sext
frontend_0/mclk_pc
frontend_0/gclk_G4B2I1
frontend_0/gclk_G4B1I1
frontend_0/gclk_G3B6I9
frontend_0/mclk_cts_8
frontend_0/mclk_cts_4
frontend_0/mclk_cts_3
clock_module_0/sync_cell_dco_wkup/clk
clock_module_0/sync_cell_dco_disable/clk
clock_module_0/sync_cell_lfxt_disable/clk
clock_module_0/clock_gate_mclk/n1
clock_module_0/clock_gate_mclk/clk
clock_module_0/clock_gate_mclk/gclk
clock_module_0/clock_gate_mclk/gclk_cts_0
clock_module_0/clock_gate_mclk/clk_cts_1
clock_module_0/sync_cell_mclk_wkup/clk
clock_module_0/sync_cell_mclk_wkup/clk_cts_1
clock_module_0/clock_mux_mclk/n6
clock_module_0/clock_mux_mclk/n2
clock_module_0/clock_mux_mclk/n7
clock_module_0/clock_mux_mclk/clk_in0
clock_module_0/clock_mux_mclk/clk_in1
clock_module_0/clock_mux_mclk/clk_out
clock_module_0/clock_mux_mclk/n7_G2B5I1
clock_module_0/clock_mux_mclk/n7_G2B4I1
clock_module_0/clock_mux_mclk/n7_G2B2I1
clock_module_0/clock_mux_mclk/n7_G2B1I1
clock_module_0/clock_mux_mclk/CTS_lfxt_clk_CTO_delay21
clock_module_0/clock_mux_mclk/CTS_lfxt_clk_CTO_delay41
clock_module_0/clock_mux_mclk/clk_in0_cts_1
clock_module_0/clock_mux_mclk/clk_in1_cts_3
clock_module_0/sync_cell_cpu_sm_en/clk
clock_module_0/sync_cell_cpu_aux_en/clk
clock_module_0/sync_cell_lfxt_wkup/clk
clock_module_0/sync_cell_scg1/clk
clock_module_0/sync_cell_puc_sm/clk
clock_module_0/clock_mux_smclk/n10
clock_module_0/clock_mux_smclk/n2
clock_module_0/clock_mux_smclk/n9
clock_module_0/clock_mux_smclk/clk_in0
clock_module_0/clock_mux_smclk/clk_in1
clock_module_0/clock_mux_smclk/clk_out
clock_module_0/clock_mux_smclk/n9_G2B4I1
clock_module_0/clock_mux_smclk/n9_G2B3I1
clock_module_0/clock_mux_smclk/n9_G2B2I1
clock_module_0/clock_mux_smclk/n9_G2B1I1
clock_module_0/clock_mux_smclk/CTS_lfxt_clk_CTO_delay112
clock_module_0/clock_mux_smclk/clk_in0_cts_1
clock_module_0/clock_mux_smclk/clk_in1_cts_1
clock_module_0/clock_gate_aclk/n2
clock_module_0/clock_gate_aclk/clk
clock_module_0/clock_gate_aclk/gclk
clock_module_0/clock_gate_aclk/gclk_cts_0
clock_module_0/clock_gate_aclk/clk_cts_3
clock_module_0/sync_cell_oscoff/clk
clock_module_0/sync_cell_puc_lfxt/clk
clock_module_0/sync_cell_puc/clk
clock_module_0/sync_reset_por/clk
clock_module_0/clock_gate_dbg_clk/n2
clock_module_0/clock_gate_dbg_clk/clk
clock_module_0/clock_gate_dbg_clk/gclk
clock_module_0/clock_gate_dbg_clk/clk_cts_5
clock_module_0/clock_gate_smclk/n2
clock_module_0/clock_gate_smclk/clk
clock_module_0/clock_gate_smclk/gclk
clock_module_0/clock_gate_smclk/gclk_cts_0
clock_module_0/clock_gate_smclk/clk_cts_1
dbg_0/dbg_uart_0/dbg_clk
multiplier_0/clock_gate_reshi/n2
multiplier_0/clock_gate_reshi/clk
multiplier_0/clock_gate_reshi/gclk
multiplier_0/clock_gate_reshi/clk_cts_4
multiplier_0/clock_gate_reslo/n2
multiplier_0/clock_gate_reslo/clk
multiplier_0/clock_gate_reslo/gclk
multiplier_0/clock_gate_reslo/clk_cts_2
multiplier_0/clock_gate_op2/n2
multiplier_0/clock_gate_op2/clk
multiplier_0/clock_gate_op2/gclk
multiplier_0/clock_gate_op2/clk_cts_2
multiplier_0/clock_gate_op1/n2
multiplier_0/clock_gate_op1/clk
multiplier_0/clock_gate_op1/gclk
multiplier_0/clock_gate_op1/clk_cts_2
watchdog_0/clock_mux_watchdog/n9
watchdog_0/clock_mux_watchdog/n1
watchdog_0/clock_mux_watchdog/n8
watchdog_0/clock_mux_watchdog/clk_in0
watchdog_0/clock_mux_watchdog/clk_in1
watchdog_0/clock_mux_watchdog/clk_out
watchdog_0/clock_mux_watchdog/n8_G3B3I1
watchdog_0/clock_mux_watchdog/n8_G3B2I1
watchdog_0/clock_mux_watchdog/n8_G3B1I1
watchdog_0/clock_mux_watchdog/gclk_G2B9I1
watchdog_0/clock_mux_watchdog/gclk_G2B8I1
watchdog_0/clock_mux_watchdog/gclk_G2B6I1
watchdog_0/clock_mux_watchdog/gclk_G2B4I1
watchdog_0/clock_mux_watchdog/gclk_G2B3I1
watchdog_0/clock_mux_watchdog/gclk_G2B2I1
watchdog_0/clock_mux_watchdog/gclk_G2B1I1
watchdog_0/clock_mux_watchdog/gclk_G3B6I1
watchdog_0/clock_mux_watchdog/gclk_G3B4I1
watchdog_0/clock_mux_watchdog/gclk_G3B3I1
watchdog_0/clock_mux_watchdog/gclk_G3B2I1
watchdog_0/clock_mux_watchdog/gclk_G3B1I1
watchdog_0/clock_gate_wdtctl/n2
watchdog_0/clock_gate_wdtctl/clk
watchdog_0/clock_gate_wdtctl/gclk
watchdog_0/clock_gate_wdtctl/clk_cts_1
watchdog_0/wakeup_cell_wdog/wkup_clk
watchdog_0/wakeup_cell_wdog/scan_clk
watchdog_0/sync_cell_wdt_evt/clk
watchdog_0/clock_gate_wdtcnt/n2
watchdog_0/clock_gate_wdtcnt/clk
watchdog_0/clock_gate_wdtcnt/gclk
watchdog_0/clock_gate_wdtcnt/clk_cts_1
watchdog_0/sync_cell_wdtcnt_incr/clk
watchdog_0/sync_cell_wdtcnt_clr/clk
watchdog_0/sync_reset_por/clk
sfr_0/sync_cell_nmi/clk
sfr_0/wakeup_cell_nmi/scan_clk
sfr_0/wakeup_cell_nmi/wkup_clk
mem_backbone_0/clock_gate_bckup/n2
mem_backbone_0/clock_gate_bckup/clk
mem_backbone_0/clock_gate_bckup/gclk
mem_backbone_0/clock_gate_bckup/clk_cts_4
execution_unit_0/clock_gate_mdb_in_buf/n2
execution_unit_0/clock_gate_mdb_in_buf/clk
execution_unit_0/clock_gate_mdb_in_buf/gclk
execution_unit_0/clock_gate_mdb_in_buf/clk_cts_1
execution_unit_0/clock_gate_mdb_out_nxt/n2
execution_unit_0/clock_gate_mdb_out_nxt/clk
execution_unit_0/clock_gate_mdb_out_nxt/gclk
execution_unit_0/clock_gate_mdb_out_nxt/clk_cts_2
execution_unit_0/register_file_0/mclk_r2
execution_unit_0/register_file_0/mclk_r1
execution_unit_0/register_file_0/mclk
execution_unit_0/register_file_0/mclk_r15
execution_unit_0/register_file_0/mclk_r14
execution_unit_0/register_file_0/mclk_r13
execution_unit_0/register_file_0/mclk_r12
execution_unit_0/register_file_0/mclk_r11
execution_unit_0/register_file_0/mclk_r10
execution_unit_0/register_file_0/mclk_r9
execution_unit_0/register_file_0/mclk_r8
execution_unit_0/register_file_0/mclk_r7
execution_unit_0/register_file_0/mclk_r6
execution_unit_0/register_file_0/mclk_r5
execution_unit_0/register_file_0/mclk_r4
execution_unit_0/register_file_0/mclk_r3
execution_unit_0/register_file_0/gclk_G3B6I4
execution_unit_0/register_file_0/gclk_G3B6I5
execution_unit_0/register_file_0/gclk_G3B6I10
execution_unit_0/register_file_0/mclk_cts_7
execution_unit_0/register_file_0/mclk_cts_4
execution_unit_0/register_file_0/mclk_cts_5
execution_unit_0/register_file_0/mclk_cts_3
frontend_0/clock_gate_decode/n2
frontend_0/clock_gate_decode/clk
frontend_0/clock_gate_decode/gclk
frontend_0/clock_gate_decode/gclk_G3B2I1
frontend_0/clock_gate_decode/clk_cts_5
frontend_0/clock_gate_inst_dext/n2
frontend_0/clock_gate_inst_dext/clk
frontend_0/clock_gate_inst_dext/gclk
frontend_0/clock_gate_inst_dext/clk_cts_1
frontend_0/clock_gate_inst_sext/n2
frontend_0/clock_gate_inst_sext/clk
frontend_0/clock_gate_inst_sext/gclk
frontend_0/clock_gate_inst_sext/clk_cts_1
frontend_0/clock_gate_pc/n2
frontend_0/clock_gate_pc/clk
frontend_0/clock_gate_pc/gclk
frontend_0/clock_gate_pc/clk_cts_1
frontend_0/clock_gate_irq_num/n2
frontend_0/clock_gate_irq_num/clk
frontend_0/clock_gate_irq_num/gclk
frontend_0/clock_gate_irq_num/clk_cts_1
dbg_0/dbg_uart_0/sync_cell_uart_rxd/clk
watchdog_0/wakeup_cell_wdog/scan_mux_clk/data_in_scan
watchdog_0/wakeup_cell_wdog/scan_mux_clk/data_out
sfr_0/wakeup_cell_nmi/scan_mux_clk/data_in_scan
sfr_0/wakeup_cell_nmi/scan_mux_clk/data_out
execution_unit_0/register_file_0/clock_gate_r7/n2
execution_unit_0/register_file_0/clock_gate_r7/clk
execution_unit_0/register_file_0/clock_gate_r7/gclk
execution_unit_0/register_file_0/clock_gate_r7/clk_cts_2
execution_unit_0/register_file_0/clock_gate_r6/n2
execution_unit_0/register_file_0/clock_gate_r6/clk
execution_unit_0/register_file_0/clock_gate_r6/gclk
execution_unit_0/register_file_0/clock_gate_r6/clk_cts_1
execution_unit_0/register_file_0/clock_gate_r5/n2
execution_unit_0/register_file_0/clock_gate_r5/clk
execution_unit_0/register_file_0/clock_gate_r5/gclk
execution_unit_0/register_file_0/clock_gate_r5/clk_cts_2
execution_unit_0/register_file_0/clock_gate_r4/n2
execution_unit_0/register_file_0/clock_gate_r4/clk
execution_unit_0/register_file_0/clock_gate_r4/gclk
execution_unit_0/register_file_0/clock_gate_r4/clk_cts_1
execution_unit_0/register_file_0/clock_gate_r3/n2
execution_unit_0/register_file_0/clock_gate_r3/clk
execution_unit_0/register_file_0/clock_gate_r3/gclk
execution_unit_0/register_file_0/clock_gate_r3/gclk_G3B6I1
execution_unit_0/register_file_0/clock_gate_r3/clk_cts_1
execution_unit_0/register_file_0/clock_gate_r2/n2
execution_unit_0/register_file_0/clock_gate_r2/clk
execution_unit_0/register_file_0/clock_gate_r2/gclk
execution_unit_0/register_file_0/clock_gate_r2/clk_cts_4
execution_unit_0/register_file_0/clock_gate_r1/n2
execution_unit_0/register_file_0/clock_gate_r1/clk
execution_unit_0/register_file_0/clock_gate_r1/gclk
execution_unit_0/register_file_0/clock_gate_r1/clk_cts_4
execution_unit_0/register_file_0/clock_gate_r15/n2
execution_unit_0/register_file_0/clock_gate_r15/clk
execution_unit_0/register_file_0/clock_gate_r15/gclk
execution_unit_0/register_file_0/clock_gate_r15/clk_cts_3
execution_unit_0/register_file_0/clock_gate_r14/n2
execution_unit_0/register_file_0/clock_gate_r14/clk
execution_unit_0/register_file_0/clock_gate_r14/gclk
execution_unit_0/register_file_0/clock_gate_r14/clk_cts_3
execution_unit_0/register_file_0/clock_gate_r13/n2
execution_unit_0/register_file_0/clock_gate_r13/clk
execution_unit_0/register_file_0/clock_gate_r13/gclk
execution_unit_0/register_file_0/clock_gate_r13/clk_cts_3
execution_unit_0/register_file_0/clock_gate_r12/n2
execution_unit_0/register_file_0/clock_gate_r12/clk
execution_unit_0/register_file_0/clock_gate_r12/gclk
execution_unit_0/register_file_0/clock_gate_r12/clk_cts_4
execution_unit_0/register_file_0/clock_gate_r11/n2
execution_unit_0/register_file_0/clock_gate_r11/clk
execution_unit_0/register_file_0/clock_gate_r11/gclk
execution_unit_0/register_file_0/clock_gate_r11/clk_cts_3
execution_unit_0/register_file_0/clock_gate_r10/n2
execution_unit_0/register_file_0/clock_gate_r10/clk
execution_unit_0/register_file_0/clock_gate_r10/gclk
execution_unit_0/register_file_0/clock_gate_r10/clk_cts_2
execution_unit_0/register_file_0/clock_gate_r9/n2
execution_unit_0/register_file_0/clock_gate_r9/clk
execution_unit_0/register_file_0/clock_gate_r9/gclk
execution_unit_0/register_file_0/clock_gate_r9/clk_cts_2
execution_unit_0/register_file_0/clock_gate_r8/n2
execution_unit_0/register_file_0/clock_gate_r8/clk
execution_unit_0/register_file_0/clock_gate_r8/gclk
execution_unit_0/register_file_0/clock_gate_r8/clk_cts_2
