git clone --depth 1 --no-tags https://github.com/mekkkwiz/project-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307613822
git clone --depth 1 --no-tags https://github.com/afbaeza/Sistemas-embebidos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308072603
git clone --depth 1 --no-tags https://github.com/JuanDiegoVillafuertePazos/lb88888.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307033222
git clone --depth 1 --no-tags https://github.com/ronenshoham-metrics/ronen-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305348736
git clone --depth 1 --no-tags https://github.com/ippond/iic_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306833206
git clone --depth 1 --no-tags https://github.com/michaelglu/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304964525
git clone --depth 1 --no-tags https://github.com/Calerbucci/Logic-Design06_Monorail.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311737882
git clone --depth 1 --no-tags https://github.com/nihal-ramaswamy/DDCO-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310859682
git clone --depth 1 --no-tags https://github.com/omar5679/enel453lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311116006
git clone --depth 1 --no-tags https://github.com/hashing-cell/cpen211-vonNeumann8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311541532
git clone --depth 1 --no-tags https://github.com/ariefhirmanto/vlsi-tic-tac-toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311593992
git clone --depth 1 --no-tags https://github.com/lam19267/Proyecto_LAM_19267.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303260727
git clone --depth 1 --no-tags https://github.com/mol18822/Proyecto1-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303281333
git clone --depth 1 --no-tags https://github.com/1-Karthigeyan-1/EE2026_Main_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303163253
git clone --depth 1 --no-tags https://github.com/wtsiang/git_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303072700
git clone --depth 1 --no-tags https://github.com/zanjani99/fulladder-switch-level-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303162705
git clone --depth 1 --no-tags https://github.com/gar19421/Proyecto-Cajero-Autom-tico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303212458
git clone --depth 1 --no-tags https://github.com/krishna-beemanapalli/rv32i-pipeCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305206657
git clone --depth 1 --no-tags https://github.com/JamesKo1026/MAJNAR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305062998
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305260493
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305260682
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305259768
git clone --depth 1 --no-tags https://github.com/UtkarshVerma37051/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302901060
git clone --depth 1 --no-tags https://github.com/tkarthikeyan132/Approximate-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303323600
git clone --depth 1 --no-tags https://github.com/kanishkjeet911/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303361193
git clone --depth 1 --no-tags https://github.com/juanmard/examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302777800
git clone --depth 1 --no-tags https://github.com/PratibhaSingh23/SequenceDectection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302730330
git clone --depth 1 --no-tags https://github.com/skyil7/SejongUniv_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303573997
git clone --depth 1 --no-tags https://github.com/jacob-parmer/CPU_Design_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305753303
git clone --depth 1 --no-tags https://github.com/DoanTanLoc-2203/VerilogHDL-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308688500
git clone --depth 1 --no-tags https://github.com/majeedullah/Digital_System_design_Malak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309325599
git clone --depth 1 --no-tags https://github.com/KingJohn12/CDA3102.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311417701
git clone --depth 1 --no-tags https://github.com/thomaswsu/Verilog-Exploration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305914998
git clone --depth 1 --no-tags https://github.com/ombhilare999/8-Bit-ALU-implementation-on-CYCLONE-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307926528
git clone --depth 1 --no-tags https://github.com/wdhwong/CSE141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307497841
git clone --depth 1 --no-tags https://github.com/kuby1412/vsdphysicaldesignflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306802216
git clone --depth 1 --no-tags https://github.com/eric710chen/ECE241_system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307521183
git clone --depth 1 --no-tags https://github.com/wdevore/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307402722
git clone --depth 1 --no-tags https://github.com/hackme199/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306712754
git clone --depth 1 --no-tags https://github.com/r1ng0hacking/MIPS_CPU_SINGLE_CYCLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306602877
git clone --depth 1 --no-tags https://github.com/madni-sadiq/riscv-arc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307175218
git clone --depth 1 --no-tags https://github.com/lam19267/LAB8_LAM_19267.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307018174
git clone --depth 1 --no-tags https://github.com/pat19218/Lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310480332
git clone --depth 1 --no-tags https://github.com/jluo1996/csc137.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308824302
git clone --depth 1 --no-tags https://github.com/splhack/8bitworkshop_if.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309184712
git clone --depth 1 --no-tags https://github.com/jborza/fpga_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309503431
git clone --depth 1 --no-tags https://github.com/pmkenned/fpga_fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309555652
git clone --depth 1 --no-tags https://github.com/wyang28/MIPS-SSC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309595398
git clone --depth 1 --no-tags https://github.com/careylzh/whackamole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311037555
git clone --depth 1 --no-tags https://github.com/arockyu/Synthesizer_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310890802
git clone --depth 1 --no-tags https://github.com/VVONJAE/SystemOnChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311239932
git clone --depth 1 --no-tags https://github.com/mun19176/Lab-10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310782691
git clone --depth 1 --no-tags https://github.com/Subserial/tinyfpga-led-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311546390
git clone --depth 1 --no-tags https://github.com/zhengzhehui1110/vivado-package-storage-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311354858
git clone --depth 1 --no-tags https://github.com/JayDigvijay/RISC-V_Processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311999821
git clone --depth 1 --no-tags https://github.com/Import3r/custom_pipelined_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312051915
git clone --depth 1 --no-tags https://github.com/mingqifeng/SYSC4310.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311812672
git clone --depth 1 --no-tags https://github.com/Energy-Zheng/Eriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303666144
git clone --depth 1 --no-tags https://github.com/dharaspatel/lab3-dhara-andrew.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303445004
git clone --depth 1 --no-tags https://github.com/wjchenqing/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305044117
git clone --depth 1 --no-tags https://github.com/dimitris-christodoulou57/7-SEGMENTS-DISPLAY-DRIVER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304151908
git clone --depth 1 --no-tags https://github.com/sids174/Brent-Kung-32-bit-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302574285
git clone --depth 1 --no-tags https://github.com/XD-inTheShell/MineSweeper-350FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308224503
git clone --depth 1 --no-tags https://github.com/memberRE/Matrix_multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308022598
git clone --depth 1 --no-tags https://github.com/ignaciobrizuela/filter-fir-fixed-point.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306725863
git clone --depth 1 --no-tags https://github.com/HUCHIHAISAI/test2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306638350
git clone --depth 1 --no-tags https://github.com/Muhammed-El-Sayed/Simple_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308475494
git clone --depth 1 --no-tags https://github.com/kkarung/Basic-Logic-curcit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308805784
git clone --depth 1 --no-tags https://github.com/nicol719/468Group9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308497699
git clone --depth 1 --no-tags https://github.com/vel18352/Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307025361
git clone --depth 1 --no-tags https://github.com/gar19421/Lab-08-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307008322
git clone --depth 1 --no-tags https://github.com/streprobus/ComputerArchitectureLab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307989810
git clone --depth 1 --no-tags https://github.com/PE-611/UART_Rx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305612597
git clone --depth 1 --no-tags https://github.com/williamtien23/FPGA-DE10_LITE-Resouce_Util_Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305190972
git clone --depth 1 --no-tags https://github.com/KavinduJayas/Verilog_32bit-CPU_Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305593464
git clone --depth 1 --no-tags https://github.com/sepehrsadri/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307181272
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/digital1_lab08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306403762
git clone --depth 1 --no-tags https://github.com/brunoflores/hdl-test-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309005352
git clone --depth 1 --no-tags https://github.com/vul3yo6/FPGA-Training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311014465
git clone --depth 1 --no-tags https://github.com/JayCastro97/Kolache-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309819754
git clone --depth 1 --no-tags https://github.com/ViktoriaEmets/RF2-RF3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311106162
git clone --depth 1 --no-tags https://github.com/letrend/i2c_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311266079
git clone --depth 1 --no-tags https://github.com/pawankachhap/EC806-Digital_Design_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311341426
git clone --depth 1 --no-tags https://github.com/SirEliClark/CSE464_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312042946
git clone --depth 1 --no-tags https://github.com/biubiubiu1112/BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311326964
git clone --depth 1 --no-tags https://github.com/davissemi/SPARTAN3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311763546
git clone --depth 1 --no-tags https://github.com/ThomasJagielski/whack-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310961154
git clone --depth 1 --no-tags https://github.com/MSP-code/sm_to_tft_red.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310115650
git clone --depth 1 --no-tags https://github.com/lexyaa/week3_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307983926
git clone --depth 1 --no-tags https://github.com/berthrann/quartus-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307926503
git clone --depth 1 --no-tags https://github.com/hihi0123/cvsd_hw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307943029
git clone --depth 1 --no-tags https://github.com/moobshake/50002---ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308055475
git clone --depth 1 --no-tags https://github.com/lexyaa/week8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309642341
git clone --depth 1 --no-tags https://github.com/Sliver94/ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310651897
git clone --depth 1 --no-tags https://github.com/davhou23/EENG_220_CLOCK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310372768
git clone --depth 1 --no-tags https://github.com/andeeni/alucode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310326854
