Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/Gavin/OneDrive/Desktop/System Verilog/Basics/Always_Block/Always_Block.srcs/sim_1/new/Using_Always_Block.sv" Line 47
