Fitter report for swerv
Thu Mar 31 14:07:14 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Fitter DSP Block Usage Summary
 22. DSP Block Details
 23. Routing Usage Summary
 24. I/O Rules Summary
 25. I/O Rules Details
 26. I/O Rules Matrix
 27. Fitter Device Options
 28. Operating Settings and Conditions
 29. Estimated Delay Added for Hold Timing Summary
 30. Estimated Delay Added for Hold Timing Details
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------------------------------------+
; Fitter Summary                                                                                                     ;
+----------------------------------+---------------------------------------------------------------------------------+
; Fitter Status                    ; Successful - Thu Mar 31 14:07:13 2022                                           ;
; Quartus Prime Version            ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition                                     ;
; Revision Name                    ; swerv                                                                           ;
; Top-level Entity Name            ; swerv                                                                           ;
; Family                           ; Cyclone V                                                                       ;
; Device                           ; 5CSXFC6D6F31C6                                                                  ;
; Timing Models                    ; Final                                                                           ;
; Logic utilization (in ALMs)      ; 21,746 / 41,910 ( 52 % )                                                        ;
;   * Logic utilization warning    ; A large number of ALMs contain virtual pins and count towards logic utilization ;
;   * ALMs containing virtual pins ; 1,168 / 41,910 ( 3 % )                                                          ;
; Total registers                  ; 15205                                                                           ;
; Total pins                       ; 1 / 499 ( < 1 % )                                                               ;
; Total virtual pins               ; 2,334                                                                           ;
; Total block memory bits          ; 0 / 5,662,720 ( 0 % )                                                           ;
; Total RAM Blocks                 ; 0 / 553 ( 0 % )                                                                 ;
; Total DSP Blocks                 ; 3 / 112 ( 3 % )                                                                 ;
; Total HSSI RX PCSs               ; 0 / 9 ( 0 % )                                                                   ;
; Total HSSI PMA RX Deserializers  ; 0 / 9 ( 0 % )                                                                   ;
; Total HSSI TX PCSs               ; 0 / 9 ( 0 % )                                                                   ;
; Total HSSI PMA TX Serializers    ; 0 / 9 ( 0 % )                                                                   ;
; Total PLLs                       ; 0 / 15 ( 0 % )                                                                  ;
; Total DLLs                       ; 0 / 4 ( 0 % )                                                                   ;
+----------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.2%      ;
;     Processor 3            ;  11.9%      ;
;     Processor 4            ;  11.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                           ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                         ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk~inputCLKENA0                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                          ;                  ;                       ;
; core_rst_l~0CLKENA0                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                          ;                  ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~533                                                                                                     ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][1]                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][2]                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][3]                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][4]                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][5]                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][6]                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][7]                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][8]                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][9]                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][10]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][11]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][12]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][13]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][14]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][15]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][16]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][17]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][18]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][19]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][20]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][21]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][22]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][23]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][24]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][25]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][26]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][27]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][28]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][29]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][30]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][31]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][32]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][33]                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~add_lh_hlmac_pl[0][0]                                                                                   ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~874                                                                                                     ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][1]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][2]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][3]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][4]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][5]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][6]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][7]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][8]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][9]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][10]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][11]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][12]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][13]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][14]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][15]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][16]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][17]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][18]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][19]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][20]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][21]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][22]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][23]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][24]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][25]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][26]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][27]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_hh_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~192                                                                                                     ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][1]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][2]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][3]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][4]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][5]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][6]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][7]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][8]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][9]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][10]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][11]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][12]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][13]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][14]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][15]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][16]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][17]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][18]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][19]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][20]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][21]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][22]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][23]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][24]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][25]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][26]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][27]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][28]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][29]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][30]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][31]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][32]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][33]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][34]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][35]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; exu:exu|exu_mul_ctl:mul_e1|Mult0~mult_ll_pl[0][0]                                                                                        ; RESULTA          ;                       ;
; dbg:dbg|rvdffs:dmstatus_resumeack_reg|rvdff:dffs|dout[0]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dbg:dbg|rvdffs:dmstatus_resumeack_reg|rvdff:dffs|dout[0]~DUPLICATE                                                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[0].cam_ff|dout[0]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[0].cam_ff|dout[0]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[0].cam_ff|dout[1]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[0].cam_ff|dout[1]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[0].cam_ff|dout[9]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[0].cam_ff|dout[9]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[1].cam_ff|dout[0]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[1].cam_ff|dout[0]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[2].cam_ff|dout[0]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[2].cam_ff|dout[0]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[2].cam_ff|dout[1]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[2].cam_ff|dout[1]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[2].cam_ff|dout[2]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[2].cam_ff|dout[2]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[2].cam_ff|dout[3]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[2].cam_ff|dout[3]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[3].cam_ff|dout[4]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[3].cam_ff|dout[4]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[3].cam_ff|dout[9]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[3].cam_ff|dout[9]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[4].cam_ff|dout[0]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[4].cam_ff|dout[0]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[4].cam_ff|dout[1]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[4].cam_ff|dout[1]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[5].cam_ff|dout[0]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[5].cam_ff|dout[0]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[6].cam_ff|dout[2]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[6].cam_ff|dout[2]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[7].cam_ff|dout[3]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[7].cam_ff|dout[3]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[7].cam_ff|dout[9]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[7].cam_ff|dout[9]~DUPLICATE                                                                ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:divwbff|dout[0]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:divwbff|dout[0]~DUPLICATE                                                                            ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdff:leak1_i1_stall_ff|dout[0]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdff:leak1_i1_stall_ff|dout[0]~DUPLICATE                                                                  ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[38]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[38]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[39]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[39]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[40]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[40]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[41]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[41]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[42]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[42]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[57]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[57]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[61]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[61]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[66]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs|dout[66]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff|rvdff:dffs|dout[34]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff|rvdff:dffs|dout[34]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff|rvdff:dffs|dout[38]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff|rvdff:dffs|dout[38]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff|rvdff:dffs|dout[39]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff|rvdff:dffs|dout[39]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff|rvdff:dffs|dout[57]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff|rvdff:dffs|dout[57]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff|rvdff:dffs|dout[61]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff|rvdff:dffs|dout[61]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[34]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[34]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[41]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[41]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[44]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[44]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[48]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[48]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[57]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[57]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[59]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[59]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[66]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs|dout[66]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4_trigger_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4_trigger_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4_trigger_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4_trigger_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4_trigger_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4_trigger_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[36]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[36]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[39]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[39]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[40]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[40]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[42]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[42]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[56]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[56]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[57]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[57]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[58]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[58]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[60]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[60]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[63]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[63]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[65]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[65]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[66]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[66]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                     ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                     ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                     ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                     ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                    ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                    ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                    ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                    ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                    ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                    ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                     ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                    ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                    ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                    ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e3pcff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e3pcff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e3resultff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e3resultff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e3resultff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e3resultff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e3resultff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e3resultff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i0e3resultff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i0e3resultff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e3pcff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e3pcff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e3pcff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e3pcff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:trap_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:trap_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:trap_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:trap_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:trap_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:trap_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                          ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:trap_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:trap_e4ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                         ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[34]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[34]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[38]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[38]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[39]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[39]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[40]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[40]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[41]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[41]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[42]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[42]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[57]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[57]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[64]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[64]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[65]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs|dout[65]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                       ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                      ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:divtriggerff|rvdff:dffs|dout[0]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:divtriggerff|rvdff:dffs|dout[0]~DUPLICATE                                                           ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i0_e2c_ff|rvdff:dffs|dout[1]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i0_e2c_ff|rvdff:dffs|dout[1]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i0_e3c_ff|rvdff:dffs|dout[1]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i0_e3c_ff|rvdff:dffs|dout[1]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i0_e4c_ff|rvdff:dffs|dout[1]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i0_e4c_ff|rvdff:dffs|dout[1]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i0_e4c_ff|rvdff:dffs|dout[3]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i0_e4c_ff|rvdff:dffs|dout[3]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i0_wbc_ff|rvdff:dffs|dout[1]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i0_wbc_ff|rvdff:dffs|dout[1]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i0_wbc_ff|rvdff:dffs|dout[2]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i0_wbc_ff|rvdff:dffs|dout[2]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i0_wbc_ff|rvdff:dffs|dout[3]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i0_wbc_ff|rvdff:dffs|dout[3]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e1c_ff|rvdff:dffs|dout[1]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e1c_ff|rvdff:dffs|dout[1]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e2c_ff|rvdff:dffs|dout[0]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e2c_ff|rvdff:dffs|dout[0]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e2c_ff|rvdff:dffs|dout[2]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e2c_ff|rvdff:dffs|dout[2]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e2c_ff|rvdff:dffs|dout[3]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e2c_ff|rvdff:dffs|dout[3]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e3c_ff|rvdff:dffs|dout[0]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e3c_ff|rvdff:dffs|dout[0]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e4c_ff|rvdff:dffs|dout[0]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e4c_ff|rvdff:dffs|dout[0]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e4c_ff|rvdff:dffs|dout[2]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i1_e4c_ff|rvdff:dffs|dout[2]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_decode_ctl:decode|rvdffs:i1_wbc_ff|rvdff:dffs|dout[2]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_decode_ctl:decode|rvdffs:i1_wbc_ff|rvdff:dffs|dout[2]~DUPLICATE                                                              ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[2].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[2].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                               ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[3].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[3].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[6].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[6].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                               ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[7].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[7].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[9].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[9].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[9].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[9].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                               ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[11].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[11].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                               ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[16].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[16].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                              ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[17].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[17].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                              ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[21].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[21].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                               ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[21].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[21].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                               ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[21].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[21].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                              ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[21].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[21].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                              ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[23].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[23].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                              ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[23].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[23].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                              ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[24].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[24].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                               ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[25].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[25].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                               ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[26].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[26].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                               ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[26].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[26].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                              ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[26].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[26].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                              ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[26].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[26].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                              ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[30].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[30].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                              ;                  ;                       ;
; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[30].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[30].gprff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                              ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdff:debug_fence_ff|dout[0]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdff:debug_fence_ff|dout[0]~DUPLICATE                                                                       ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdff:ibvalff|dout[0]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdff:ibvalff|dout[0]~DUPLICATE                                                                              ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdff:ibvalff|dout[1]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdff:ibvalff|dout[1]~DUPLICATE                                                                              ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdff:ibvalff|dout[2]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdff:ibvalff|dout[2]~DUPLICATE                                                                              ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdff:ibvalff|dout[3]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdff:ibvalff|dout[3]~DUPLICATE                                                                              ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp0ff|rvdffs:genblock.dff|rvdff:dffs|dout[52]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp0ff|rvdffs:genblock.dff|rvdff:dffs|dout[52]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[33]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[33]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[48]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[48]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[59]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[59]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[63]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[63]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[64]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[64]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[67]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs|dout[67]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[34]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[34]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[35]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[35]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[43]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[43]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[44]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[44]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[45]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[45]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[55]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[55]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[57]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[57]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[59]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[59]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[61]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[61]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[66]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[66]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[67]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs|dout[67]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[52]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[52]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[65]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs|dout[65]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst2ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst2ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst3ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst3ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst3ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst3ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[33]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[33]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[34]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[34]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[35]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[35]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                        ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                       ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                       ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                       ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                        ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                       ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                       ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                       ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                       ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                       ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                      ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:bp_wb_ff|dout[6]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:bp_wb_ff|dout[6]~DUPLICATE                                                                                 ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:excinfo_wb_ff|dout[3]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:excinfo_wb_ff|dout[3]~DUPLICATE                                                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:exthaltff|dout[8]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:exthaltff|dout[8]~DUPLICATE                                                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:freeff|dout[0]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:freeff|dout[0]~DUPLICATE                                                                                   ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:freeff|dout[1]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:freeff|dout[1]~DUPLICATE                                                                                   ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[1]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[1]~DUPLICATE                                                                          ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[10]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[10]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[14]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[14]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[15]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[15]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[18]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[18]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[20]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[20]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[22]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[22]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[23]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[23]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[25]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[25]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[26]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[26]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[29]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[29]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[32]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[32]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[36]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[36]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[37]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[37]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[38]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff|dout[38]~DUPLICATE                                                                         ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mepc_ff|dout[5]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mepc_ff|dout[5]~DUPLICATE                                                                                  ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mepc_ff|dout[8]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mepc_ff|dout[8]~DUPLICATE                                                                                  ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mepc_ff|dout[13]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mepc_ff|dout[13]~DUPLICATE                                                                                 ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mepc_ff|dout[16]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mepc_ff|dout[16]~DUPLICATE                                                                                 ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mepc_ff|dout[20]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mepc_ff|dout[20]~DUPLICATE                                                                                 ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mip_ff|dout[2]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mip_ff|dout[2]~DUPLICATE                                                                                   ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mstatus_ff|dout[0]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mstatus_ff|dout[0]~DUPLICATE                                                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t0_ff|dout[4]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t0_ff|dout[4]~DUPLICATE                                                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t0_ff|dout[9]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t0_ff|dout[9]~DUPLICATE                                                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t1_ff|dout[1]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t1_ff|dout[1]~DUPLICATE                                                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t1_ff|dout[2]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t1_ff|dout[2]~DUPLICATE                                                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t2_ff|dout[1]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t2_ff|dout[1]~DUPLICATE                                                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t2_ff|dout[5]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t2_ff|dout[5]~DUPLICATE                                                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t2_ff|dout[7]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t2_ff|dout[7]~DUPLICATE                                                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t3_ff|dout[4]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t3_ff|dout[4]~DUPLICATE                                                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtsel_ff|dout[0]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtsel_ff|dout[0]~DUPLICATE                                                                                 ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[4]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[4]~DUPLICATE                                                                                 ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[22]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[22]~DUPLICATE                                                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[23]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[23]~DUPLICATE                                                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[24]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[24]~DUPLICATE                                                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[25]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[25]~DUPLICATE                                                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[26]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[26]~DUPLICATE                                                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[29]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[29]~DUPLICATE                                                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[31]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff|dout[31]~DUPLICATE                                                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:reset_ff|dout[0]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdff:reset_ff|dout[0]~DUPLICATE                                                                                 ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:dicawics_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:dicawics_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:dicawics_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:dicawics_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:dicawics_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:dicawics_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:dicawics_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:dicawics_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                              ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:miccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:miccmect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                               ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                             ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mrac_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mrac_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                                  ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mrac_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mrac_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                                 ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mrac_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mrac_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                                 ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mrac_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mrac_ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                                 ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                            ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                           ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                 ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                                ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:pwbc_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffe:pwbc_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                  ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffs:mgpmc_ff|rvdff:dffs|dout[0]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffs:mgpmc_ff|rvdff:dffs|dout[0]~DUPLICATE                                                                     ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme3_ff|rvdff:dffs|dout[1]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme3_ff|rvdff:dffs|dout[1]~DUPLICATE                                                                    ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme3_ff|rvdff:dffs|dout[2]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme3_ff|rvdff:dffs|dout[2]~DUPLICATE                                                                    ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme4_ff|rvdff:dffs|dout[0]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme4_ff|rvdff:dffs|dout[0]~DUPLICATE                                                                    ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme4_ff|rvdff:dffs|dout[3]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme4_ff|rvdff:dffs|dout[3]~DUPLICATE                                                                    ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme4_ff|rvdff:dffs|dout[4]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme4_ff|rvdff:dffs|dout[4]~DUPLICATE                                                                    ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme5_ff|rvdff:dffs|dout[1]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme5_ff|rvdff:dffs|dout[1]~DUPLICATE                                                                    ;                  ;                       ;
; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme5_ff|rvdff:dffs|dout[2]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme5_ff|rvdff:dffs|dout[2]~DUPLICATE                                                                    ;                  ;                       ;
; dma_ctrl:dma_ctrl|rvdffs:RdPtr_dff|rvdff:dffs|dout[0]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dma_ctrl:dma_ctrl|rvdffs:RdPtr_dff|rvdff:dffs|dout[0]~DUPLICATE                                                                          ;                  ;                       ;
; dma_ctrl:dma_ctrl|rvdffs:RdPtr_dff|rvdff:dffs|dout[1]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dma_ctrl:dma_ctrl|rvdffs:RdPtr_dff|rvdff:dffs|dout[1]~DUPLICATE                                                                          ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                              ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                    ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                   ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[40]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[40]~DUPLICATE                                   ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[43]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[43]~DUPLICATE                                   ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[71]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[71]~DUPLICATE                                   ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffs:validff|rvdff:dffs|dout[0]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e1|rvdffs:validff|rvdff:dffs|dout[0]~DUPLICATE                                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                              ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                              ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                    ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[40]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[40]~DUPLICATE                                   ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[45]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[45]~DUPLICATE                                   ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[51]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[51]~DUPLICATE                                   ;                  ;                       ;
; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[70]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[70]~DUPLICATE                                   ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                              ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[22]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[23]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                               ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                              ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                   ;                  ;                       ;
; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[70]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs|dout[70]~DUPLICATE                                   ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdff:countff|dout[2]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdff:countff|dout[2]~DUPLICATE                                                                               ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdff:countff|dout[5]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdff:countff|dout[5]~DUPLICATE                                                                               ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdff:flush_any_ff|dout[0]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdff:flush_any_ff|dout[0]~DUPLICATE                                                                          ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                                   ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                   ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[30]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                                   ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                   ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                                   ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                   ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                                   ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                   ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                                   ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                   ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                                  ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffs:miscf|rvdff:dffs|dout[0]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffs:miscf|rvdff:dffs|dout[0]~DUPLICATE                                                                     ;                  ;                       ;
; exu:exu|exu_div_ctl:div_e1|rvdffs:miscf|rvdff:dffs|dout[3]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|exu_div_ctl:div_e1|rvdffs:miscf|rvdff:dffs|dout[3]~DUPLICATE                                                                     ;                  ;                       ;
; exu:exu|rvdff:e4ghrff|dout[1]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdff:e4ghrff|dout[1]~DUPLICATE                                                                                                  ;                  ;                       ;
; exu:exu|rvdffe:i0_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                                              ;                  ;                       ;
; exu:exu|rvdffe:i0_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                                              ;                  ;                       ;
; exu:exu|rvdffe:i0_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i0_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                                              ;                  ;                       ;
; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                                              ;                  ;                       ;
; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                                              ;                  ;                       ;
; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i0_upper_flush_e2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i0_upper_flush_e2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                                    ;                  ;                       ;
; exu:exu|rvdffe:i1_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i1_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i1_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i1_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i1_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i1_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i1_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i1_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i1_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i1_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i1_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i1_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i1_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i1_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                                             ;                  ;                       ;
; exu:exu|rvdffe:i1_upper_flush_e2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:i1_upper_flush_e2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                                     ;                  ;                       ;
; exu:exu|rvdffe:predict_mp_ff|rvdffs:genblock.dff|rvdff:dffs|dout[54]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffe:predict_mp_ff|rvdffs:genblock.dff|rvdff:dffs|dout[54]~DUPLICATE                                                           ;                  ;                       ;
; exu:exu|rvdffs:e1ghrff|rvdff:dffs|dout[0]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffs:e1ghrff|rvdff:dffs|dout[0]~DUPLICATE                                                                                      ;                  ;                       ;
; exu:exu|rvdffs:e1ghrff|rvdff:dffs|dout[1]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffs:e1ghrff|rvdff:dffs|dout[1]~DUPLICATE                                                                                      ;                  ;                       ;
; exu:exu|rvdffs:e1ghrff|rvdff:dffs|dout[3]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; exu:exu|rvdffs:e1ghrff|rvdff:dffs|dout[3]~DUPLICATE                                                                                      ;                  ;                       ;
; ifu:ifu|ifu_aln_ctl:aln|rvdff:rdpff|dout[0]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_aln_ctl:aln|rvdff:rdpff|dout[0]~DUPLICATE                                                                                    ;                  ;                       ;
; ifu:ifu|ifu_aln_ctl:aln|rvdff:rdpff|dout[1]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_aln_ctl:aln|rvdff:rdpff|dout[1]~DUPLICATE                                                                                    ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:coll_ff|dout[2]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdff:coll_ff|dout[2]~DUPLICATE                                                                                    ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:fetchghr|dout[0]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdff:fetchghr|dout[0]~DUPLICATE                                                                                   ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:fetchghr|dout[1]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdff:fetchghr|dout[1]~DUPLICATE                                                                                   ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                    ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                    ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                    ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                    ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                        ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                        ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                        ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                        ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                       ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                       ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                       ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                       ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE                                       ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                       ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[1].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[1].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                        ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[1].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[1].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                        ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[1].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[1].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                        ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[1].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[1].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                        ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[2].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[2].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                       ;                  ;                       ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[2].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[2].rets_ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                       ;                  ;                       ;
; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:faddrf2_ff|dout[1]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:faddrf2_ff|dout[1]~DUPLICATE                                                                               ;                  ;                       ;
; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:faddrf2_ff|dout[2]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:faddrf2_ff|dout[2]~DUPLICATE                                                                               ;                  ;                       ;
; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:faddrf2_ff|dout[5]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:faddrf2_ff|dout[5]~DUPLICATE                                                                               ;                  ;                       ;
; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:faddrf2_ff|dout[21]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:faddrf2_ff|dout[21]~DUPLICATE                                                                              ;                  ;                       ;
; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:faddrf2_ff|dout[29]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:faddrf2_ff|dout[29]~DUPLICATE                                                                              ;                  ;                       ;
; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:ran_ff|dout[2]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_ifc_ctl:ifc|rvdff:ran_ff|dout[2]~DUPLICATE                                                                                   ;                  ;                       ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:ccm_rdy_in_ff|dout[0]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:ccm_rdy_in_ff|dout[0]~DUPLICATE                                                                        ;                  ;                       ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:fetch_req_f2_ff|dout[0]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:fetch_req_f2_ff|dout[0]~DUPLICATE                                                                      ;                  ;                       ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:tag_addr_ff|dout[2]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:tag_addr_ff|dout[2]~DUPLICATE                                                                          ;                  ;                       ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:tag_v_ff|dout[0]                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:tag_v_ff|dout[0]~DUPLICATE                                                                             ;                  ;                       ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_debug_sel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_debug_sel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                     ;                  ;                       ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_debug_sel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_debug_sel_ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                     ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:ibuf_timerff|dout[1]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:ibuf_timerff|dout[1]~DUPLICATE                                             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:ibuf_timerff|dout[2]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:ibuf_timerff|dout[2]~DUPLICATE                                             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_WrPtr0_dc5ff|dout[2]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_WrPtr0_dc5ff|dout[2]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_WrPtr1_dc5ff|dout[1]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_WrPtr1_dc5ff|dout[1]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_busreq_dc3ff|dout[0]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_busreq_dc3ff|dout[0]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_busreq_dc4ff|dout[0]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_busreq_dc4ff|dout[0]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[1]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[16] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[17] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[18] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[19] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[21] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[27] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[29] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[17] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[18] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[20] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[23] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[28] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[17] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[19] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[27] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[30] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[3]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[10] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[26] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[29] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[16] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[17] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[19] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[23] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[24] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[27] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[17] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[21] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[27] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[27]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[28] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[3]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[18] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[26] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[28] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[29] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE              ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE              ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE              ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE              ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[9]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE              ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[16]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[18]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[19]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[20]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[21]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[23]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[28]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[16]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[21]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[22]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~DUPLICATE             ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_byteenff|rvdff:dffs|dout[1]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_byteenff|rvdff:dffs|dout[1]~DUPLICATE                    ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualff|rvdff:dffs|dout[0]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualff|rvdff:dffs|dout[0]~DUPLICATE                      ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualtagff|rvdff:dffs|dout[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualtagff|rvdff:dffs|dout[0]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualtagff|rvdff:dffs|dout[2]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualtagff|rvdff:dffs|dout[2]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_writeff|rvdff:dffs|dout[0]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_writeff|rvdff:dffs|dout[0]~DUPLICATE                     ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualtagff|rvdff:dffs|dout[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualtagff|rvdff:dffs|dout[0]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualtagff|rvdff:dffs|dout[1]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualtagff|rvdff:dffs|dout[1]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualtagff|rvdff:dffs|dout[2]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualtagff|rvdff:dffs|dout[2]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_writeff|rvdff:dffs|dout[0]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_writeff|rvdff:dffs|dout[0]~DUPLICATE                     ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualff|rvdff:dffs|dout[0]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualff|rvdff:dffs|dout[0]~DUPLICATE                      ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualtagff|rvdff:dffs|dout[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualtagff|rvdff:dffs|dout[0]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualtagff|rvdff:dffs|dout[1]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualtagff|rvdff:dffs|dout[1]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualff|rvdff:dffs|dout[0]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualff|rvdff:dffs|dout[0]~DUPLICATE                      ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualhiff|rvdff:dffs|dout[0]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualhiff|rvdff:dffs|dout[0]~DUPLICATE                    ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualtagff|rvdff:dffs|dout[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualtagff|rvdff:dffs|dout[0]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_dualtagff|rvdff:dffs|dout[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_dualtagff|rvdff:dffs|dout[0]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_dualtagff|rvdff:dffs|dout[1]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_dualtagff|rvdff:dffs|dout[1]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_writeff|rvdff:dffs|dout[0]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_writeff|rvdff:dffs|dout[0]~DUPLICATE                     ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualff|rvdff:dffs|dout[0]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualff|rvdff:dffs|dout[0]~DUPLICATE                      ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualtagff|rvdff:dffs|dout[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualtagff|rvdff:dffs|dout[0]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualtagff|rvdff:dffs|dout[1]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualtagff|rvdff:dffs|dout[1]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualtagff|rvdff:dffs|dout[2]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualtagff|rvdff:dffs|dout[2]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_writeff|rvdff:dffs|dout[0]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_writeff|rvdff:dffs|dout[0]~DUPLICATE                     ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualff|rvdff:dffs|dout[0]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualff|rvdff:dffs|dout[0]~DUPLICATE                      ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualtagff|rvdff:dffs|dout[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualtagff|rvdff:dffs|dout[0]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualtagff|rvdff:dffs|dout[2]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualtagff|rvdff:dffs|dout[2]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_writeff|rvdff:dffs|dout[0]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_writeff|rvdff:dffs|dout[0]~DUPLICATE                     ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_byteenff|rvdff:dffs|dout[1]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_byteenff|rvdff:dffs|dout[1]~DUPLICATE                    ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualff|rvdff:dffs|dout[0]                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualff|rvdff:dffs|dout[0]~DUPLICATE                      ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualhiff|rvdff:dffs|dout[0]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualhiff|rvdff:dffs|dout[0]~DUPLICATE                    ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualtagff|rvdff:dffs|dout[1]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualtagff|rvdff:dffs|dout[1]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualtagff|rvdff:dffs|dout[2]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualtagff|rvdff:dffs|dout[2]~DUPLICATE                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_writeff|rvdff:dffs|dout[0]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_writeff|rvdff:dffs|dout[0]~DUPLICATE                     ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_byteenff|rvdff:dffs|dout[1]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_byteenff|rvdff:dffs|dout[1]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_byteenff|rvdff:dffs|dout[2]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_byteenff|rvdff:dffs|dout[2]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_dualff|rvdff:dffs|dout[0]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_dualff|rvdff:dffs|dout[0]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_dualtagff|rvdff:dffs|dout[2]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_dualtagff|rvdff:dffs|dout[2]~DUPLICATE                               ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_samedwff|rvdff:dffs|dout[0]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_samedwff|rvdff:dffs|dout[0]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_tagff|rvdff:dffs|dout[1]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_tagff|rvdff:dffs|dout[1]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_unsignff|rvdff:dffs|dout[0]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_unsignff|rvdff:dffs|dout[0]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_writeff|rvdff:dffs|dout[0]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_writeff|rvdff:dffs|dout[0]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:lsu_FreezePtrff|rvdff:dffs|dout[0]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:lsu_FreezePtrff|rvdff:dffs|dout[0]~DUPLICATE                              ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:lsu_FreezePtrff|rvdff:dffs|dout[2]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:lsu_FreezePtrff|rvdff:dffs|dout[2]~DUPLICATE                              ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:ibuf_valid_ff|rvdff:dffsc|dout[0]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:ibuf_valid_ff|rvdff:dffsc|dout[0]~DUPLICATE                              ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|rvdff:lsu_byten_dc4ff|dout[0]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|rvdff:lsu_byten_dc4ff|dout[0]~DUPLICATE                                                                    ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:ldst_dual_dc2ff|rvdffs:dffs|rvdff:dffs|dout[0]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:ldst_dual_dc2ff|rvdffs:dffs|rvdff:dffs|dout[0]~DUPLICATE                                        ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:ldst_dual_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:ldst_dual_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]~DUPLICATE                                        ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:lsu_byten_dc3ff|rvdffs:dffs|rvdff:dffs|dout[1]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:lsu_byten_dc3ff|rvdffs:dffs|rvdff:dffs|dout[1]~DUPLICATE                                        ;                  ;                       ;
; lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:lsu_full_hit_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:lsu_full_hit_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]~DUPLICATE                                     ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc4ff|dout[10]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc4ff|dout[10]~DUPLICATE                                                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc4ff|dout[16]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc4ff|dout[16]~DUPLICATE                                                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc4ff|dout[17]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc4ff|dout[17]~DUPLICATE                                                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc5ff|dout[11]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc5ff|dout[11]~DUPLICATE                                                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc5ff|dout[13]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc5ff|dout[13]~DUPLICATE                                                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc5ff|dout[16]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc5ff|dout[16]~DUPLICATE                                                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_pkt_dc4ff|dout[13]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_pkt_dc4ff|dout[13]~DUPLICATE                                                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_pkt_dc5ff|dout[13]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_pkt_dc5ff|dout[13]~DUPLICATE                                                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_pkt_vlddc5ff|dout[0]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_pkt_vlddc5ff|dout[0]~DUPLICATE                                                                 ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_result_corr_dc4ff|dout[23]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_result_corr_dc4ff|dout[23]~DUPLICATE                                                           ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_result_corr_dc4ff|dout[28]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_result_corr_dc4ff|dout[28]~DUPLICATE                                                           ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[2]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[2]~DUPLICATE                                                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[3]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[3]~DUPLICATE                                                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[5]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[5]~DUPLICATE                                                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[6]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[6]~DUPLICATE                                                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[7]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[7]~DUPLICATE                                                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[10]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[10]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[11]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[11]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[13]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[13]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[15]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[15]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[16]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[16]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[17]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[17]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[24]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[24]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[28]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff|dout[28]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[1]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[1]~DUPLICATE                                                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[3]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[3]~DUPLICATE                                                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[4]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[4]~DUPLICATE                                                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[7]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[7]~DUPLICATE                                                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[10]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[10]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[11]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[11]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[15]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[15]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[17]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[17]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[19]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[19]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[21]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[21]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[22]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[22]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[23]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[23]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[26]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[26]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[27]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[27]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[31]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff|dout[31]~DUPLICATE                                                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:access_fault_dc2ff|rvdffs:dffs|rvdff:dffs|dout[0]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:access_fault_dc2ff|rvdffs:dffs|rvdff:dffs|dout[0]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_external_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_external_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_dccm_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_dccm_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_pic_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_pic_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]~DUPLICATE                                    ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:lsu_pkt_vlddc3ff|rvdffs:dffs|rvdff:dffs|dout[0]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:lsu_pkt_vlddc3ff|rvdffs:dffs|rvdff:dffs|dout[0]~DUPLICATE                                     ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:misaligned_fault_dc2ff|rvdffs:dffs|rvdff:dffs|dout[0]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:misaligned_fault_dc2ff|rvdffs:dffs|rvdff:dffs|dout[0]~DUPLICATE                               ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                    ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                    ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~DUPLICATE                                    ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:offsetff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:offsetff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                          ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[20]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[32]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[34]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[34]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[39]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[39]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[40]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[40]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[46]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[46]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[47]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[47]~DUPLICATE                                         ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdff:WrPtr_dc5ff|dout[1]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdff:WrPtr_dc5ff|dout[1]~DUPLICATE                                                                              ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdff:WrPtr_dc5ff|dout[2]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdff:WrPtr_dc5ff|dout[2]~DUPLICATE                                                                              ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_hi_dc3ff|rvdffs:dffs|rvdff:dffs|dout[1]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_hi_dc3ff|rvdffs:dffs|rvdff:dffs|dout[1]~DUPLICATE                                     ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_lo_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_lo_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]~DUPLICATE                                     ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_lo_dc3ff|rvdffs:dffs|rvdff:dffs|dout[2]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_lo_dc3ff|rvdffs:dffs|rvdff:dffs|dout[2]~DUPLICATE                                     ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_lo_dc3ff|rvdffs:dffs|rvdff:dffs|dout[3]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_lo_dc3ff|rvdffs:dffs|rvdff:dffs|dout[3]~DUPLICATE                                     ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[6]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[24]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[24]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[5]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[28]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[4]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[25]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[25]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[29]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[29]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[31]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[7]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[11]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[21]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[3]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                 ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[13]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_hi_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_hi_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_hi_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_hi_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[9]~DUPLICATE                                   ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[16]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[17]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[18]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[26]~DUPLICATE                                  ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[0].stbuf_addr_in_picff|rvdff:dffs|dout[0]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[0].stbuf_addr_in_picff|rvdff:dffs|dout[0]~DUPLICATE                                              ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[0].stbuf_byteenff|rvdff:dffs|dout[0]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[0].stbuf_byteenff|rvdff:dffs|dout[0]~DUPLICATE                                                   ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[2].stbuf_byteenff|rvdff:dffs|dout[0]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[2].stbuf_byteenff|rvdff:dffs|dout[0]~DUPLICATE                                                   ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[4].stbuf_byteenff|rvdff:dffs|dout[2]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[4].stbuf_byteenff|rvdff:dffs|dout[2]~DUPLICATE                                                   ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[5].stbuf_byteenff|rvdff:dffs|dout[2]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[5].stbuf_byteenff|rvdff:dffs|dout[2]~DUPLICATE                                                   ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[7].stbuf_byteenff|rvdff:dffs|dout[1]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[7].stbuf_byteenff|rvdff:dffs|dout[1]~DUPLICATE                                                   ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffs:RdPtrff|rvdff:dffs|dout[0]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffs:RdPtrff|rvdff:dffs|dout[0]~DUPLICATE                                                                      ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffs:RdPtrff|rvdff:dffs|dout[1]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffs:RdPtrff|rvdff:dffs|dout[1]~DUPLICATE                                                                      ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffs:RdPtrff|rvdff:dffs|dout[2]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffs:RdPtrff|rvdff:dffs|dout[2]~DUPLICATE                                                                      ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffs:WrPtrff|rvdff:dffs|dout[0]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffs:WrPtrff|rvdff:dffs|dout[0]~DUPLICATE                                                                      ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[0].stbuf_drain_vldff|rvdff:dffsc|dout[0]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[0].stbuf_drain_vldff|rvdff:dffsc|dout[0]~DUPLICATE                                              ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[2].stbuf_data_vldff|rvdff:dffsc|dout[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[2].stbuf_data_vldff|rvdff:dffsc|dout[0]~DUPLICATE                                               ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[3].stbuf_data_vldff|rvdff:dffsc|dout[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[3].stbuf_data_vldff|rvdff:dffsc|dout[0]~DUPLICATE                                               ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[5].stbuf_data_vldff|rvdff:dffsc|dout[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[5].stbuf_data_vldff|rvdff:dffsc|dout[0]~DUPLICATE                                               ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[6].stbuf_drain_vldff|rvdff:dffsc|dout[0]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[6].stbuf_drain_vldff|rvdff:dffsc|dout[0]~DUPLICATE                                              ;                  ;                       ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[7].stbuf_data_vldff|rvdff:dffsc|dout[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[7].stbuf_data_vldff|rvdff:dffsc|dout[0]~DUPLICATE                                               ;                  ;                       ;
; lsu:lsu|rvdff_fpga:lsu_i0_valid_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; lsu:lsu|rvdff_fpga:lsu_i0_valid_dc3ff|rvdffs:dffs|rvdff:dffs|dout[0]~DUPLICATE                                                           ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdff:picm_dat_flop|dout[1]                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdff:picm_dat_flop|dout[1]~DUPLICATE                                                                             ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.gw_config_ff|rvdff:dffs|dout[0]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.gw_config_ff|rvdff:dffs|dout[0]~DUPLICATE                                           ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.intenable_ff|rvdff:dffs|dout[0]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.intenable_ff|rvdff:dffs|dout[0]~DUPLICATE                                           ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.intpriority_ff|rvdff:dffs|dout[3]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.intpriority_ff|rvdff:dffs|dout[3]~DUPLICATE                                         ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[3].NON_ZERO_INT.gw_config_ff|rvdff:dffs|dout[1]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[3].NON_ZERO_INT.gw_config_ff|rvdff:dffs|dout[1]~DUPLICATE                                           ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[4].NON_ZERO_INT.intenable_ff|rvdff:dffs|dout[0]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[4].NON_ZERO_INT.intenable_ff|rvdff:dffs|dout[0]~DUPLICATE                                           ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[5].NON_ZERO_INT.gw_config_ff|rvdff:dffs|dout[1]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[5].NON_ZERO_INT.gw_config_ff|rvdff:dffs|dout[1]~DUPLICATE                                           ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[5].NON_ZERO_INT.intpriority_ff|rvdff:dffs|dout[1]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[5].NON_ZERO_INT.intpriority_ff|rvdff:dffs|dout[1]~DUPLICATE                                         ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[6].NON_ZERO_INT.intpriority_ff|rvdff:dffs|dout[3]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[6].NON_ZERO_INT.intpriority_ff|rvdff:dffs|dout[3]~DUPLICATE                                         ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[7].NON_ZERO_INT.gw_config_ff|rvdff:dffs|dout[1]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[7].NON_ZERO_INT.gw_config_ff|rvdff:dffs|dout[1]~DUPLICATE                                           ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[8].NON_ZERO_INT.gw_config_ff|rvdff:dffs|dout[1]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[8].NON_ZERO_INT.gw_config_ff|rvdff:dffs|dout[1]~DUPLICATE                                           ;                  ;                       ;
; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[8].NON_ZERO_INT.intenable_ff|rvdff:dffs|dout[0]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[8].NON_ZERO_INT.intenable_ff|rvdff:dffs|dout[0]~DUPLICATE                                           ;                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                            ;
+--------------------------+----------------+--------------+--------------------------------------------+---------------+------------------------+
; Name                     ; Ignored Entity ; Ignored From ; Ignored To                                 ; Ignored Value ; Ignored Source         ;
+--------------------------+----------------+--------------+--------------------------------------------+---------------+------------------------+
; Location                 ;                ;              ; reset                                      ; PIN_AJ4       ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; active_state                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; core_dbg_cmd_done                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; core_dbg_cmd_fail                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; core_dbg_rddata                            ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dbg:dbg                                    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dbg_cmd_addr                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dbg_cmd_size                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dbg_cmd_type                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dbg_cmd_wrdata                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dccm_dma_rdata                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec:dec                                    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_dbg_rddata                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i0_br_immed_d                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i0_ctl_en                              ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i0_data_en                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i0_immed_d                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i0_pc_d                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i0_pc_e3                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i1_br_immed_d                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i1_ctl_en                              ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i1_data_en                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i1_immed_d                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i1_pc_d                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_i1_pc_e3                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_lsu_offset_d                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_br0_wb_pkt.bank                    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_br0_wb_pkt.fghr                    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_br0_wb_pkt.hist                    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_br0_wb_pkt.index                   ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_br1_wb_pkt.bank                    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_br1_wb_pkt.fghr                    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_br1_wb_pkt.hist                    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_br1_wb_pkt.index                   ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_dma_qos_prty                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_flush_path_wb                      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_i0_pc_e4                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_i1_pc_e4                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_ic_diag_pkt.icache_dicawics        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_ic_diag_pkt.icache_wrdata          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_meicurpl                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_meipt                              ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dec_tlu_mrac_ff                            ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dma_ctrl:dma_ctrl                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dma_dbg_rddata                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dma_mem_addr                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dma_mem_sz                                 ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; dma_mem_wdata                              ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu:exu                                    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_csr_rs1_e1                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_div_result                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_flush_path_final                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i0_br_bank_e4                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i0_br_fghr_e4                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i0_br_hist_e4                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i0_br_index_e4                         ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i0_flush_path_e4                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i0_pc_e1                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i0_result_e1                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i0_result_e4                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i1_br_bank_e4                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i1_br_fghr_e4                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i1_br_hist_e4                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i1_br_index_e4                         ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i1_flush_path_e4                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i1_pc_e1                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i1_result_e1                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_i1_result_e4                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_lsu_rs1_d                              ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_lsu_rs2_d                              ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_mp_eghr                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_mp_pkt.bank                            ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_mp_pkt.btag                            ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_mp_pkt.fghr                            ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_mp_pkt.hist                            ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_mp_pkt.index                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_mp_pkt.prett                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_mp_pkt.toffset                         ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_mul_result_e3                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; exu_npc_e4                                 ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; gpr_i0_rs1_d                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; gpr_i0_rs2_d                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; gpr_i1_rs1_d                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; gpr_i1_rs2_d                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_brp.bank                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_brp.btag                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_brp.fghr                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_brp.hist                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_brp.index                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_brp.prett                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_brp.toffset                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_predict_p_d.bank                        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_predict_p_d.btag                        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_predict_p_d.fghr                        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_predict_p_d.hist                        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_predict_p_d.index                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_predict_p_d.prett                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_predict_p_d.toffset                     ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_result_e2                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_result_e4_eff                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_rs1_bypass_data_d                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_rs1_bypass_data_e2                      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_rs1_bypass_data_e3                      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_rs2_bypass_data_d                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_rs2_bypass_data_e2                      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i0_rs2_bypass_data_e3                      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_brp.bank                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_brp.btag                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_brp.fghr                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_brp.hist                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_brp.index                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_brp.prett                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_brp.toffset                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_predict_p_d.bank                        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_predict_p_d.btag                        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_predict_p_d.fghr                        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_predict_p_d.hist                        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_predict_p_d.index                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_predict_p_d.prett                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_predict_p_d.toffset                     ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_result_e4_eff                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_rs1_bypass_data_d                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_rs1_bypass_data_e2                      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_rs1_bypass_data_e3                      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_rs2_bypass_data_d                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_rs2_bypass_data_e2                      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; i1_rs2_bypass_data_e3                      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; iccm_dma_rdata                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; ifu:ifu                                    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; ifu_i0_cinst                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; ifu_i0_instr                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; ifu_i0_pc                                  ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; ifu_i1_cinst                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; ifu_i1_instr                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; ifu_i1_pc                                  ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; ifu_ic_debug_rd_data                       ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; ifu_illegal_inst                           ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; ifu_pmu_instr_aligned                      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu:lsu                                    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_error_pkt_dc3.addr                     ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_imprecise_error_addr_any               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_nonblock_load_data                     ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_nonblock_load_data_tag                 ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_nonblock_load_inv_tag_dc5              ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_nonblock_load_tag_dc3                  ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_p.store_data_bypass_e4_c1              ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_p.store_data_bypass_e4_c2              ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_p.store_data_bypass_e4_c3              ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_result_corr_dc4                        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_result_dc3                             ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; lsu_trigger_match_dc3                      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; pic_claimid                                ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; pic_ctrl:pic_ctrl_inst                     ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; pic_pl                                     ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; picm_addr                                  ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; picm_rd_data                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; picm_wr_data                               ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; pred_correct_npc_e2                        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; rvoclkhdr:active_cg                        ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; rvoclkhdr:free_cg                          ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trace_rv_trace_pkt.trace_rv_i_address_ip   ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trace_rv_trace_pkt.trace_rv_i_ecause_ip    ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trace_rv_trace_pkt.trace_rv_i_exception_ip ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trace_rv_trace_pkt.trace_rv_i_insn_ip      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trace_rv_trace_pkt.trace_rv_i_interrupt_ip ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trace_rv_trace_pkt.trace_rv_i_tval_ip      ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trace_rv_trace_pkt.trace_rv_i_valid_ip     ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trigger_pkt_any                            ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trigger_pkt_any[0].tdata2                  ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trigger_pkt_any[1].tdata2                  ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trigger_pkt_any[2].tdata2                  ; ON            ; QSF Assignment         ;
; Virtual Pin              ; swerv          ;              ; trigger_pkt_any[3].tdata2                  ; ON            ; QSF Assignment         ;
; PLL Bandwidth Preset     ; swerv          ;              ; *pll_0002*|altera_pll:altera_pll_i*|*      ; AUTO          ; pll/pll_0002.qip       ;
; PLL Bandwidth Preset     ; swerv          ;              ; *pllclk_0002*|altera_pll:altera_pll_i*|*   ; AUTO          ; pllclk/pllclk_0002.qip ;
; PLL Compensation Mode    ; swerv          ;              ; *pll_0002*|altera_pll:altera_pll_i*|*      ; DIRECT        ; pll/pll_0002.qip       ;
; PLL Compensation Mode    ; swerv          ;              ; *pllclk_0002*|altera_pll:altera_pll_i*|*   ; DIRECT        ; pllclk/pllclk_0002.qip ;
; PLL Automatic Self-Reset ; swerv          ;              ; *pll_0002*|altera_pll:altera_pll_i*|*      ; OFF           ; pll/pll_0002.qip       ;
; PLL Automatic Self-Reset ; swerv          ;              ; *pllclk_0002*|altera_pll:altera_pll_i*|*   ; OFF           ; pllclk/pllclk_0002.qip ;
; I/O Standard             ; swerv          ;              ; pin_name1                                  ; 3.3-V LVTTL   ; QSF Assignment         ;
+--------------------------+----------------+--------------+--------------------------------------------+---------------+------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 46674 ) ; 0.00 % ( 0 / 46674 )       ; 0.00 % ( 0 / 46674 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 46674 ) ; 0.00 % ( 0 / 46674 )       ; 0.00 % ( 0 / 46674 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 46674 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/intelFPGA_lite/projects/swerv)old/output_files/swerv.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 21,746 / 41,910       ; 52 %  ;
; ALMs needed [=A-B+C]                                        ; 21,746                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 22,590 / 41,910       ; 54 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,222                 ;       ;
;         [b] ALMs used for LUT logic                         ; 15,715                ;       ;
;         [c] ALMs used for registers                         ; 2,653                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,736 / 41,910        ; 7 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1,892 / 41,910        ; 5 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 10                    ;       ;
;         [c] Due to LAB input limits                         ; 715                   ;       ;
;         [d] Due to virtual I/Os                             ; 1,167                 ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 2,844 / 4,191         ; 68 %  ;
;     -- Logic LABs                                           ; 2,844                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 30,317                ;       ;
;     -- 7 input functions                                    ; 526                   ;       ;
;     -- 6 input functions                                    ; 7,614                 ;       ;
;     -- 5 input functions                                    ; 7,873                 ;       ;
;     -- 4 input functions                                    ; 7,626                 ;       ;
;     -- <=3 input functions                                  ; 6,678                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,322                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 15,205                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 13,749 / 83,820       ; 16 %  ;
;         -- Secondary logic registers                        ; 1,456 / 83,820        ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 13,920                ;       ;
;         -- Routing optimization registers                   ; 1,285                 ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 2,334                 ;       ;
; I/O pins                                                    ; 1 / 499               ; < 1 % ;
;     -- Clock pins                                           ; 1 / 11                ; 9 %   ;
;     -- Dedicated input pins                                 ; 0 / 39                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 0 / 553               ; 0 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 0 / 5,662,720         ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 5,662,720         ; 0 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 112               ; 3 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 28.6% / 27.3% / 33.0% ;       ;
; Peak interconnect usage (total/H/V)                         ; 63.7% / 62.9% / 74.6% ;       ;
; Maximum fan-out                                             ; 15208                 ;       ;
; Highest non-global fan-out                                  ; 345                   ;       ;
; Total fan-out                                               ; 204296                ;       ;
; Average fan-out                                             ; 4.07                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 21746 / 41910 ( 52 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 21746                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 22590 / 41910 ( 54 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 4222                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 15715                  ; 0                              ;
;         [c] ALMs used for registers                         ; 2653                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2736 / 41910 ( 7 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1892 / 41910 ( 5 % )   ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 10                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 715                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 1167                   ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 2844 / 4191 ( 68 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 2844                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 30317                  ; 0                              ;
;     -- 7 input functions                                    ; 526                    ; 0                              ;
;     -- 6 input functions                                    ; 7614                   ; 0                              ;
;     -- 5 input functions                                    ; 7873                   ; 0                              ;
;     -- 4 input functions                                    ; 7626                   ; 0                              ;
;     -- <=3 input functions                                  ; 6678                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2322                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 13749 / 83820 ( 16 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1456 / 83820 ( 2 % )   ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 13920                  ; 0                              ;
;         -- Routing optimization registers                   ; 1285                   ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 2334                   ; 0                              ;
; I/O pins                                                    ; 1                      ; 0                              ;
; I/O registers                                               ; 0                      ; 0                              ;
; Total block memory bits                                     ; 0                      ; 0                              ;
; Total block memory implementation bits                      ; 0                      ; 0                              ;
; DSP block                                                   ; 3 / 112 ( 2 % )        ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 2 / 116 ( 1 % )        ; 0 / 116 ( 0 % )                ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 0                      ; 0                              ;
;     -- Registered Input Connections                         ; 0                      ; 0                              ;
;     -- Output Connections                                   ; 0                      ; 0                              ;
;     -- Registered Output Connections                        ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 204326                 ; 0                              ;
;     -- Registered Connections                               ; 59889                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 0                      ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 937                    ; 0                              ;
;     -- Output Ports                                         ; 1398                   ; 0                              ;
;     -- Bidir Ports                                          ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                          ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk  ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 15208                 ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 48 ( 2 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 0 / 80 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; clk                             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                                                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name        ; Library Name ;
+--------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |swerv                                                                         ; 21744.0 (1167.8)     ; 22589.0 (1.0)                    ; 2734.5 (0.2)                                      ; 1889.5 (1167.0)                  ; 0.0 (0.0)            ; 30317 (2)           ; 15205 (0)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 1    ; 2334         ; |swerv                                                                                                                          ; swerv              ; work         ;
;    |dbg:dbg|                                                                   ; 498.0 (413.1)        ; 514.5 (428.7)                    ; 26.8 (23.2)                                       ; 10.3 (7.7)                       ; 0.0 (0.0)            ; 825 (814)           ; 260 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg                                                                                                                  ; dbg                ; work         ;
;       |rvdff:dmabstractcs_error_reg|                                           ; 4.0 (4.0)            ; 4.8 (4.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdff:dmabstractcs_error_reg                                                                                     ; rvdff              ; work         ;
;       |rvdff:dmcontrol_wrenff|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdff:dmcontrol_wrenff                                                                                           ; rvdff              ; work         ;
;       |rvdff:dmstatus_halted_reg|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdff:dmstatus_halted_reg                                                                                        ; rvdff              ; work         ;
;       |rvdff:execute_commandff|                                                ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdff:execute_commandff                                                                                          ; rvdff              ; work         ;
;       |rvdffe:dbg_data0_reg|                                                   ; 8.9 (0.0)            ; 9.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_data0_reg                                                                                             ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 8.9 (0.0)            ; 9.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_data0_reg|rvdffs:genblock.dff                                                                         ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 8.9 (8.9)            ; 9.3 (9.3)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_data0_reg|rvdffs:genblock.dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffe:dbg_data1_reg|                                                   ; 8.6 (0.0)            ; 8.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_data1_reg                                                                                             ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 8.6 (0.0)            ; 8.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_data1_reg|rvdffs:genblock.dff                                                                         ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 8.6 (8.6)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_data1_reg|rvdffs:genblock.dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffe:dbg_sbaddress0_reg|                                              ; 9.1 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_sbaddress0_reg                                                                                        ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 9.1 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_sbaddress0_reg|rvdffs:genblock.dff                                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 9.1 (9.1)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_sbaddress0_reg|rvdffs:genblock.dff|rvdff:dffs                                                         ; rvdff              ; work         ;
;       |rvdffe:dbg_sbdata0_reg|                                                 ; 9.1 (0.0)            ; 9.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_sbdata0_reg                                                                                           ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 9.1 (0.0)            ; 9.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_sbdata0_reg|rvdffs:genblock.dff                                                                       ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 9.1 (9.1)            ; 9.1 (9.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_sbdata0_reg|rvdffs:genblock.dff|rvdff:dffs                                                            ; rvdff              ; work         ;
;       |rvdffe:dbg_sbdata1_reg|                                                 ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_sbdata1_reg                                                                                           ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_sbdata1_reg|rvdffs:genblock.dff                                                                       ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dbg_sbdata1_reg|rvdffs:genblock.dff|rvdff:dffs                                                            ; rvdff              ; work         ;
;       |rvdffe:dmcommand_reg|                                                   ; 4.6 (0.0)            ; 5.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dmcommand_reg                                                                                             ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 4.6 (0.0)            ; 5.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dmcommand_reg|rvdffs:genblock.dff                                                                         ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 4.6 (4.6)            ; 5.8 (5.8)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dmcommand_reg|rvdffs:genblock.dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffe:dmcommand_regno_reg|                                             ; 8.2 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dmcommand_regno_reg                                                                                       ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 8.2 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dmcommand_regno_reg|rvdffs:genblock.dff                                                                   ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 8.2 (8.2)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffe:dmcommand_regno_reg|rvdffs:genblock.dff|rvdff:dffs                                                        ; rvdff              ; work         ;
;       |rvdffs:dbg_abstractauto_reg|                                            ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dbg_abstractauto_reg                                                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dbg_abstractauto_reg|rvdff:dffs                                                                           ; rvdff              ; work         ;
;       |rvdffs:dbg_state_reg|                                                   ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dbg_state_reg                                                                                             ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dbg_state_reg|rvdff:dffs                                                                                  ; rvdff              ; work         ;
;       |rvdffs:dmabstractcs_busy_reg|                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmabstractcs_busy_reg                                                                                     ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmabstractcs_busy_reg|rvdff:dffs                                                                          ; rvdff              ; work         ;
;       |rvdffs:dmcontrol_dmactive_ff|                                           ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmcontrol_dmactive_ff                                                                                     ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmcontrol_dmactive_ff|rvdff:dffs                                                                          ; rvdff              ; work         ;
;       |rvdffs:dmcontrolff|                                                     ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmcontrolff                                                                                               ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmcontrolff|rvdff:dffs                                                                                    ; rvdff              ; work         ;
;       |rvdffs:dmi_rddata_reg|                                                  ; 11.1 (0.0)           ; 10.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmi_rddata_reg                                                                                            ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 11.1 (11.1)          ; 10.5 (10.5)                      ; 0.2 (0.2)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmi_rddata_reg|rvdff:dffs                                                                                 ; rvdff              ; work         ;
;       |rvdffs:dmstatus_haveresetn_reg|                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmstatus_haveresetn_reg                                                                                   ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmstatus_haveresetn_reg|rvdff:dffs                                                                        ; rvdff              ; work         ;
;       |rvdffs:dmstatus_resumeack_reg|                                          ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmstatus_resumeack_reg                                                                                    ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:dmstatus_resumeack_reg|rvdff:dffs                                                                         ; rvdff              ; work         ;
;       |rvdffs:sb_abmem_cmd_doneff|                                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sb_abmem_cmd_doneff                                                                                       ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sb_abmem_cmd_doneff|rvdff:dffs                                                                            ; rvdff              ; work         ;
;       |rvdffs:sb_abmem_data_doneff|                                            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sb_abmem_data_doneff                                                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sb_abmem_data_doneff|rvdff:dffs                                                                           ; rvdff              ; work         ;
;       |rvdffs:sb_state_reg|                                                    ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sb_state_reg                                                                                              ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sb_state_reg|rvdff:dffs                                                                                   ; rvdff              ; work         ;
;       |rvdffs:sbcs_error_reg|                                                  ; 1.1 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sbcs_error_reg                                                                                            ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.1 (1.1)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sbcs_error_reg|rvdff:dffs                                                                                 ; rvdff              ; work         ;
;       |rvdffs:sbcs_misc_reg|                                                   ; 1.8 (0.0)            ; 2.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sbcs_misc_reg                                                                                             ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sbcs_misc_reg|rvdff:dffs                                                                                  ; rvdff              ; work         ;
;       |rvdffs:sbcs_sbbusy_reg|                                                 ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sbcs_sbbusy_reg                                                                                           ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sbcs_sbbusy_reg|rvdff:dffs                                                                                ; rvdff              ; work         ;
;       |rvdffs:sbcs_sbbusyerror_reg|                                            ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sbcs_sbbusyerror_reg                                                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sbcs_sbbusyerror_reg|rvdff:dffs                                                                           ; rvdff              ; work         ;
;       |rvdffs:sbcs_sbreadonaddr_reg|                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sbcs_sbreadonaddr_reg                                                                                     ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dbg:dbg|rvdffs:sbcs_sbreadonaddr_reg|rvdff:dffs                                                                          ; rvdff              ; work         ;
;    |dec:dec|                                                                   ; 7983.0 (0.6)         ; 8436.2 (0.5)                     ; 832.6 (0.0)                                       ; 379.4 (0.1)                      ; 0.0 (0.0)            ; 11456 (2)           ; 5535 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec                                                                                                                  ; dec                ; work         ;
;       |dec_decode_ctl:decode|                                                  ; 2265.3 (1806.1)      ; 2728.7 (1915.7)                  ; 558.5 (184.5)                                     ; 95.1 (75.0)                      ; 0.0 (0.0)            ; 3484 (3311)         ; 1954 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode                                                                                            ; dec_decode_ctl     ; work         ;
;          |dec_dec_ctl:i0_dec|                                                  ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|dec_dec_ctl:i0_dec                                                                         ; dec_dec_ctl        ; work         ;
;          |dec_dec_ctl:i1_dec|                                                  ; 19.7 (19.7)          ; 21.4 (21.4)                      ; 2.1 (2.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 41 (41)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|dec_dec_ctl:i1_dec                                                                         ; dec_dec_ctl        ; work         ;
;          |rvbradder:ibradder_correct|                                          ; 34.7 (34.7)          ; 33.7 (33.7)                      ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvbradder:ibradder_correct                                                                 ; rvbradder          ; work         ;
;          |rvdff:cam_array[0].cam_ff|                                           ; 3.9 (3.9)            ; 4.6 (4.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:cam_array[0].cam_ff                                                                  ; rvdff              ; work         ;
;          |rvdff:cam_array[1].cam_ff|                                           ; 4.9 (4.9)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:cam_array[1].cam_ff                                                                  ; rvdff              ; work         ;
;          |rvdff:cam_array[2].cam_ff|                                           ; 4.6 (4.6)            ; 5.8 (5.8)                        ; 1.7 (1.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 2 (2)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:cam_array[2].cam_ff                                                                  ; rvdff              ; work         ;
;          |rvdff:cam_array[3].cam_ff|                                           ; 4.3 (4.3)            ; 5.3 (5.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:cam_array[3].cam_ff                                                                  ; rvdff              ; work         ;
;          |rvdff:cam_array[4].cam_ff|                                           ; 3.8 (3.8)            ; 4.9 (4.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:cam_array[4].cam_ff                                                                  ; rvdff              ; work         ;
;          |rvdff:cam_array[5].cam_ff|                                           ; 3.9 (3.9)            ; 4.5 (4.5)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:cam_array[5].cam_ff                                                                  ; rvdff              ; work         ;
;          |rvdff:cam_array[6].cam_ff|                                           ; 4.0 (4.0)            ; 4.6 (4.6)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:cam_array[6].cam_ff                                                                  ; rvdff              ; work         ;
;          |rvdff:cam_array[7].cam_ff|                                           ; 4.1 (4.1)            ; 5.2 (5.2)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:cam_array[7].cam_ff                                                                  ; rvdff              ; work         ;
;          |rvdff:divstallff|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:divstallff                                                                           ; rvdff              ; work         ;
;          |rvdff:divwbff|                                                       ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:divwbff                                                                              ; rvdff              ; work         ;
;          |rvdff:freeze_e4_ff|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:freeze_e4_ff                                                                         ; rvdff              ; work         ;
;          |rvdff:freezeff|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:freezeff                                                                             ; rvdff              ; work         ;
;          |rvdff:i0cg1ff|                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:i0cg1ff                                                                              ; rvdff              ; work         ;
;          |rvdff:i1cg1ff|                                                       ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:i1cg1ff                                                                              ; rvdff              ; work         ;
;          |rvdff:leak1_i0_stall_ff|                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:leak1_i0_stall_ff                                                                    ; rvdff              ; work         ;
;          |rvdff:leak1_i1_stall_ff|                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:leak1_i1_stall_ff                                                                    ; rvdff              ; work         ;
;          |rvdff:pause_state_f|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdff:pause_state_f                                                                        ; rvdff              ; work         ;
;          |rvdffe:csr_data_e1ff|                                                ; 12.0 (0.0)           ; 11.8 (0.0)                       ; 1.1 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:csr_data_e1ff                                                                       ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 12.0 (0.0)           ; 11.8 (0.0)                       ; 1.1 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:csr_data_e1ff|rvdffs:genblock.dff                                                   ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 12.0 (12.0)          ; 11.8 (11.8)                      ; 1.1 (1.1)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:csr_data_e1ff|rvdffs:genblock.dff|rvdff:dffs                                        ; rvdff              ; work         ;
;          |rvdffe:divinstff|                                                    ; 1.0 (0.0)            ; 13.4 (0.0)                       ; 12.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:divinstff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.0 (0.0)            ; 13.4 (0.0)                       ; 12.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:divinstff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 13.4 (13.4)                      ; 12.4 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:divinstff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdffe:divpcff|                                                      ; 1.0 (0.0)            ; 13.9 (0.0)                       ; 12.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:divpcff                                                                             ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.0 (0.0)            ; 13.9 (0.0)                       ; 12.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:divpcff|rvdffs:genblock.dff                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 13.9 (13.9)                      ; 12.9 (12.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:divpcff|rvdffs:genblock.dff|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffe:e1brpcff|                                                     ; 6.9 (0.0)            ; 7.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e1brpcff                                                                            ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 6.9 (0.0)            ; 7.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e1brpcff|rvdffs:genblock.dff                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 6.9 (6.9)            ; 7.2 (7.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e1brpcff|rvdffs:genblock.dff|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdffe:e1ff|                                                         ; 18.6 (0.0)           ; 23.0 (0.0)                       ; 5.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e1ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 18.6 (0.0)           ; 23.0 (0.0)                       ; 5.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 18.6 (18.6)          ; 23.0 (23.0)                      ; 5.0 (5.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e1ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:e2brpcff|                                                     ; 0.0 (0.0)            ; 5.7 (0.0)                        ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e2brpcff                                                                            ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 5.7 (0.0)                        ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e2brpcff|rvdffs:genblock.dff                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 5.7 (5.7)                        ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e2brpcff|rvdffs:genblock.dff|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdffe:e2ff|                                                         ; 14.8 (0.0)           ; 25.5 (0.0)                       ; 11.3 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e2ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 14.8 (0.0)           ; 25.5 (0.0)                       ; 11.3 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 14.8 (14.8)          ; 25.5 (25.5)                      ; 11.3 (11.3)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e2ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:e3ff|                                                         ; 15.8 (0.0)           ; 24.3 (0.0)                       ; 9.8 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e3ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 15.8 (0.0)           ; 24.3 (0.0)                       ; 9.8 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 15.8 (15.8)          ; 24.3 (24.3)                      ; 9.8 (9.8)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e3ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:e4_trigger_ff|                                                ; 2.6 (0.0)            ; 3.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e4_trigger_ff                                                                       ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 2.6 (0.0)            ; 3.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e4_trigger_ff|rvdffs:genblock.dff                                                   ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.6 (2.6)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e4_trigger_ff|rvdffs:genblock.dff|rvdff:dffs                                        ; rvdff              ; work         ;
;          |rvdffe:e4ff|                                                         ; 7.5 (0.0)            ; 13.9 (0.0)                       ; 6.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e4ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 7.5 (0.0)            ; 13.9 (0.0)                       ; 6.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 7.5 (7.5)            ; 13.9 (13.9)                      ; 6.7 (6.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:e4ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:freeze_i0_e4ff|                                               ; 10.8 (0.0)           ; 13.8 (0.0)                       ; 3.4 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff                                                                      ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.8 (0.0)           ; 13.8 (0.0)                       ; 3.4 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.8 (10.8)          ; 13.8 (13.8)                      ; 3.4 (3.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_e4ff|rvdffs:genblock.dff|rvdff:dffs                                       ; rvdff              ; work         ;
;          |rvdffe:freeze_i0_wbff|                                               ; 10.4 (0.0)           ; 12.8 (0.0)                       ; 2.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_wbff                                                                      ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.4 (0.0)           ; 12.8 (0.0)                       ; 2.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_wbff|rvdffs:genblock.dff                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.4 (10.4)          ; 12.8 (12.8)                      ; 2.8 (2.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i0_wbff|rvdffs:genblock.dff|rvdff:dffs                                       ; rvdff              ; work         ;
;          |rvdffe:freeze_i1_e4ff|                                               ; 10.1 (0.0)           ; 13.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_e4ff                                                                      ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.1 (0.0)           ; 13.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_e4ff|rvdffs:genblock.dff                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.1 (10.1)          ; 13.0 (13.0)                      ; 3.2 (3.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_e4ff|rvdffs:genblock.dff|rvdff:dffs                                       ; rvdff              ; work         ;
;          |rvdffe:freeze_i1_wbff|                                               ; 10.9 (0.0)           ; 12.1 (0.0)                       ; 1.7 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_wbff                                                                      ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.9 (0.0)           ; 12.1 (0.0)                       ; 1.7 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_wbff|rvdffs:genblock.dff                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.9 (10.9)          ; 12.1 (12.1)                      ; 1.7 (1.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:freeze_i1_wbff|rvdffs:genblock.dff|rvdff:dffs                                       ; rvdff              ; work         ;
;          |rvdffe:i0e1instff|                                                   ; 8.5 (0.0)            ; 10.8 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e1instff                                                                          ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.5 (0.0)            ; 10.8 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e1instff|rvdffs:genblock.dff                                                      ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.5 (8.5)            ; 10.8 (10.8)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e1instff|rvdffs:genblock.dff|rvdff:dffs                                           ; rvdff              ; work         ;
;          |rvdffe:i0e2instff|                                                   ; -0.2 (0.0)           ; 14.5 (0.0)                       ; 14.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e2instff                                                                          ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; -0.2 (0.0)           ; 14.5 (0.0)                       ; 14.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e2instff|rvdffs:genblock.dff                                                      ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; -0.2 (-0.2)          ; 14.5 (14.5)                      ; 14.7 (14.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e2instff|rvdffs:genblock.dff|rvdff:dffs                                           ; rvdff              ; work         ;
;          |rvdffe:i0e2pcff|                                                     ; 1.6 (0.0)            ; 13.2 (0.0)                       ; 11.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff                                                                            ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.6 (0.0)            ; 13.2 (0.0)                       ; 11.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.6 (1.6)            ; 13.2 (13.2)                      ; 11.6 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e2pcff|rvdffs:genblock.dff|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdffe:i0e2resultff|                                                 ; 11.3 (0.0)           ; 14.1 (0.0)                       ; 3.5 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff                                                                        ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.3 (0.0)           ; 14.1 (0.0)                       ; 3.5 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.3 (11.3)          ; 14.1 (14.1)                      ; 3.5 (3.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e2resultff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;          |rvdffe:i0e3instff|                                                   ; 0.0 (0.0)            ; 14.0 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e3instff                                                                          ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 14.0 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e3instff|rvdffs:genblock.dff                                                      ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 14.0 (14.0)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e3instff|rvdffs:genblock.dff|rvdff:dffs                                           ; rvdff              ; work         ;
;          |rvdffe:i0e3pcff|                                                     ; 0.0 (0.0)            ; 13.5 (0.0)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e3pcff                                                                            ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 13.5 (0.0)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e3pcff|rvdffs:genblock.dff                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 13.5 (13.5)                      ; 13.5 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e3pcff|rvdffs:genblock.dff|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdffe:i0e3resultff|                                                 ; 10.8 (0.0)           ; 12.3 (0.0)                       ; 2.1 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e3resultff                                                                        ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.8 (0.0)           ; 12.3 (0.0)                       ; 2.1 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e3resultff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.8 (10.8)          ; 12.3 (12.3)                      ; 2.1 (2.1)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e3resultff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;          |rvdffe:i0e4instff|                                                   ; -0.0 (0.0)           ; 14.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e4instff                                                                          ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; -0.0 (0.0)           ; 14.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e4instff|rvdffs:genblock.dff                                                      ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; -0.0 (-0.0)          ; 14.5 (14.5)                      ; 14.5 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e4instff|rvdffs:genblock.dff|rvdff:dffs                                           ; rvdff              ; work         ;
;          |rvdffe:i0e4pcff|                                                     ; 0.7 (0.0)            ; 9.9 (0.0)                        ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e4pcff                                                                            ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.7 (0.0)            ; 9.9 (0.0)                        ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e4pcff|rvdffs:genblock.dff                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 9.9 (9.9)                        ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e4pcff|rvdffs:genblock.dff|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdffe:i0e4resultff|                                                 ; 10.1 (0.0)           ; 11.9 (0.0)                       ; 2.6 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e4resultff                                                                        ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.1 (0.0)           ; 11.9 (0.0)                       ; 2.6 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e4resultff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.1 (10.1)          ; 11.9 (11.9)                      ; 2.6 (2.6)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0e4resultff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;          |rvdffe:i0wb1instff|                                                  ; 0.0 (0.0)            ; 15.5 (0.0)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wb1instff                                                                         ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 15.5 (0.0)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wb1instff|rvdffs:genblock.dff                                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 15.5 (15.5)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wb1instff|rvdffs:genblock.dff|rvdff:dffs                                          ; rvdff              ; work         ;
;          |rvdffe:i0wb1pcff|                                                    ; -0.0 (0.0)           ; 14.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wb1pcff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; -0.0 (0.0)           ; 14.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wb1pcff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; -0.0 (-0.0)          ; 14.5 (14.5)                      ; 14.5 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wb1pcff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdffe:i0wbinstff|                                                   ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wbinstff                                                                          ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wbinstff|rvdffs:genblock.dff                                                      ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wbinstff|rvdffs:genblock.dff|rvdff:dffs                                           ; rvdff              ; work         ;
;          |rvdffe:i0wbpcff|                                                     ; 7.8 (0.0)            ; 14.2 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wbpcff                                                                            ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 7.8 (0.0)            ; 14.2 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wbpcff|rvdffs:genblock.dff                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 7.8 (7.8)            ; 14.2 (14.2)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wbpcff|rvdffs:genblock.dff|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdffe:i0wbresultff|                                                 ; 10.6 (0.0)           ; 11.7 (0.0)                       ; 1.9 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wbresultff                                                                        ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.6 (0.0)           ; 11.7 (0.0)                       ; 1.9 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wbresultff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.6 (10.6)          ; 11.7 (11.7)                      ; 1.9 (1.9)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i0wbresultff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;          |rvdffe:i1e1instff|                                                   ; 8.9 (0.0)            ; 14.1 (0.0)                       ; 6.0 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e1instff                                                                          ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.9 (0.0)            ; 14.1 (0.0)                       ; 6.0 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e1instff|rvdffs:genblock.dff                                                      ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.9 (8.9)            ; 14.1 (14.1)                      ; 6.0 (6.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e1instff|rvdffs:genblock.dff|rvdff:dffs                                           ; rvdff              ; work         ;
;          |rvdffe:i1e2instff|                                                   ; 0.0 (0.0)            ; 15.8 (0.0)                       ; 15.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e2instff                                                                          ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 15.8 (0.0)                       ; 15.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e2instff|rvdffs:genblock.dff                                                      ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 15.8 (15.8)                      ; 15.8 (15.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e2instff|rvdffs:genblock.dff|rvdff:dffs                                           ; rvdff              ; work         ;
;          |rvdffe:i1e2pcff|                                                     ; 5.7 (0.0)            ; 13.5 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff                                                                            ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 5.7 (0.0)            ; 13.5 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 5.7 (5.7)            ; 13.5 (13.5)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e2pcff|rvdffs:genblock.dff|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdffe:i1e2resultff|                                                 ; 10.9 (0.0)           ; 14.3 (0.0)                       ; 4.2 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff                                                                        ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.9 (0.0)           ; 14.3 (0.0)                       ; 4.2 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.9 (10.9)          ; 14.3 (14.3)                      ; 4.2 (4.2)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e2resultff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;          |rvdffe:i1e3instff|                                                   ; -0.0 (0.0)           ; 14.0 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e3instff                                                                          ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; -0.0 (0.0)           ; 14.0 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e3instff|rvdffs:genblock.dff                                                      ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; -0.0 (-0.0)          ; 14.0 (14.0)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e3instff|rvdffs:genblock.dff|rvdff:dffs                                           ; rvdff              ; work         ;
;          |rvdffe:i1e3pcff|                                                     ; 0.0 (0.0)            ; 15.2 (0.0)                       ; 15.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e3pcff                                                                            ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 15.2 (0.0)                       ; 15.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e3pcff|rvdffs:genblock.dff                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 15.2 (15.2)                      ; 15.2 (15.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e3pcff|rvdffs:genblock.dff|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdffe:i1e3resultff|                                                 ; 9.8 (0.0)            ; 13.0 (0.0)                       ; 3.7 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e3resultff                                                                        ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 9.8 (0.0)            ; 13.0 (0.0)                       ; 3.7 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e3resultff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 9.8 (9.8)            ; 13.0 (13.0)                      ; 3.7 (3.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e3resultff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;          |rvdffe:i1e4instff|                                                   ; -0.0 (0.0)           ; 14.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e4instff                                                                          ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; -0.0 (0.0)           ; 14.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e4instff|rvdffs:genblock.dff                                                      ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; -0.0 (-0.0)          ; 14.5 (14.5)                      ; 14.5 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e4instff|rvdffs:genblock.dff|rvdff:dffs                                           ; rvdff              ; work         ;
;          |rvdffe:i1e4pcff|                                                     ; 11.4 (0.0)           ; 15.2 (0.0)                       ; 5.1 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff                                                                            ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.4 (0.0)           ; 15.2 (0.0)                       ; 5.1 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.4 (11.4)          ; 15.2 (15.2)                      ; 5.1 (5.1)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e4pcff|rvdffs:genblock.dff|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdffe:i1e4resultff|                                                 ; 11.1 (0.0)           ; 11.4 (0.0)                       ; 1.7 (0.0)                                         ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e4resultff                                                                        ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.1 (0.0)           ; 11.4 (0.0)                       ; 1.7 (0.0)                                         ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e4resultff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.1 (11.1)          ; 11.4 (11.4)                      ; 1.7 (1.7)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1e4resultff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;          |rvdffe:i1wb1instff|                                                  ; 0.0 (0.0)            ; 16.0 (0.0)                       ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wb1instff                                                                         ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 16.0 (0.0)                       ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wb1instff|rvdffs:genblock.dff                                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 16.0 (16.0)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wb1instff|rvdffs:genblock.dff|rvdff:dffs                                          ; rvdff              ; work         ;
;          |rvdffe:i1wb1pcff|                                                    ; 1.5 (0.0)            ; 11.3 (0.0)                       ; 10.7 (0.0)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wb1pcff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.5 (0.0)            ; 11.3 (0.0)                       ; 10.7 (0.0)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wb1pcff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.5 (1.5)            ; 11.3 (11.3)                      ; 10.7 (10.7)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wb1pcff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdffe:i1wbinstff|                                                   ; 0.0 (0.0)            ; 16.0 (0.0)                       ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wbinstff                                                                          ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 16.0 (0.0)                       ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wbinstff|rvdffs:genblock.dff                                                      ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 16.0 (16.0)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wbinstff|rvdffs:genblock.dff|rvdff:dffs                                           ; rvdff              ; work         ;
;          |rvdffe:i1wbpcff|                                                     ; 4.4 (0.0)            ; 11.2 (0.0)                       ; 6.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wbpcff                                                                            ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 4.4 (0.0)            ; 11.2 (0.0)                       ; 6.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wbpcff|rvdffs:genblock.dff                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 4.4 (4.4)            ; 11.2 (11.2)                      ; 6.8 (6.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wbpcff|rvdffs:genblock.dff|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdffe:i1wbresultff|                                                 ; 10.9 (0.0)           ; 13.7 (0.0)                       ; 3.8 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff                                                                        ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.9 (0.0)           ; 13.7 (0.0)                       ; 3.8 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.9 (10.9)          ; 13.7 (13.7)                      ; 3.8 (3.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:i1wbresultff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;          |rvdffe:illegal_any_ff|                                               ; 12.6 (0.0)           ; 11.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:illegal_any_ff                                                                      ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 12.6 (0.0)           ; 11.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:illegal_any_ff|rvdffs:genblock.dff                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 12.6 (12.6)          ; 11.8 (11.8)                      ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:illegal_any_ff|rvdffs:genblock.dff|rvdff:dffs                                       ; rvdff              ; work         ;
;          |rvdffe:trap_e1ff|                                                    ; 7.1 (0.0)            ; 7.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e1ff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 7.1 (0.0)            ; 7.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e1ff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 7.1 (7.1)            ; 7.3 (7.3)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e1ff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdffe:trap_e2ff|                                                    ; 3.6 (0.0)            ; 9.2 (0.0)                        ; 5.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e2ff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 3.6 (0.0)            ; 9.2 (0.0)                        ; 5.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e2ff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 3.6 (3.6)            ; 9.2 (9.2)                        ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e2ff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdffe:trap_e3ff|                                                    ; 4.3 (0.0)            ; 8.5 (0.0)                        ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e3ff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 4.3 (0.0)            ; 8.5 (0.0)                        ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e3ff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 4.3 (4.3)            ; 8.5 (8.5)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e3ff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdffe:trap_e4ff|                                                    ; 7.3 (0.0)            ; 7.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e4ff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 7.3 (0.0)            ; 7.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e4ff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 7.3 (7.3)            ; 7.8 (7.8)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:trap_e4ff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdffe:wbff|                                                         ; 9.8 (0.0)            ; 11.9 (0.0)                       ; 2.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:wbff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 9.8 (0.0)            ; 11.9 (0.0)                       ; 2.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 9.8 (9.8)            ; 11.9 (11.9)                      ; 2.3 (2.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:wbff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:write_csr_ff|                                                 ; 8.0 (0.0)            ; 9.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff                                                                        ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.0 (0.0)            ; 9.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.0 (8.0)            ; 9.3 (9.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffe:write_csr_ff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;          |rvdffs:csrmiscff|                                                    ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:csrmiscff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:csrmiscff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:divtriggerff|                                                 ; 1.8 (0.0)            ; 1.6 (0.0)                        ; 0.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:divtriggerff                                                                        ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.8 (1.8)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:divtriggerff|rvdff:dffs                                                             ; rvdff              ; work         ;
;          |rvdffs:divwbaddrff|                                                  ; 0.6 (0.0)            ; 1.9 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:divwbaddrff                                                                         ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.6 (0.6)            ; 1.9 (1.9)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:divwbaddrff|rvdff:dffs                                                              ; rvdff              ; work         ;
;          |rvdffs:e1loadff|                                                     ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:e1loadff                                                                            ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:e1loadff|rvdff:dffs                                                                 ; rvdff              ; work         ;
;          |rvdffs:e2loadff|                                                     ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:e2loadff                                                                            ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:e2loadff|rvdff:dffs                                                                 ; rvdff              ; work         ;
;          |rvdffs:e4nbloadff|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:e4nbloadff                                                                          ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:e4nbloadff|rvdff:dffs                                                               ; rvdff              ; work         ;
;          |rvdffs:flushff|                                                      ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:flushff                                                                             ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:flushff|rvdff:dffs                                                                  ; rvdff              ; work         ;
;          |rvdffs:i0_e1c_ff|                                                    ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0_e1c_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0_e1c_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:i0_e2c_ff|                                                    ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0_e2c_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0_e2c_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:i0_e3c_ff|                                                    ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0_e3c_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0_e3c_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:i0_e4c_ff|                                                    ; 0.9 (0.0)            ; 1.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0_e4c_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0_e4c_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:i0_wbc_ff|                                                    ; 1.4 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0_wbc_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.4 (1.4)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0_wbc_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:i0cg0ff|                                                      ; 0.9 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0cg0ff                                                                             ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i0cg0ff|rvdff:dffs                                                                  ; rvdff              ; work         ;
;          |rvdffs:i1_e1c_ff|                                                    ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1_e1c_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1_e1c_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:i1_e2c_ff|                                                    ; 1.3 (0.0)            ; 2.2 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1_e2c_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.3 (1.3)            ; 2.2 (2.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1_e2c_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:i1_e3c_ff|                                                    ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1_e3c_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1_e3c_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:i1_e4c_ff|                                                    ; 1.5 (0.0)            ; 1.6 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1_e4c_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1_e4c_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:i1_wbc_ff|                                                    ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1_wbc_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1_wbc_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:i1cg0ff|                                                      ; 0.9 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1cg0ff                                                                             ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:i1cg0ff|rvdff:dffs                                                                  ; rvdff              ; work         ;
;          |rvdffs:illegal_lockout_any_ff|                                       ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:illegal_lockout_any_ff                                                              ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:illegal_lockout_any_ff|rvdff:dffs                                                   ; rvdff              ; work         ;
;          |rvdffs:postsync_stallff|                                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:postsync_stallff                                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:postsync_stallff|rvdff:dffs                                                         ; rvdff              ; work         ;
;          |rvdffs:wbnbloadff|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:wbnbloadff                                                                          ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_decode_ctl:decode|rvdffs:wbnbloadff|rvdff:dffs                                                               ; rvdff              ; work         ;
;       |dec_gpr_ctl:arf|                                                        ; 2775.4 (2442.8)      ; 2668.5 (2334.0)                  ; 63.3 (59.5)                                       ; 170.2 (168.3)                    ; 0.0 (0.0)            ; 3429 (3429)         ; 1015 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf                                                                                                  ; dec_gpr_ctl        ; work         ;
;          |rvdffe:gpr_banks[0].gpr[10].gprff|                                   ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[10].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[10].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[10].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[11].gprff|                                   ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[11].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[11].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[11].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[12].gprff|                                   ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[12].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[12].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[12].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[13].gprff|                                   ; 11.0 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[13].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.0 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[13].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.0 (11.0)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[13].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[14].gprff|                                   ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[14].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[14].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[14].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[15].gprff|                                   ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[15].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[15].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[15].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[16].gprff|                                   ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[16].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[16].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[16].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[17].gprff|                                   ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[17].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[17].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[17].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[18].gprff|                                   ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[18].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[18].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[18].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[19].gprff|                                   ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[19].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[19].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[19].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[1].gprff|                                    ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[1].gprff                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[1].gprff|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[1].gprff|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[20].gprff|                                   ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[20].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[20].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[20].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[21].gprff|                                   ; 10.9 (0.0)           ; 11.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[21].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.9 (0.0)           ; 11.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[21].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.9 (10.9)          ; 11.3 (11.3)                      ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[21].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[22].gprff|                                   ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[22].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[22].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[22].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[23].gprff|                                   ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[23].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[23].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 11.0 (11.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[23].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[24].gprff|                                   ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[24].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[24].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[24].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[25].gprff|                                   ; 11.0 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[25].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.0 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[25].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.0 (11.0)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[25].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[26].gprff|                                   ; 10.7 (0.0)           ; 11.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[26].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 11.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[26].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 11.3 (11.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[26].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[27].gprff|                                   ; 11.2 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[27].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.2 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[27].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.2 (11.2)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[27].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[28].gprff|                                   ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[28].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[28].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[28].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[29].gprff|                                   ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[29].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[29].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[29].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[2].gprff|                                    ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[2].gprff                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[2].gprff|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[2].gprff|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[30].gprff|                                   ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[30].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[30].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 11.0 (11.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[30].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[31].gprff|                                   ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[31].gprff                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[31].gprff|rvdffs:genblock.dff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[31].gprff|rvdffs:genblock.dff|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[3].gprff|                                    ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[3].gprff                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[3].gprff|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[3].gprff|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[4].gprff|                                    ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[4].gprff                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[4].gprff|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[4].gprff|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[5].gprff|                                    ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[5].gprff                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[5].gprff|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[5].gprff|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[6].gprff|                                    ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[6].gprff                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[6].gprff|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[6].gprff|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[7].gprff|                                    ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[7].gprff                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[7].gprff|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[7].gprff|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[8].gprff|                                    ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[8].gprff                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[8].gprff|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[8].gprff|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:gpr_banks[0].gpr[9].gprff|                                    ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[9].gprff                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[9].gprff|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 11.0 (11.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_gpr_ctl:arf|rvdffe:gpr_banks[0].gpr[9].gprff|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;       |dec_ib_ctl:instbuff|                                                    ; 790.5 (596.9)        ; 815.2 (598.6)                    ; 33.7 (7.5)                                        ; 9.0 (5.8)                        ; 0.0 (0.0)            ; 1226 (1226)         ; 773 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff                                                                                              ; dec_ib_ctl         ; work         ;
;          |rvdff:debug_fence_ff|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdff:debug_fence_ff                                                                         ; rvdff              ; work         ;
;          |rvdff:debug_wdata_rs1ff|                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdff:debug_wdata_rs1ff                                                                      ; rvdff              ; work         ;
;          |rvdff:flush_upperff|                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdff:flush_upperff                                                                          ; rvdff              ; work         ;
;          |rvdff:ibvalff|                                                       ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdff:ibvalff                                                                                ; rvdff              ; work         ;
;          |rvdffe:bp0ff|                                                        ; 22.7 (0.0)           ; 22.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp0ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 22.7 (0.0)           ; 22.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp0ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 22.7 (22.7)          ; 22.8 (22.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp0ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:bp1ff|                                                        ; 19.4 (0.0)           ; 21.3 (0.0)                       ; 2.7 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 19.4 (0.0)           ; 21.3 (0.0)                       ; 2.7 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 19.4 (19.4)          ; 21.3 (21.3)                      ; 2.7 (2.7)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp1ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:bp2ff|                                                        ; 22.7 (0.0)           ; 27.0 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 22.7 (0.0)           ; 27.0 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 22.7 (22.7)          ; 27.0 (27.0)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp2ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:bp3ff|                                                        ; 19.0 (0.0)           ; 19.7 (0.0)                       ; 1.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 19.0 (0.0)           ; 19.7 (0.0)                       ; 1.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 19.0 (19.0)          ; 19.7 (19.7)                      ; 1.7 (1.7)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:bp3ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:cinst0ff|                                                     ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst0ff                                                                              ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst0ff|rvdffs:genblock.dff                                                          ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst0ff|rvdffs:genblock.dff|rvdff:dffs                                               ; rvdff              ; work         ;
;          |rvdffe:cinst1ff|                                                     ; 4.2 (0.0)            ; 4.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst1ff                                                                              ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 4.2 (0.0)            ; 4.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst1ff|rvdffs:genblock.dff                                                          ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 4.2 (4.2)            ; 4.8 (4.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst1ff|rvdffs:genblock.dff|rvdff:dffs                                               ; rvdff              ; work         ;
;          |rvdffe:cinst2ff|                                                     ; 5.3 (0.0)            ; 5.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst2ff                                                                              ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 5.3 (0.0)            ; 5.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst2ff|rvdffs:genblock.dff                                                          ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 5.3 (5.3)            ; 5.5 (5.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst2ff|rvdffs:genblock.dff|rvdff:dffs                                               ; rvdff              ; work         ;
;          |rvdffe:cinst3ff|                                                     ; 4.8 (0.0)            ; 5.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst3ff                                                                              ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 4.8 (0.0)            ; 5.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst3ff|rvdffs:genblock.dff                                                          ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 4.8 (4.8)            ; 5.0 (5.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:cinst3ff|rvdffs:genblock.dff|rvdff:dffs                                               ; rvdff              ; work         ;
;          |rvdffe:ib0ff|                                                        ; 10.7 (0.0)           ; 15.2 (0.0)                       ; 4.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 15.2 (0.0)                       ; 4.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 15.2 (15.2)                      ; 4.5 (4.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib0ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:ib1ff|                                                        ; 9.7 (0.0)            ; 12.3 (0.0)                       ; 3.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 9.7 (0.0)            ; 12.3 (0.0)                       ; 3.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 9.7 (9.7)            ; 12.3 (12.3)                      ; 3.2 (3.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib1ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:ib2ff|                                                        ; 10.7 (0.0)           ; 11.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 11.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 11.7 (11.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib2ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:ib3ff|                                                        ; 10.2 (0.0)           ; 11.2 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.2 (0.0)           ; 11.2 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.2 (10.2)          ; 11.2 (11.2)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:ib3ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:pc0ff|                                                        ; 12.3 (0.0)           ; 13.3 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 12.3 (0.0)           ; 13.3 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 12.3 (12.3)          ; 13.3 (13.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:pc1ff|                                                        ; 10.6 (0.0)           ; 13.5 (0.0)                       ; 3.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.6 (0.0)           ; 13.5 (0.0)                       ; 3.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.6 (10.6)          ; 13.5 (13.5)                      ; 3.0 (3.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:pc2ff|                                                        ; 12.3 (0.0)           ; 13.8 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 12.3 (0.0)           ; 13.8 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 12.3 (12.3)          ; 13.8 (13.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc2ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:pc3ff|                                                        ; 10.9 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.9 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.9 (10.9)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_ib_ctl:instbuff|rvdffe:pc3ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;       |dec_tlu_ctl:tlu|                                                        ; 1943.9 (1407.2)      ; 2015.7 (1441.4)                  ; 170.1 (106.0)                                     ; 98.2 (71.8)                      ; 0.0 (0.0)            ; 2927 (2709)         ; 1793 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu                                                                                                  ; dec_tlu_ctl        ; work         ;
;          |dec_timer_ctl:int_timers|                                            ; 113.1 (59.6)         ; 111.7 (58.1)                     ; 4.8 (0.0)                                         ; 6.1 (1.5)                        ; 0.0 (0.0)            ; 200 (134)           ; 177 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers                                                                         ; dec_timer_ctl      ; work         ;
;             |rvdff:mitctl0_ff|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdff:mitctl0_ff                                                        ; rvdff              ; work         ;
;             |rvdff:mitctl1_ff|                                                 ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdff:mitctl1_ff                                                        ; rvdff              ; work         ;
;             |rvdffe:mitb0_ff|                                                  ; 15.9 (0.0)           ; 16.1 (0.0)                       ; 1.4 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb0_ff                                                         ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 15.9 (0.0)           ; 16.1 (0.0)                       ; 1.4 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb0_ff|rvdffs:genblock.dff                                     ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 15.9 (15.9)          ; 16.1 (16.1)                      ; 1.4 (1.4)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb0_ff|rvdffs:genblock.dff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffe:mitb1_ff|                                                  ; 17.2 (0.0)           ; 15.8 (0.0)                       ; 2.0 (0.0)                                         ; 3.3 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff                                                         ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 17.2 (0.0)           ; 15.8 (0.0)                       ; 2.0 (0.0)                                         ; 3.3 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff                                     ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 17.2 (17.2)          ; 15.8 (15.8)                      ; 2.0 (2.0)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 32 (32)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitb1_ff|rvdffs:genblock.dff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffe:mitcnt0_ff|                                                ; 8.0 (0.0)            ; 9.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff                                                       ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 8.0 (0.0)            ; 9.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff                                   ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 8.0 (8.0)            ; 9.5 (9.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt0_ff|rvdffs:genblock.dff|rvdff:dffs                        ; rvdff              ; work         ;
;             |rvdffe:mitcnt1_ff|                                                ; 8.0 (0.0)            ; 9.6 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff                                                       ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 8.0 (0.0)            ; 9.6 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff                                   ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 8.0 (8.0)            ; 9.6 (9.6)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|rvdffe:mitcnt1_ff|rvdffs:genblock.dff|rvdff:dffs                        ; rvdff              ; work         ;
;          |rvdff:bp_wb_ff|                                                      ; 3.9 (3.9)            ; 5.8 (5.8)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:bp_wb_ff                                                                                   ; rvdff              ; work         ;
;          |rvdff:bp_wb_ghrff|                                                   ; 2.6 (2.6)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:bp_wb_ghrff                                                                                ; rvdff              ; work         ;
;          |rvdff:bp_wb_index_ff|                                                ; 1.1 (1.1)            ; 1.6 (1.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:bp_wb_index_ff                                                                             ; rvdff              ; work         ;
;          |rvdff:dicgo_ff|                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:dicgo_ff                                                                                   ; rvdff              ; work         ;
;          |rvdff:excinfo_wb_ff|                                                 ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.4 (0.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:excinfo_wb_ff                                                                              ; rvdff              ; work         ;
;          |rvdff:exctype_wb_ff|                                                 ; 3.3 (3.3)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:exctype_wb_ff                                                                              ; rvdff              ; work         ;
;          |rvdff:exthaltff|                                                     ; 2.8 (2.8)            ; 3.1 (3.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:exthaltff                                                                                  ; rvdff              ; work         ;
;          |rvdff:flush_lower_ff|                                                ; 11.9 (11.9)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:flush_lower_ff                                                                             ; rvdff              ; work         ;
;          |rvdff:freeff|                                                        ; 2.4 (2.4)            ; 2.9 (2.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:freeff                                                                                     ; rvdff              ; work         ;
;          |rvdff:freezerfpc_ff|                                                 ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:freezerfpc_ff                                                                              ; rvdff              ; work         ;
;          |rvdff:halt_ff|                                                       ; 6.1 (6.1)            ; 6.6 (6.6)                        ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:halt_ff                                                                                    ; rvdff              ; work         ;
;          |rvdff:lsu_dccm_errorff|                                              ; 0.8 (0.8)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_dccm_errorff                                                                           ; rvdff              ; work         ;
;          |rvdff:lsu_error_dc4ff|                                               ; 12.1 (12.1)          ; 16.3 (16.3)                      ; 4.9 (4.9)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 2 (2)               ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_dc4ff                                                                            ; rvdff              ; work         ;
;          |rvdff:lsu_error_wbff|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:lsu_error_wbff                                                                             ; rvdff              ; work         ;
;          |rvdff:mcause_ff|                                                     ; 9.2 (9.2)            ; 9.3 (9.3)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mcause_ff                                                                                  ; rvdff              ; work         ;
;          |rvdff:mcyclef_cout_ff|                                               ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mcyclef_cout_ff                                                                            ; rvdff              ; work         ;
;          |rvdff:meicidpl_ff|                                                   ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:meicidpl_ff                                                                                ; rvdff              ; work         ;
;          |rvdff:meicurpl_ff|                                                   ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:meicurpl_ff                                                                                ; rvdff              ; work         ;
;          |rvdff:meipt_ff|                                                      ; 1.4 (1.4)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:meipt_ff                                                                                   ; rvdff              ; work         ;
;          |rvdff:mepc_ff|                                                       ; 8.4 (8.4)            ; 9.7 (9.7)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mepc_ff                                                                                    ; rvdff              ; work         ;
;          |rvdff:mie_ff|                                                        ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mie_ff                                                                                     ; rvdff              ; work         ;
;          |rvdff:minstretf_cout_ff|                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:minstretf_cout_ff                                                                          ; rvdff              ; work         ;
;          |rvdff:mip_ff|                                                        ; 1.5 (1.5)            ; 1.9 (1.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mip_ff                                                                                     ; rvdff              ; work         ;
;          |rvdff:mpmc_ff|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mpmc_ff                                                                                    ; rvdff              ; work         ;
;          |rvdff:mpvhalt_ff|                                                    ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mpvhalt_ff                                                                                 ; rvdff              ; work         ;
;          |rvdff:mstatus_ff|                                                    ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mstatus_ff                                                                                 ; rvdff              ; work         ;
;          |rvdff:mtdata1_t0_ff|                                                 ; 2.9 (2.9)            ; 3.4 (3.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t0_ff                                                                              ; rvdff              ; work         ;
;          |rvdff:mtdata1_t1_ff|                                                 ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t1_ff                                                                              ; rvdff              ; work         ;
;          |rvdff:mtdata1_t2_ff|                                                 ; 3.4 (3.4)            ; 3.7 (3.7)                        ; 0.4 (0.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t2_ff                                                                              ; rvdff              ; work         ;
;          |rvdff:mtdata1_t3_ff|                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mtdata1_t3_ff                                                                              ; rvdff              ; work         ;
;          |rvdff:mtsel_ff|                                                      ; 0.8 (0.8)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mtsel_ff                                                                                   ; rvdff              ; work         ;
;          |rvdff:mtval_ff|                                                      ; 9.0 (9.0)            ; 10.1 (10.1)                      ; 2.0 (2.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:mtval_ff                                                                                   ; rvdff              ; work         ;
;          |rvdff:nmi_ff|                                                        ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:nmi_ff                                                                                     ; rvdff              ; work         ;
;          |rvdff:pmu0inc_ff|                                                    ; 0.8 (0.8)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:pmu0inc_ff                                                                                 ; rvdff              ; work         ;
;          |rvdff:pmu1inc_ff|                                                    ; 1.0 (1.0)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:pmu1inc_ff                                                                                 ; rvdff              ; work         ;
;          |rvdff:pmu2inc_ff|                                                    ; 0.8 (0.8)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:pmu2inc_ff                                                                                 ; rvdff              ; work         ;
;          |rvdff:pmu3inc_ff|                                                    ; 0.8 (0.8)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:pmu3inc_ff                                                                                 ; rvdff              ; work         ;
;          |rvdff:reset_ff|                                                      ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:reset_ff                                                                                   ; rvdff              ; work         ;
;          |rvdff:traceff|                                                       ; 3.0 (3.0)            ; 3.6 (3.6)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdff:traceff                                                                                    ; rvdff              ; work         ;
;          |rvdffe:dcsr_ff|                                                      ; 3.6 (0.0)            ; 4.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dcsr_ff                                                                                   ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 3.6 (0.0)            ; 4.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dcsr_ff|rvdffs:genblock.dff                                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 3.6 (3.6)            ; 4.3 (4.3)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dcsr_ff|rvdffs:genblock.dff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffe:dicad0_ff|                                                    ; 16.9 (0.0)           ; 15.5 (0.0)                       ; 0.7 (0.0)                                         ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dicad0_ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.9 (0.0)           ; 15.5 (0.0)                       ; 0.7 (0.0)                                         ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dicad0_ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.9 (16.9)          ; 15.5 (15.5)                      ; 0.7 (0.7)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dicad0_ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:dicawics_ff|                                                  ; 6.0 (0.0)            ; 7.3 (0.0)                        ; 1.9 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dicawics_ff                                                                               ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 6.0 (0.0)            ; 7.3 (0.0)                        ; 1.9 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dicawics_ff|rvdffs:genblock.dff                                                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 6.0 (6.0)            ; 7.3 (7.3)                        ; 1.9 (1.9)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dicawics_ff|rvdffs:genblock.dff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffe:dpc_ff|                                                       ; 10.4 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dpc_ff                                                                                    ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.4 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dpc_ff|rvdffs:genblock.dff                                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.4 (10.4)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:dpc_ff|rvdffs:genblock.dff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffe:mcgc_ff|                                                      ; 2.8 (0.0)            ; 3.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mcgc_ff                                                                                   ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 2.8 (0.0)            ; 3.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mcgc_ff|rvdffs:genblock.dff                                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mcgc_ff|rvdffs:genblock.dff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffe:mcycleh_ff|                                                   ; 16.2 (0.0)           ; 16.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mcycleh_ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.2 (0.0)           ; 16.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mcycleh_ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.2 (16.2)          ; 16.0 (16.0)                      ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mcycleh_ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:mcyclel_ff|                                                   ; 8.0 (0.0)            ; 9.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.0 (0.0)            ; 9.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.0 (8.0)            ; 9.3 (9.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mcyclel_ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:mdccmect_ff|                                                  ; 8.6 (0.0)            ; 9.1 (0.0)                        ; 0.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff                                                                               ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.6 (0.0)            ; 9.1 (0.0)                        ; 0.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff                                                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.6 (8.6)            ; 9.1 (9.1)                        ; 0.9 (0.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mdccmect_ff|rvdffs:genblock.dff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffe:mdseac_ff|                                                    ; 8.8 (0.0)            ; 10.1 (0.0)                       ; 1.8 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mdseac_ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.8 (0.0)            ; 10.1 (0.0)                       ; 1.8 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mdseac_ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.8 (8.8)            ; 10.1 (10.1)                      ; 1.8 (1.8)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 3 (3)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mdseac_ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:meihap_ff|                                                    ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:meihap_ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:meihap_ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:meihap_ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:meivt_ff|                                                     ; 6.8 (0.0)            ; 9.5 (0.0)                        ; 3.1 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:meivt_ff                                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 6.8 (0.0)            ; 9.5 (0.0)                        ; 3.1 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:meivt_ff|rvdffs:genblock.dff                                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 6.8 (6.8)            ; 9.5 (9.5)                        ; 3.1 (3.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:meivt_ff|rvdffs:genblock.dff|rvdff:dffs                                                   ; rvdff              ; work         ;
;          |rvdffe:mfdc_ff|                                                      ; 6.6 (0.0)            ; 6.2 (0.0)                        ; 0.6 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mfdc_ff                                                                                   ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 6.6 (0.0)            ; 6.2 (0.0)                        ; 0.6 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mfdc_ff|rvdffs:genblock.dff                                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 6.6 (6.6)            ; 6.2 (6.2)                        ; 0.6 (0.6)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mfdc_ff|rvdffs:genblock.dff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffe:mhpmc3_ff|                                                    ; 8.8 (0.0)            ; 9.9 (0.0)                        ; 1.6 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.8 (0.0)            ; 9.9 (0.0)                        ; 1.6 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.8 (8.8)            ; 9.9 (9.9)                        ; 1.6 (1.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3_ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:mhpmc3h_ff|                                                   ; 8.1 (0.0)            ; 9.4 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.1 (0.0)            ; 9.4 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.1 (8.1)            ; 9.4 (9.4)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc3h_ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:mhpmc4_ff|                                                    ; 8.8 (0.0)            ; 9.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.8 (0.0)            ; 9.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.8 (8.8)            ; 9.8 (9.8)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4_ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:mhpmc4h_ff|                                                   ; 8.1 (0.0)            ; 9.9 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.1 (0.0)            ; 9.9 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.1 (8.1)            ; 9.9 (9.9)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc4h_ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:mhpmc5_ff|                                                    ; 8.7 (0.0)            ; 9.8 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.7 (0.0)            ; 9.8 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.7 (8.7)            ; 9.8 (9.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5_ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:mhpmc5h_ff|                                                   ; 8.1 (0.0)            ; 9.0 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.1 (0.0)            ; 9.0 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.1 (8.1)            ; 9.0 (9.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc5h_ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:mhpmc6_ff|                                                    ; 8.8 (0.0)            ; 10.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.8 (0.0)            ; 10.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.8 (8.8)            ; 10.0 (10.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6_ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:mhpmc6h_ff|                                                   ; 8.1 (0.0)            ; 9.4 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.1 (0.0)            ; 9.4 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.1 (8.1)            ; 9.4 (9.4)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mhpmc6h_ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:miccmect_ff|                                                  ; 8.8 (0.0)            ; 8.9 (0.0)                        ; 0.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:miccmect_ff                                                                               ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.8 (0.0)            ; 8.9 (0.0)                        ; 0.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:miccmect_ff|rvdffs:genblock.dff                                                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.8 (8.8)            ; 8.9 (8.9)                        ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:miccmect_ff|rvdffs:genblock.dff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffe:micect_ff|                                                    ; 8.4 (0.0)            ; 9.3 (0.0)                        ; 1.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.4 (0.0)            ; 9.3 (0.0)                        ; 1.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.4 (8.4)            ; 9.3 (9.3)                        ; 1.2 (1.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:micect_ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:minstreth_ff|                                                 ; 15.8 (0.0)           ; 16.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:minstreth_ff                                                                              ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 15.8 (0.0)           ; 16.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:minstreth_ff|rvdffs:genblock.dff                                                          ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 15.8 (15.8)          ; 16.0 (16.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:minstreth_ff|rvdffs:genblock.dff|rvdff:dffs                                               ; rvdff              ; work         ;
;          |rvdffe:minstretl_ff|                                                 ; 8.2 (0.0)            ; 9.6 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff                                                                              ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.2 (0.0)            ; 9.6 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff                                                          ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.2 (8.2)            ; 9.6 (9.6)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:minstretl_ff|rvdffs:genblock.dff|rvdff:dffs                                               ; rvdff              ; work         ;
;          |rvdffe:mrac_ff|                                                      ; 11.1 (0.0)           ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mrac_ff                                                                                   ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.1 (0.0)           ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mrac_ff|rvdffs:genblock.dff                                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.1 (11.1)          ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mrac_ff|rvdffs:genblock.dff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffe:mscratch_ff|                                                  ; 12.4 (0.0)           ; 10.8 (0.0)                       ; 0.8 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mscratch_ff                                                                               ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 12.4 (0.0)           ; 10.8 (0.0)                       ; 0.8 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mscratch_ff|rvdffs:genblock.dff                                                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 12.4 (12.4)          ; 10.8 (10.8)                      ; 0.8 (0.8)                                         ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mscratch_ff|rvdffs:genblock.dff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffe:mtdata2_t0_ff|                                                ; 10.0 (0.0)           ; 13.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff                                                                             ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.0 (0.0)           ; 13.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.0 (10.0)          ; 13.0 (13.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t0_ff|rvdffs:genblock.dff|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffe:mtdata2_t1_ff|                                                ; 10.4 (0.0)           ; 11.9 (0.0)                       ; 1.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff                                                                             ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.4 (0.0)           ; 11.9 (0.0)                       ; 1.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.4 (10.4)          ; 11.9 (11.9)                      ; 1.7 (1.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t1_ff|rvdffs:genblock.dff|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffe:mtdata2_t2_ff|                                                ; 10.2 (0.0)           ; 11.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff                                                                             ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.2 (0.0)           ; 11.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.2 (10.2)          ; 11.8 (11.8)                      ; 1.8 (1.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t2_ff|rvdffs:genblock.dff|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffe:mtdata2_t3_ff|                                                ; 10.0 (0.0)           ; 11.6 (0.0)                       ; 1.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff                                                                             ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.0 (0.0)           ; 11.6 (0.0)                       ; 1.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.0 (10.0)          ; 11.6 (11.6)                      ; 1.9 (1.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtdata2_t3_ff|rvdffs:genblock.dff|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffe:mtvec_ff|                                                     ; 9.3 (0.0)            ; 12.8 (0.0)                       ; 4.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff                                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 9.3 (0.0)            ; 12.8 (0.0)                       ; 4.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff                                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 9.3 (9.3)            ; 12.8 (12.8)                      ; 4.2 (4.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:mtvec_ff|rvdffs:genblock.dff|rvdff:dffs                                                   ; rvdff              ; work         ;
;          |rvdffe:npwbc_ff|                                                     ; 10.7 (0.0)           ; 10.3 (0.0)                       ; 0.7 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:npwbc_ff                                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.7 (0.0)           ; 10.3 (0.0)                       ; 0.7 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:npwbc_ff|rvdffs:genblock.dff                                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.7 (10.7)          ; 10.3 (10.3)                      ; 0.7 (0.7)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:npwbc_ff|rvdffs:genblock.dff|rvdff:dffs                                                   ; rvdff              ; work         ;
;          |rvdffe:pwbc_ff|                                                      ; 8.0 (0.0)            ; 8.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:pwbc_ff                                                                                   ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.0 (0.0)            ; 8.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:pwbc_ff|rvdffs:genblock.dff                                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.0 (8.0)            ; 8.8 (8.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffe:pwbc_ff|rvdffs:genblock.dff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffs:dicad1_ff|                                                    ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:dicad1_ff                                                                                 ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:dicad1_ff|rvdff:dffs                                                                      ; rvdff              ; work         ;
;          |rvdffs:mgpmc_ff|                                                     ; 0.5 (0.0)            ; 0.8 (0.0)                        ; 0.4 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:mgpmc_ff                                                                                  ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:mgpmc_ff|rvdff:dffs                                                                       ; rvdff              ; work         ;
;          |rvdffs:mhpme3_ff|                                                    ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme3_ff                                                                                 ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme3_ff|rvdff:dffs                                                                      ; rvdff              ; work         ;
;          |rvdffs:mhpme4_ff|                                                    ; 2.0 (0.0)            ; 2.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme4_ff                                                                                 ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme4_ff|rvdff:dffs                                                                      ; rvdff              ; work         ;
;          |rvdffs:mhpme5_ff|                                                    ; 2.0 (0.0)            ; 2.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme5_ff                                                                                 ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme5_ff|rvdff:dffs                                                                      ; rvdff              ; work         ;
;          |rvdffs:mhpme6_ff|                                                    ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme6_ff                                                                                 ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvdffs:mhpme6_ff|rvdff:dffs                                                                      ; rvdff              ; work         ;
;          |rvsyncss:syncro_ff|                                                  ; 3.3 (0.0)            ; 4.1 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvsyncss:syncro_ff                                                                               ; rvsyncss           ; work         ;
;             |rvdff:sync_ff1|                                                   ; 1.3 (1.3)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvsyncss:syncro_ff|rvdff:sync_ff1                                                                ; rvdff              ; work         ;
;             |rvdff:sync_ff2|                                                   ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_tlu_ctl:tlu|rvsyncss:syncro_ff|rvdff:sync_ff2                                                                ; rvdff              ; work         ;
;       |dec_trigger:dec_trigger|                                                ; 207.3 (73.8)         ; 207.5 (69.9)                     ; 7.1 (0.0)                                         ; 6.8 (3.9)                        ; 0.0 (0.0)            ; 388 (106)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_trigger:dec_trigger                                                                                          ; dec_trigger        ; work         ;
;          |rvmaskandmatch:TMP_NAME[0].trigger_i0_match|                         ; 9.1 (9.1)            ; 10.5 (10.5)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_trigger:dec_trigger|rvmaskandmatch:TMP_NAME[0].trigger_i0_match                                              ; rvmaskandmatch     ; work         ;
;          |rvmaskandmatch:TMP_NAME[0].trigger_i1_match|                         ; 23.9 (23.9)          ; 23.6 (23.6)                      ; 0.8 (0.8)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_trigger:dec_trigger|rvmaskandmatch:TMP_NAME[0].trigger_i1_match                                              ; rvmaskandmatch     ; work         ;
;          |rvmaskandmatch:TMP_NAME[1].trigger_i0_match|                         ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_trigger:dec_trigger|rvmaskandmatch:TMP_NAME[1].trigger_i0_match                                              ; rvmaskandmatch     ; work         ;
;          |rvmaskandmatch:TMP_NAME[1].trigger_i1_match|                         ; 22.7 (22.7)          ; 24.9 (24.9)                      ; 2.5 (2.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 47 (47)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_trigger:dec_trigger|rvmaskandmatch:TMP_NAME[1].trigger_i1_match                                              ; rvmaskandmatch     ; work         ;
;          |rvmaskandmatch:TMP_NAME[2].trigger_i0_match|                         ; 8.7 (8.7)            ; 10.8 (10.8)                      ; 2.1 (2.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_trigger:dec_trigger|rvmaskandmatch:TMP_NAME[2].trigger_i0_match                                              ; rvmaskandmatch     ; work         ;
;          |rvmaskandmatch:TMP_NAME[2].trigger_i1_match|                         ; 23.6 (23.6)          ; 23.3 (23.3)                      ; 0.2 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 47 (47)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_trigger:dec_trigger|rvmaskandmatch:TMP_NAME[2].trigger_i1_match                                              ; rvmaskandmatch     ; work         ;
;          |rvmaskandmatch:TMP_NAME[3].trigger_i0_match|                         ; 9.6 (9.6)            ; 11.1 (11.1)                      ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_trigger:dec_trigger|rvmaskandmatch:TMP_NAME[3].trigger_i0_match                                              ; rvmaskandmatch     ; work         ;
;          |rvmaskandmatch:TMP_NAME[3].trigger_i1_match|                         ; 23.1 (23.1)          ; 22.5 (22.5)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 47 (47)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dec:dec|dec_trigger:dec_trigger|rvmaskandmatch:TMP_NAME[3].trigger_i1_match                                              ; rvmaskandmatch     ; work         ;
;    |dma_ctrl:dma_ctrl|                                                         ; 579.1 (390.8)        ; 734.7 (494.1)                    ; 190.8 (124.2)                                     ; 35.3 (20.9)                      ; 0.0 (0.0)            ; 910 (842)           ; 613 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl                                                                                                        ; dma_ctrl           ; work         ;
;       |rvdff:RdPtrQ1_dff|                                                      ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff:RdPtrQ1_dff                                                                                      ; rvdff              ; work         ;
;       |rvdff:RdPtrQ2_dff|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff:RdPtrQ2_dff                                                                                      ; rvdff              ; work         ;
;       |rvdff:RdPtrQ3_dff|                                                      ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff:RdPtrQ3_dff                                                                                      ; rvdff              ; work         ;
;       |rvdff_fpga:axi_slv_sentff|                                              ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:axi_slv_sentff                                                                              ; rvdff_fpga         ; work         ;
;          |rvdffs:dffs|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:axi_slv_sentff|rvdffs:dffs                                                                  ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:axi_slv_sentff|rvdffs:dffs|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdff_fpga:dbg_dma_bubble_ff|                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:dbg_dma_bubble_ff                                                                           ; rvdff_fpga         ; work         ;
;          |rvdffs:dffs|                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:dbg_dma_bubble_ff|rvdffs:dffs                                                               ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:dbg_dma_bubble_ff|rvdffs:dffs|rvdff:dffs                                                    ; rvdff              ; work         ;
;       |rvdff_fpga:dec_tlu_stall_dma_ff|                                        ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:dec_tlu_stall_dma_ff                                                                        ; rvdff_fpga         ; work         ;
;          |rvdffs:dffs|                                                         ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:dec_tlu_stall_dma_ff|rvdffs:dffs                                                            ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:dec_tlu_stall_dma_ff|rvdffs:dffs|rvdff:dffs                                                 ; rvdff              ; work         ;
;       |rvdff_fpga:fifo_full_bus_ff|                                            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:fifo_full_bus_ff                                                                            ; rvdff_fpga         ; work         ;
;          |rvdffs:dffs|                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:fifo_full_bus_ff|rvdffs:dffs                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdff_fpga:fifo_full_bus_ff|rvdffs:dffs|rvdff:dffs                                                     ; rvdff              ; work         ;
;       |rvdffe:GenFifo[0].fifo_addr_dff|                                        ; 3.9 (0.0)            ; 14.2 (0.0)                       ; 10.9 (0.0)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[0].fifo_addr_dff                                                                        ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 3.9 (0.0)            ; 14.2 (0.0)                       ; 10.9 (0.0)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[0].fifo_addr_dff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 3.9 (3.9)            ; 14.2 (14.2)                      ; 10.9 (10.9)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[0].fifo_addr_dff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;       |rvdffe:GenFifo[0].fifo_data_dff|                                        ; 19.9 (0.0)           ; 21.0 (0.0)                       ; 3.7 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[0].fifo_data_dff                                                                        ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 19.9 (0.0)           ; 21.0 (0.0)                       ; 3.7 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[0].fifo_data_dff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 19.9 (19.9)          ; 21.0 (21.0)                      ; 3.7 (3.7)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[0].fifo_data_dff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;       |rvdffe:GenFifo[1].fifo_addr_dff|                                        ; 4.4 (0.0)            ; 13.7 (0.0)                       ; 9.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[1].fifo_addr_dff                                                                        ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 4.4 (0.0)            ; 13.7 (0.0)                       ; 9.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[1].fifo_addr_dff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 4.4 (4.4)            ; 13.7 (13.7)                      ; 9.8 (9.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[1].fifo_addr_dff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;       |rvdffe:GenFifo[1].fifo_data_dff|                                        ; 19.8 (0.0)           ; 20.7 (0.0)                       ; 3.5 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[1].fifo_data_dff                                                                        ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 19.8 (0.0)           ; 20.7 (0.0)                       ; 3.5 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[1].fifo_data_dff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 19.8 (19.8)          ; 20.7 (20.7)                      ; 3.5 (3.5)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[1].fifo_data_dff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;       |rvdffe:GenFifo[2].fifo_addr_dff|                                        ; 11.5 (0.0)           ; 10.8 (0.0)                       ; 0.5 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[2].fifo_addr_dff                                                                        ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 11.5 (0.0)           ; 10.8 (0.0)                       ; 0.5 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[2].fifo_addr_dff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 11.5 (11.5)          ; 10.8 (10.8)                      ; 0.5 (0.5)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[2].fifo_addr_dff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;       |rvdffe:GenFifo[2].fifo_data_dff|                                        ; 19.7 (0.0)           ; 20.7 (0.0)                       ; 3.5 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[2].fifo_data_dff                                                                        ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 19.7 (0.0)           ; 20.7 (0.0)                       ; 3.5 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[2].fifo_data_dff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 19.7 (19.7)          ; 20.7 (20.7)                      ; 3.5 (3.5)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[2].fifo_data_dff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;       |rvdffe:GenFifo[3].fifo_addr_dff|                                        ; 8.7 (0.0)            ; 14.7 (0.0)                       ; 6.4 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[3].fifo_addr_dff                                                                        ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 8.7 (0.0)            ; 14.7 (0.0)                       ; 6.4 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[3].fifo_addr_dff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 8.7 (8.7)            ; 14.7 (14.7)                      ; 6.4 (6.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[3].fifo_addr_dff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;       |rvdffe:GenFifo[3].fifo_data_dff|                                        ; 20.2 (0.0)           ; 20.8 (0.0)                       ; 3.7 (0.0)                                         ; 3.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[3].fifo_data_dff                                                                        ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 20.2 (0.0)           ; 20.8 (0.0)                       ; 3.7 (0.0)                                         ; 3.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[3].fifo_data_dff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 20.2 (20.2)          ; 20.8 (20.8)                      ; 3.7 (3.7)                                         ; 3.1 (3.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:GenFifo[3].fifo_data_dff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;       |rvdffe:rdbuf_addrff|                                                    ; 4.3 (0.0)            ; 10.8 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:rdbuf_addrff                                                                                    ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 4.3 (0.0)            ; 10.8 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:rdbuf_addrff|rvdffs:genblock.dff                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 4.3 (4.3)            ; 10.8 (10.8)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:rdbuf_addrff|rvdffs:genblock.dff|rvdff:dffs                                                     ; rvdff              ; work         ;
;       |rvdffe:wrbuf_addrff|                                                    ; 3.3 (0.0)            ; 11.5 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:wrbuf_addrff                                                                                    ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 3.3 (0.0)            ; 11.5 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:wrbuf_addrff|rvdffs:genblock.dff                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 3.3 (3.3)            ; 11.5 (11.5)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:wrbuf_addrff|rvdffs:genblock.dff|rvdff:dffs                                                     ; rvdff              ; work         ;
;       |rvdffe:wrbuf_dataff|                                                    ; 17.1 (0.0)           ; 16.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:wrbuf_dataff                                                                                    ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 17.1 (0.0)           ; 16.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:wrbuf_dataff|rvdffs:genblock.dff                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 17.1 (17.1)          ; 16.9 (16.9)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffe:wrbuf_dataff|rvdffs:genblock.dff|rvdff:dffs                                                     ; rvdff              ; work         ;
;       |rvdffs:GenFifo[0].fifo_dbg_dff|                                         ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_dbg_dff                                                                         ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_dbg_dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffs:GenFifo[0].fifo_dccm_valid_dff|                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_dccm_valid_dff                                                                  ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_dccm_valid_dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffs:GenFifo[0].fifo_iccm_valid_dff|                                  ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_iccm_valid_dff                                                                  ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_iccm_valid_dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffs:GenFifo[0].fifo_sz_dff|                                          ; 0.6 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_sz_dff                                                                          ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_sz_dff|rvdff:dffs                                                               ; rvdff              ; work         ;
;       |rvdffs:GenFifo[0].fifo_tag_dff|                                         ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_tag_dff                                                                         ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_tag_dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffs:GenFifo[0].fifo_write_dff|                                       ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_write_dff                                                                       ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[0].fifo_write_dff|rvdff:dffs                                                            ; rvdff              ; work         ;
;       |rvdffs:GenFifo[1].fifo_dbg_dff|                                         ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_dbg_dff                                                                         ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_dbg_dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffs:GenFifo[1].fifo_dccm_valid_dff|                                  ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_dccm_valid_dff                                                                  ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_dccm_valid_dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffs:GenFifo[1].fifo_iccm_valid_dff|                                  ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_iccm_valid_dff                                                                  ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_iccm_valid_dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffs:GenFifo[1].fifo_sz_dff|                                          ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_sz_dff                                                                          ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_sz_dff|rvdff:dffs                                                               ; rvdff              ; work         ;
;       |rvdffs:GenFifo[1].fifo_tag_dff|                                         ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_tag_dff                                                                         ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_tag_dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffs:GenFifo[1].fifo_write_dff|                                       ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_write_dff                                                                       ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[1].fifo_write_dff|rvdff:dffs                                                            ; rvdff              ; work         ;
;       |rvdffs:GenFifo[2].fifo_dbg_dff|                                         ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_dbg_dff                                                                         ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_dbg_dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffs:GenFifo[2].fifo_dccm_valid_dff|                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_dccm_valid_dff                                                                  ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_dccm_valid_dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffs:GenFifo[2].fifo_iccm_valid_dff|                                  ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_iccm_valid_dff                                                                  ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_iccm_valid_dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffs:GenFifo[2].fifo_sz_dff|                                          ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_sz_dff                                                                          ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_sz_dff|rvdff:dffs                                                               ; rvdff              ; work         ;
;       |rvdffs:GenFifo[2].fifo_tag_dff|                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_tag_dff                                                                         ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_tag_dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffs:GenFifo[2].fifo_write_dff|                                       ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_write_dff                                                                       ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[2].fifo_write_dff|rvdff:dffs                                                            ; rvdff              ; work         ;
;       |rvdffs:GenFifo[3].fifo_dbg_dff|                                         ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_dbg_dff                                                                         ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_dbg_dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffs:GenFifo[3].fifo_dccm_valid_dff|                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_dccm_valid_dff                                                                  ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_dccm_valid_dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffs:GenFifo[3].fifo_iccm_valid_dff|                                  ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_iccm_valid_dff                                                                  ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_iccm_valid_dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffs:GenFifo[3].fifo_sz_dff|                                          ; 0.9 (0.0)            ; 1.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_sz_dff                                                                          ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_sz_dff|rvdff:dffs                                                               ; rvdff              ; work         ;
;       |rvdffs:GenFifo[3].fifo_tag_dff|                                         ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_tag_dff                                                                         ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_tag_dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffs:GenFifo[3].fifo_write_dff|                                       ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_write_dff                                                                       ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:GenFifo[3].fifo_write_dff|rvdff:dffs                                                            ; rvdff              ; work         ;
;       |rvdffs:RdPtr_dff|                                                       ; 0.7 (0.0)            ; 1.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:RdPtr_dff                                                                                       ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:RdPtr_dff|rvdff:dffs                                                                            ; rvdff              ; work         ;
;       |rvdffs:RspPtr_dff|                                                      ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:RspPtr_dff                                                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:RspPtr_dff|rvdff:dffs                                                                           ; rvdff              ; work         ;
;       |rvdffs:WrPtr_dff|                                                       ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:WrPtr_dff                                                                                       ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:WrPtr_dff|rvdff:dffs                                                                            ; rvdff              ; work         ;
;       |rvdffs:nack_count_dff|                                                  ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:nack_count_dff                                                                                  ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs:nack_count_dff|rvdff:dffs                                                                       ; rvdff              ; work         ;
;       |rvdffs_fpga:mstr_prtyff|                                                ; 1.0 (0.4)            ; 1.0 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:mstr_prtyff                                                                                ; rvdffs_fpga        ; work         ;
;          |rvdffs:dffs|                                                         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:mstr_prtyff|rvdffs:dffs                                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:mstr_prtyff|rvdffs:dffs|rvdff:dffs                                                         ; rvdff              ; work         ;
;       |rvdffs_fpga:rdbuf_sizeff|                                               ; -0.2 (0.0)           ; 0.8 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:rdbuf_sizeff                                                                               ; rvdffs_fpga        ; work         ;
;          |rvdffs:dffs|                                                         ; -0.2 (0.0)           ; 0.8 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:rdbuf_sizeff|rvdffs:dffs                                                                   ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:rdbuf_sizeff|rvdffs:dffs|rvdff:dffs                                                        ; rvdff              ; work         ;
;       |rvdffs_fpga:rdbuf_tagff|                                                ; 0.0 (0.0)            ; 0.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:rdbuf_tagff                                                                                ; rvdffs_fpga        ; work         ;
;          |rvdffs:dffs|                                                         ; 0.0 (0.0)            ; 0.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:rdbuf_tagff|rvdffs:dffs                                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:rdbuf_tagff|rvdffs:dffs|rvdff:dffs                                                         ; rvdff              ; work         ;
;       |rvdffs_fpga:wrbuf_byteenff|                                             ; 1.0 (0.0)            ; 2.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:wrbuf_byteenff                                                                             ; rvdffs_fpga        ; work         ;
;          |rvdffs:dffs|                                                         ; 1.0 (0.0)            ; 2.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:wrbuf_byteenff|rvdffs:dffs                                                                 ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.0 (1.0)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:wrbuf_byteenff|rvdffs:dffs|rvdff:dffs                                                      ; rvdff              ; work         ;
;       |rvdffs_fpga:wrbuf_sizeff|                                               ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:wrbuf_sizeff                                                                               ; rvdffs_fpga        ; work         ;
;          |rvdffs:dffs|                                                         ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:wrbuf_sizeff|rvdffs:dffs                                                                   ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:wrbuf_sizeff|rvdffs:dffs|rvdff:dffs                                                        ; rvdff              ; work         ;
;       |rvdffs_fpga:wrbuf_tagff|                                                ; -0.2 (0.0)           ; 0.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:wrbuf_tagff                                                                                ; rvdffs_fpga        ; work         ;
;          |rvdffs:dffs|                                                         ; -0.2 (0.0)           ; 0.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:wrbuf_tagff|rvdffs:dffs                                                                    ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffs_fpga:wrbuf_tagff|rvdffs:dffs|rvdff:dffs                                                         ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[0].fifo_data_valid_dff|                                 ; 0.5 (0.3)            ; 0.7 (0.3)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_data_valid_dff                                                                 ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_data_valid_dff|rvdff:dffsc                                                     ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[0].fifo_done_bus_dff|                                   ; 2.2 (1.8)            ; 2.5 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_done_bus_dff                                                                   ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_done_bus_dff|rvdff:dffsc                                                       ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[0].fifo_done_dff|                                       ; 2.3 (2.0)            ; 2.3 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_done_dff                                                                       ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_done_dff|rvdff:dffsc                                                           ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[0].fifo_error_dff|                                      ; 1.5 (0.9)            ; 1.5 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_error_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_error_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[0].fifo_rpend_dff|                                      ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_rpend_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_rpend_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[0].fifo_valid_dff|                                      ; 0.5 (0.3)            ; 0.5 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_valid_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[0].fifo_valid_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[1].fifo_data_valid_dff|                                 ; 0.5 (0.3)            ; 0.7 (0.3)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_data_valid_dff                                                                 ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_data_valid_dff|rvdff:dffsc                                                     ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[1].fifo_done_bus_dff|                                   ; 2.2 (1.8)            ; 2.5 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_done_bus_dff                                                                   ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_done_bus_dff|rvdff:dffsc                                                       ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[1].fifo_done_dff|                                       ; 2.3 (2.0)            ; 2.3 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_done_dff                                                                       ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_done_dff|rvdff:dffsc                                                           ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[1].fifo_error_dff|                                      ; 1.5 (0.9)            ; 1.7 (1.0)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_error_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_error_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[1].fifo_rpend_dff|                                      ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_rpend_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_rpend_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[1].fifo_valid_dff|                                      ; 0.7 (0.3)            ; 0.7 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_valid_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[1].fifo_valid_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[2].fifo_data_valid_dff|                                 ; 0.5 (0.3)            ; 0.7 (0.3)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_data_valid_dff                                                                 ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_data_valid_dff|rvdff:dffsc                                                     ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[2].fifo_done_bus_dff|                                   ; 2.2 (1.8)            ; 2.5 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_done_bus_dff                                                                   ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_done_bus_dff|rvdff:dffsc                                                       ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[2].fifo_done_dff|                                       ; 2.0 (1.7)            ; 2.5 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_done_dff                                                                       ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_done_dff|rvdff:dffsc                                                           ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[2].fifo_error_dff|                                      ; 1.5 (0.9)            ; 1.5 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_error_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_error_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[2].fifo_rpend_dff|                                      ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_rpend_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_rpend_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[2].fifo_valid_dff|                                      ; 0.3 (0.0)            ; 0.4 (0.2)                        ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_valid_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[2].fifo_valid_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[3].fifo_data_valid_dff|                                 ; 0.7 (0.3)            ; 0.7 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_data_valid_dff                                                                 ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_data_valid_dff|rvdff:dffsc                                                     ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[3].fifo_done_bus_dff|                                   ; 2.2 (1.8)            ; 2.5 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_done_bus_dff                                                                   ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_done_bus_dff|rvdff:dffsc                                                       ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[3].fifo_done_dff|                                       ; 1.5 (1.2)            ; 1.5 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_done_dff                                                                       ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_done_dff|rvdff:dffsc                                                           ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[3].fifo_error_dff|                                      ; 1.5 (0.9)            ; 1.5 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_error_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_error_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[3].fifo_rpend_dff|                                      ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_rpend_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_rpend_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc:GenFifo[3].fifo_valid_dff|                                      ; 0.5 (0.3)            ; 0.5 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_valid_dff                                                                      ; rvdffsc            ; work         ;
;          |rvdff:dffsc|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc:GenFifo[3].fifo_valid_dff|rvdff:dffsc                                                          ; rvdff              ; work         ;
;       |rvdffsc_fpga:rdbuf_vldff|                                               ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc_fpga:rdbuf_vldff                                                                               ; rvdffsc_fpga       ; work         ;
;          |rvdffs:dffs|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc_fpga:rdbuf_vldff|rvdffs:dffs                                                                   ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc_fpga:rdbuf_vldff|rvdffs:dffs|rvdff:dffs                                                        ; rvdff              ; work         ;
;       |rvdffsc_fpga:wrbuf_data_vldff|                                          ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc_fpga:wrbuf_data_vldff                                                                          ; rvdffsc_fpga       ; work         ;
;          |rvdffs:dffs|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc_fpga:wrbuf_data_vldff|rvdffs:dffs                                                              ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc_fpga:wrbuf_data_vldff|rvdffs:dffs|rvdff:dffs                                                   ; rvdff              ; work         ;
;       |rvdffsc_fpga:wrbuf_vldff|                                               ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc_fpga:wrbuf_vldff                                                                               ; rvdffsc_fpga       ; work         ;
;          |rvdffs:dffs|                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc_fpga:wrbuf_vldff|rvdffs:dffs                                                                   ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvdffsc_fpga:wrbuf_vldff|rvdffs:dffs|rvdff:dffs                                                        ; rvdff              ; work         ;
;       |rvrangecheck:addr_iccm_rangecheck|                                      ; 2.1 (2.1)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvrangecheck:addr_iccm_rangecheck                                                                      ; rvrangecheck       ; work         ;
;       |rvrangecheck:addr_pic_rangecheck|                                       ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|dma_ctrl:dma_ctrl|rvrangecheck:addr_pic_rangecheck                                                                       ; rvrangecheck       ; work         ;
;    |exu:exu|                                                                   ; 2274.5 (374.2)       ; 2747.8 (397.4)                   ; 552.8 (42.9)                                      ; 79.5 (19.7)                      ; 0.0 (0.0)            ; 3108 (690)          ; 2444 (0)                  ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |swerv|exu:exu                                                                                                                  ; exu                ; work         ;
;       |exu_alu_ctl:i0_alu_e1|                                                  ; 303.9 (240.2)        ; 357.4 (265.9)                    ; 58.3 (28.3)                                       ; 4.8 (2.6)                        ; 0.0 (0.0)            ; 494 (425)           ; 193 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1                                                                                            ; exu_alu_ctl        ; work         ;
;          |rvbradder:ibradder|                                                  ; 30.7 (30.7)          ; 30.1 (30.1)                      ; 0.5 (0.5)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvbradder:ibradder                                                                         ; rvbradder          ; work         ;
;          |rvdffe:aff|                                                          ; 9.8 (0.0)            ; 9.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:aff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 9.8 (0.0)            ; 9.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:aff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 9.8 (9.8)            ; 9.1 (9.1)                        ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:bff|                                                          ; 9.4 (0.0)            ; 12.1 (0.0)                       ; 2.9 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 9.4 (0.0)            ; 12.1 (0.0)                       ; 2.9 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 9.4 (9.4)            ; 12.1 (12.1)                      ; 2.9 (2.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:brimmff|                                                      ; -0.5 (0.0)           ; 5.6 (0.0)                        ; 6.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:brimmff                                                                             ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; -0.5 (0.0)           ; 5.6 (0.0)                        ; 6.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:brimmff|rvdffs:genblock.dff                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; -0.5 (-0.5)          ; 5.6 (5.6)                        ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:brimmff|rvdffs:genblock.dff|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffe:pcff|                                                         ; 5.2 (0.0)            ; 9.5 (0.0)                        ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:pcff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 5.2 (0.0)            ; 9.5 (0.0)                        ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:pcff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 5.2 (5.2)            ; 9.5 (9.5)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:predictpacketff|                                              ; 8.4 (0.0)            ; 24.9 (0.0)                       ; 16.6 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.4 (0.0)            ; 24.9 (0.0)                       ; 16.6 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.4 (8.4)            ; 24.9 (24.9)                      ; 16.6 (16.6)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffs:validff|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffs:validff                                                                             ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e1|rvdffs:validff|rvdff:dffs                                                                  ; rvdff              ; work         ;
;       |exu_alu_ctl:i0_alu_e4|                                                  ; 353.7 (281.9)        ; 409.4 (303.1)                    ; 61.2 (24.0)                                       ; 5.5 (2.8)                        ; 0.0 (0.0)            ; 488 (420)           ; 229 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4                                                                                            ; exu_alu_ctl        ; work         ;
;          |rvbradder:ibradder|                                                  ; 29.8 (29.8)          ; 33.8 (33.8)                      ; 4.9 (4.9)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvbradder:ibradder                                                                         ; rvbradder          ; work         ;
;          |rvdffe:aff|                                                          ; 11.1 (0.0)           ; 15.1 (0.0)                       ; 4.4 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.1 (0.0)           ; 15.1 (0.0)                       ; 4.4 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.1 (11.1)          ; 15.1 (15.1)                      ; 4.4 (4.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:bff|                                                          ; 11.2 (0.0)           ; 13.8 (0.0)                       ; 3.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.2 (0.0)           ; 13.8 (0.0)                       ; 3.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.2 (11.2)          ; 13.8 (13.8)                      ; 3.2 (3.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:brimmff|                                                      ; 1.3 (0.0)            ; 4.0 (0.0)                        ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:brimmff                                                                             ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.3 (0.0)            ; 4.0 (0.0)                        ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:brimmff|rvdffs:genblock.dff                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.3 (1.3)            ; 4.0 (4.0)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:brimmff|rvdffs:genblock.dff|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffe:pcff|                                                         ; 8.0 (0.0)            ; 9.4 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:pcff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.0 (0.0)            ; 9.4 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:pcff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.0 (8.0)            ; 9.4 (9.4)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:predictpacketff|                                              ; 10.5 (0.0)           ; 30.3 (0.0)                       ; 20.5 (0.0)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.5 (0.0)           ; 30.3 (0.0)                       ; 20.5 (0.0)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.5 (10.5)          ; 30.3 (30.3)                      ; 20.5 (20.5)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i0_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;       |exu_alu_ctl:i1_alu_e1|                                                  ; 270.6 (205.8)        ; 338.6 (242.2)                    ; 72.5 (39.8)                                       ; 4.6 (3.4)                        ; 0.0 (0.0)            ; 456 (387)           ; 209 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1                                                                                            ; exu_alu_ctl        ; work         ;
;          |rvbradder:ibradder|                                                  ; 29.6 (29.6)          ; 30.5 (30.5)                      ; 1.7 (1.7)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvbradder:ibradder                                                                         ; rvbradder          ; work         ;
;          |rvdffe:aff|                                                          ; 10.6 (0.0)           ; 12.6 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.6 (0.0)           ; 12.6 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.6 (10.6)          ; 12.6 (12.6)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:bff|                                                          ; 8.9 (0.0)            ; 13.0 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.9 (0.0)            ; 13.0 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.9 (8.9)            ; 13.0 (13.0)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:brimmff|                                                      ; 3.1 (0.0)            ; 3.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:brimmff                                                                             ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 3.1 (0.0)            ; 3.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:brimmff|rvdffs:genblock.dff                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 3.1 (3.1)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:brimmff|rvdffs:genblock.dff|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffe:pcff|                                                         ; 5.1 (0.0)            ; 9.9 (0.0)                        ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:pcff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 5.1 (0.0)            ; 9.9 (0.0)                        ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:pcff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 5.1 (5.1)            ; 9.9 (9.9)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:predictpacketff|                                              ; 7.3 (0.0)            ; 26.8 (0.0)                       ; 19.9 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:predictpacketff                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 7.3 (0.0)            ; 26.8 (0.0)                       ; 19.9 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 7.3 (7.3)            ; 26.8 (26.8)                      ; 19.9 (19.9)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffs:validff|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffs:validff                                                                             ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e1|rvdffs:validff|rvdff:dffs                                                                  ; rvdff              ; work         ;
;       |exu_alu_ctl:i1_alu_e4|                                                  ; 338.2 (269.8)        ; 387.5 (289.0)                    ; 57.9 (23.5)                                       ; 8.6 (4.3)                        ; 0.0 (0.0)            ; 474 (406)           ; 227 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4                                                                                            ; exu_alu_ctl        ; work         ;
;          |rvbradder:ibradder|                                                  ; 29.6 (29.6)          ; 32.3 (32.3)                      ; 4.4 (4.4)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvbradder:ibradder                                                                         ; rvbradder          ; work         ;
;          |rvdffe:aff|                                                          ; 10.6 (0.0)           ; 14.2 (0.0)                       ; 3.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.6 (0.0)           ; 14.2 (0.0)                       ; 3.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.6 (10.6)          ; 14.2 (14.2)                      ; 3.7 (3.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:bff|                                                          ; 11.2 (0.0)           ; 12.7 (0.0)                       ; 2.7 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.2 (0.0)           ; 12.7 (0.0)                       ; 2.7 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.2 (11.2)          ; 12.7 (12.7)                      ; 2.7 (2.7)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:bff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:brimmff|                                                      ; 1.4 (0.0)            ; 4.4 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:brimmff                                                                             ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.4 (0.0)            ; 4.4 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:brimmff|rvdffs:genblock.dff                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.4 (1.4)            ; 4.4 (4.4)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:brimmff|rvdffs:genblock.dff|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffe:pcff|                                                         ; 8.0 (0.0)            ; 8.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:pcff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.0 (0.0)            ; 8.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:pcff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.0 (8.0)            ; 8.7 (8.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:pcff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:predictpacketff|                                              ; 7.6 (0.0)            ; 26.3 (0.0)                       ; 20.0 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:predictpacketff                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 7.6 (0.0)            ; 26.3 (0.0)                       ; 20.0 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 7.6 (7.6)            ; 26.3 (26.3)                      ; 20.0 (20.0)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_alu_ctl:i1_alu_e4|rvdffe:predictpacketff|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;       |exu_div_ctl:div_e1|                                                     ; 275.0 (215.2)        ; 292.2 (225.6)                    ; 26.5 (15.8)                                       ; 9.4 (5.4)                        ; 0.0 (0.0)            ; 416 (380)           ; 157 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1                                                                                               ; exu_div_ctl        ; work         ;
;          |rvdff:countff|                                                       ; 1.5 (1.5)            ; 1.9 (1.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdff:countff                                                                                 ; rvdff              ; work         ;
;          |rvdff:e1val_ff|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdff:e1val_ff                                                                                ; rvdff              ; work         ;
;          |rvdff:flush_any_ff|                                                  ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdff:flush_any_ff                                                                            ; rvdff              ; work         ;
;          |rvdff:i_shortq_ff|                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdff:i_shortq_ff                                                                             ; rvdff              ; work         ;
;          |rvdff:runff|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdff:runff                                                                                   ; rvdff              ; work         ;
;          |rvdff:smallnumff|                                                    ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdff:smallnumff                                                                              ; rvdff              ; work         ;
;          |rvdffe:aff|                                                          ; 6.8 (0.0)            ; 11.3 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdffe:aff                                                                                    ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 6.8 (0.0)            ; 11.3 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff                                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 6.8 (6.8)            ; 11.3 (11.3)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdffe:aff|rvdffs:genblock.dff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffe:mff|                                                          ; 12.1 (0.0)           ; 12.6 (0.0)                       ; 1.6 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdffe:mff                                                                                    ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 12.1 (0.0)           ; 12.6 (0.0)                       ; 1.6 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff                                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 12.1 (12.1)          ; 12.6 (12.6)                      ; 1.6 (1.6)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdffe:mff|rvdffs:genblock.dff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffe:qff|                                                          ; 12.6 (0.0)           ; 13.1 (0.0)                       ; 2.9 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdffe:qff                                                                                    ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 12.6 (0.0)           ; 13.1 (0.0)                       ; 2.9 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff                                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 12.6 (12.6)          ; 13.1 (13.1)                      ; 2.9 (2.9)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdffe:qff|rvdffs:genblock.dff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffs:miscf|                                                        ; 1.2 (0.0)            ; 1.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdffs:miscf                                                                                  ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.2 (1.2)            ; 1.4 (1.4)                        ; 0.4 (0.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvdffs:miscf|rvdff:dffs                                                                       ; rvdff              ; work         ;
;          |rvtwoscomp:a_ff_c|                                                   ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvtwoscomp:a_ff_c                                                                             ; rvtwoscomp         ; work         ;
;          |rvtwoscomp:dividend_c|                                               ; 6.4 (6.4)            ; 6.8 (6.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvtwoscomp:dividend_c                                                                         ; rvtwoscomp         ; work         ;
;          |rvtwoscomp:q_ff_c|                                                   ; 7.9 (7.9)            ; 8.7 (8.7)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_div_ctl:div_e1|rvtwoscomp:q_ff_c                                                                             ; rvtwoscomp         ; work         ;
;       |exu_mul_ctl:mul_e1|                                                     ; 91.1 (39.3)          ; 95.2 (41.9)                      ; 9.4 (3.6)                                         ; 5.4 (1.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1                                                                                               ; exu_mul_ctl        ; work         ;
;          |rvdff_fpga:ld_rs1_byp_e1_ff|                                         ; 0.5 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:ld_rs1_byp_e1_ff                                                                   ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:ld_rs1_byp_e1_ff|rvdffs:dffs                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:ld_rs1_byp_e1_ff|rvdffs:dffs|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdff_fpga:ld_rs2_byp_e1_ff|                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:ld_rs2_byp_e1_ff                                                                   ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:ld_rs2_byp_e1_ff|rvdffs:dffs                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:ld_rs2_byp_e1_ff|rvdffs:dffs|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdff_fpga:low_e1_ff|                                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:low_e1_ff                                                                          ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:low_e1_ff|rvdffs:dffs                                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:low_e1_ff|rvdffs:dffs|rvdff:dffs                                                   ; rvdff              ; work         ;
;          |rvdff_fpga:low_e2_ff|                                                ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:low_e2_ff                                                                          ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:low_e2_ff|rvdffs:dffs                                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:low_e2_ff|rvdffs:dffs|rvdff:dffs                                                   ; rvdff              ; work         ;
;          |rvdff_fpga:low_e3_ff|                                                ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:low_e3_ff                                                                          ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:low_e3_ff|rvdffs:dffs                                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:low_e3_ff|rvdffs:dffs|rvdff:dffs                                                   ; rvdff              ; work         ;
;          |rvdff_fpga:rs1_sign_e1_ff|                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:rs1_sign_e1_ff                                                                     ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:rs1_sign_e1_ff|rvdffs:dffs                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:rs1_sign_e1_ff|rvdffs:dffs|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdff_fpga:rs2_sign_e1_ff|                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:rs2_sign_e1_ff                                                                     ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:rs2_sign_e1_ff|rvdffs:dffs                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:rs2_sign_e1_ff|rvdffs:dffs|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffe:a_e1_ff|                                                      ; 11.8 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:a_e1_ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.8 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:a_e1_ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.8 (11.8)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:a_e1_ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:a_e2_ff|                                                      ; 12.9 (0.0)           ; 15.5 (0.0)                       ; 3.6 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:a_e2_ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 12.9 (0.0)           ; 15.5 (0.0)                       ; 3.6 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:a_e2_ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 12.9 (12.9)          ; 15.5 (15.5)                      ; 3.6 (3.6)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:a_e2_ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:b_e1_ff|                                                      ; 10.3 (0.0)           ; 9.7 (0.0)                        ; 0.7 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:b_e1_ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.3 (0.0)           ; 9.7 (0.0)                        ; 0.7 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:b_e1_ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.3 (10.3)          ; 9.7 (9.7)                        ; 0.7 (0.7)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:b_e1_ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:b_e2_ff|                                                      ; 13.8 (0.0)           ; 14.3 (0.0)                       ; 1.1 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:b_e2_ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 13.8 (0.0)           ; 14.3 (0.0)                       ; 1.1 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:b_e2_ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 13.8 (13.8)          ; 14.3 (14.3)                      ; 1.1 (1.1)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffe:b_e2_ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffs:valid_e1_ff|                                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffs:valid_e1_ff                                                                            ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffs:valid_e1_ff|rvdff:dffs                                                                 ; rvdff              ; work         ;
;          |rvdffs:valid_e2_ff|                                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffs:valid_e2_ff                                                                            ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|exu_mul_ctl:mul_e1|rvdffs:valid_e2_ff|rvdff:dffs                                                                 ; rvdff              ; work         ;
;       |rvdff:e4ghrff|                                                          ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdff:e4ghrff                                                                                                    ; rvdff              ; work         ;
;       |rvdff:final_predict_ff|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdff:final_predict_ff                                                                                           ; rvdff              ; work         ;
;       |rvdff:pred_correct_upper_e4_ff|                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdff:pred_correct_upper_e4_ff                                                                                   ; rvdff              ; work         ;
;       |rvdff:sec_decode_e4_ff|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdff:sec_decode_e4_ff                                                                                           ; rvdff              ; work         ;
;       |rvdffe:csr_rs1_ff|                                                      ; 10.4 (0.0)           ; 11.4 (0.0)                       ; 2.9 (0.0)                                         ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:csr_rs1_ff                                                                                                ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 10.4 (0.0)           ; 11.4 (0.0)                       ; 2.9 (0.0)                                         ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:csr_rs1_ff|rvdffs:genblock.dff                                                                            ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 10.4 (10.4)          ; 11.4 (11.4)                      ; 2.9 (2.9)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:csr_rs1_ff|rvdffs:genblock.dff|rvdff:dffs                                                                 ; rvdff              ; work         ;
;       |rvdffe:i0_ap_e1_ff|                                                     ; 5.3 (0.0)            ; 6.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e1_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 5.3 (0.0)            ; 6.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e1_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 5.3 (5.3)            ; 6.5 (6.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i0_ap_e2_ff|                                                     ; 3.9 (0.0)            ; 8.3 (0.0)                        ; 4.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e2_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 3.9 (0.0)            ; 8.3 (0.0)                        ; 4.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e2_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 3.9 (3.9)            ; 8.3 (8.3)                        ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e2_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i0_ap_e3_ff|                                                     ; 4.8 (0.0)            ; 8.2 (0.0)                        ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e3_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 4.8 (0.0)            ; 8.2 (0.0)                        ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e3_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 4.8 (4.8)            ; 8.2 (8.2)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e3_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i0_ap_e4_ff|                                                     ; 5.6 (0.0)            ; 7.2 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e4_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 5.6 (0.0)            ; 7.2 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 5.6 (5.6)            ; 7.2 (7.2)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i0_pp_e2_ff|                                                     ; 3.8 (0.0)            ; 32.8 (0.0)                       ; 29.1 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_pp_e2_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 3.8 (0.0)            ; 32.8 (0.0)                       ; 29.1 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_pp_e2_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 3.8 (3.8)            ; 32.8 (32.8)                      ; 29.1 (29.1)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_pp_e2_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i0_pp_e3_ff|                                                     ; 2.7 (0.0)            ; 29.8 (0.0)                       ; 27.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_pp_e3_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 2.7 (0.0)            ; 29.8 (0.0)                       ; 27.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_pp_e3_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.7 (2.7)            ; 29.8 (29.8)                      ; 27.2 (27.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_pp_e3_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i0_src_e1_ff|                                                    ; 25.1 (0.0)           ; 23.1 (0.0)                       ; 0.6 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_src_e1_ff                                                                                              ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 25.1 (0.0)           ; 23.1 (0.0)                       ; 0.6 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_src_e1_ff|rvdffs:genblock.dff                                                                          ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 25.1 (25.1)          ; 23.1 (23.1)                      ; 0.6 (0.6)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_src_e1_ff|rvdffs:genblock.dff|rvdff:dffs                                                               ; rvdff              ; work         ;
;       |rvdffe:i0_src_e2_ff|                                                    ; 3.0 (0.0)            ; 31.4 (0.0)                       ; 29.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_src_e2_ff                                                                                              ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 3.0 (0.0)            ; 31.4 (0.0)                       ; 29.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_src_e2_ff|rvdffs:genblock.dff                                                                          ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 3.0 (3.0)            ; 31.4 (31.4)                      ; 29.3 (29.3)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_src_e2_ff|rvdffs:genblock.dff|rvdff:dffs                                                               ; rvdff              ; work         ;
;       |rvdffe:i0_src_e3_ff|                                                    ; 21.0 (0.0)           ; 22.2 (0.0)                       ; 5.3 (0.0)                                         ; 4.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_src_e3_ff                                                                                              ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 21.0 (0.0)           ; 22.2 (0.0)                       ; 5.3 (0.0)                                         ; 4.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_src_e3_ff|rvdffs:genblock.dff                                                                          ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 21.0 (21.0)          ; 22.2 (22.2)                      ; 5.3 (5.3)                                         ; 4.2 (4.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_src_e3_ff|rvdffs:genblock.dff|rvdff:dffs                                                               ; rvdff              ; work         ;
;       |rvdffe:i0_upper_flush_e2_ff|                                            ; 14.3 (0.0)           ; 14.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_upper_flush_e2_ff                                                                                      ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 14.3 (0.0)           ; 14.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_upper_flush_e2_ff|rvdffs:genblock.dff                                                                  ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 14.3 (14.3)          ; 14.3 (14.3)                      ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_upper_flush_e2_ff|rvdffs:genblock.dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffe:i0_upper_flush_e3_ff|                                            ; 7.5 (0.0)            ; 23.2 (0.0)                       ; 15.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_upper_flush_e3_ff                                                                                      ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 7.5 (0.0)            ; 23.2 (0.0)                       ; 15.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_upper_flush_e3_ff|rvdffs:genblock.dff                                                                  ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 7.5 (7.5)            ; 23.2 (23.2)                      ; 15.7 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_upper_flush_e3_ff|rvdffs:genblock.dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffe:i0_upper_flush_e4_ff|                                            ; 16.4 (0.0)           ; 19.5 (0.0)                       ; 4.3 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_upper_flush_e4_ff                                                                                      ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 16.4 (0.0)           ; 19.5 (0.0)                       ; 4.3 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_upper_flush_e4_ff|rvdffs:genblock.dff                                                                  ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 16.4 (16.4)          ; 19.5 (19.5)                      ; 4.3 (4.3)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i0_upper_flush_e4_ff|rvdffs:genblock.dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffe:i1_ap_e1_ff|                                                     ; 4.8 (0.0)            ; 5.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e1_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 4.8 (0.0)            ; 5.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e1_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e1_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i1_ap_e2_ff|                                                     ; 1.9 (0.0)            ; 5.8 (0.0)                        ; 3.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e2_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 1.9 (0.0)            ; 5.8 (0.0)                        ; 3.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e2_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.9 (1.9)            ; 5.8 (5.8)                        ; 3.9 (3.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e2_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i1_ap_e3_ff|                                                     ; 4.3 (0.0)            ; 7.3 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e3_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 4.3 (0.0)            ; 7.3 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e3_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 4.3 (4.3)            ; 7.3 (7.3)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e3_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i1_ap_e4_ff|                                                     ; 5.1 (0.0)            ; 6.7 (0.0)                        ; 1.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e4_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 5.1 (0.0)            ; 6.7 (0.0)                        ; 1.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e4_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 5.1 (5.1)            ; 6.7 (6.7)                        ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_ap_e4_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i1_pp_e2_ff|                                                     ; 3.9 (0.0)            ; 30.1 (0.0)                       ; 26.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_pp_e2_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 3.9 (0.0)            ; 30.1 (0.0)                       ; 26.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_pp_e2_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 3.9 (3.9)            ; 30.1 (30.1)                      ; 26.3 (26.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_pp_e2_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i1_pp_e3_ff|                                                     ; 7.9 (0.0)            ; 29.3 (0.0)                       ; 21.7 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_pp_e3_ff                                                                                               ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 7.9 (0.0)            ; 29.3 (0.0)                       ; 21.7 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_pp_e3_ff|rvdffs:genblock.dff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 7.9 (7.9)            ; 29.3 (29.3)                      ; 21.7 (21.7)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_pp_e3_ff|rvdffs:genblock.dff|rvdff:dffs                                                                ; rvdff              ; work         ;
;       |rvdffe:i1_src_e1_ff|                                                    ; 23.8 (0.0)           ; 23.0 (0.0)                       ; 1.1 (0.0)                                         ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_src_e1_ff                                                                                              ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 23.8 (0.0)           ; 23.0 (0.0)                       ; 1.1 (0.0)                                         ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_src_e1_ff|rvdffs:genblock.dff                                                                          ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 23.8 (23.8)          ; 23.0 (23.0)                      ; 1.1 (1.1)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_src_e1_ff|rvdffs:genblock.dff|rvdff:dffs                                                               ; rvdff              ; work         ;
;       |rvdffe:i1_src_e2_ff|                                                    ; 13.1 (0.0)           ; 31.2 (0.0)                       ; 18.7 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_src_e2_ff                                                                                              ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 13.1 (0.0)           ; 31.2 (0.0)                       ; 18.7 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_src_e2_ff|rvdffs:genblock.dff                                                                          ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 13.1 (13.1)          ; 31.2 (31.2)                      ; 18.7 (18.7)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_src_e2_ff|rvdffs:genblock.dff|rvdff:dffs                                                               ; rvdff              ; work         ;
;       |rvdffe:i1_src_e3_ff|                                                    ; 22.3 (0.0)           ; 22.2 (0.0)                       ; 4.8 (0.0)                                         ; 4.9 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_src_e3_ff                                                                                              ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 22.3 (0.0)           ; 22.2 (0.0)                       ; 4.8 (0.0)                                         ; 4.9 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_src_e3_ff|rvdffs:genblock.dff                                                                          ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 22.3 (22.3)          ; 22.2 (22.2)                      ; 4.8 (4.8)                                         ; 4.9 (4.9)                        ; 0.0 (0.0)            ; 0 (0)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_src_e3_ff|rvdffs:genblock.dff|rvdff:dffs                                                               ; rvdff              ; work         ;
;       |rvdffe:i1_upper_flush_e2_ff|                                            ; 12.7 (0.0)           ; 12.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_upper_flush_e2_ff                                                                                      ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 12.7 (0.0)           ; 12.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_upper_flush_e2_ff|rvdffs:genblock.dff                                                                  ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 12.7 (12.7)          ; 12.8 (12.8)                      ; 1.0 (1.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_upper_flush_e2_ff|rvdffs:genblock.dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffe:i1_upper_flush_e3_ff|                                            ; 0.6 (0.0)            ; 12.5 (0.0)                       ; 11.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_upper_flush_e3_ff                                                                                      ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 0.6 (0.0)            ; 12.5 (0.0)                       ; 11.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_upper_flush_e3_ff|rvdffs:genblock.dff                                                                  ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.6 (0.6)            ; 12.5 (12.5)                      ; 11.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_upper_flush_e3_ff|rvdffs:genblock.dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffe:i1_upper_flush_e4_ff|                                            ; 11.3 (0.0)           ; 10.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_upper_flush_e4_ff                                                                                      ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 11.3 (0.0)           ; 10.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_upper_flush_e4_ff|rvdffs:genblock.dff                                                                  ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 11.3 (11.3)          ; 10.7 (10.7)                      ; 0.2 (0.2)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:i1_upper_flush_e4_ff|rvdffs:genblock.dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;       |rvdffe:npc_any_ff|                                                      ; 10.6 (0.0)           ; 13.2 (0.0)                       ; 3.6 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:npc_any_ff                                                                                                ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 10.6 (0.0)           ; 13.2 (0.0)                       ; 3.6 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:npc_any_ff|rvdffs:genblock.dff                                                                            ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 10.6 (10.6)          ; 13.2 (13.2)                      ; 3.6 (3.6)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:npc_any_ff|rvdffs:genblock.dff|rvdff:dffs                                                                 ; rvdff              ; work         ;
;       |rvdffe:predict_mp_ff|                                                   ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:predict_mp_ff                                                                                             ; rvdffe             ; work         ;
;          |rvdffs:genblock.dff|                                                 ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:predict_mp_ff|rvdffs:genblock.dff                                                                         ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffe:predict_mp_ff|rvdffs:genblock.dff|rvdff:dffs                                                              ; rvdff              ; work         ;
;       |rvdffs:e1ghrdecff|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffs:e1ghrdecff                                                                                                ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffs:e1ghrdecff|rvdff:dffs                                                                                     ; rvdff              ; work         ;
;       |rvdffs:e1ghrff|                                                         ; 1.3 (0.0)            ; 1.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffs:e1ghrff                                                                                                   ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffs:e1ghrff|rvdff:dffs                                                                                        ; rvdff              ; work         ;
;       |rvdffs:pred_correct_upper_e2_ff|                                        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffs:pred_correct_upper_e2_ff                                                                                  ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffs:pred_correct_upper_e2_ff|rvdff:dffs                                                                       ; rvdff              ; work         ;
;       |rvdffs:pred_correct_upper_e3_ff|                                        ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffs:pred_correct_upper_e3_ff                                                                                  ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|exu:exu|rvdffs:pred_correct_upper_e3_ff|rvdff:dffs                                                                       ; rvdff              ; work         ;
;    |ifu:ifu|                                                                   ; 3870.3 (0.0)         ; 4534.0 (0.0)                     ; 691.8 (0.0)                                       ; 28.1 (0.0)                       ; 0.0 (0.0)            ; 6262 (0)            ; 3472 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu                                                                                                                  ; ifu                ; work         ;
;       |ifu_aln_ctl:aln|                                                        ; 1501.6 (1121.8)      ; 1659.7 (1231.3)                  ; 168.1 (116.6)                                     ; 10.0 (7.1)                       ; 0.0 (0.0)            ; 2390 (2145)         ; 872 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln                                                                                                  ; ifu_aln_ctl        ; work         ;
;          |ifu_compress_ctl:compress0|                                          ; 55.4 (55.4)          ; 56.5 (56.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|ifu_compress_ctl:compress0                                                                       ; ifu_compress_ctl   ; work         ;
;          |ifu_compress_ctl:compress1|                                          ; 27.2 (27.2)          ; 30.5 (30.5)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|ifu_compress_ctl:compress1                                                                       ; ifu_compress_ctl   ; work         ;
;          |ifu_compress_ctl:compress2|                                          ; 28.6 (28.6)          ; 33.5 (33.5)                      ; 5.0 (5.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 56 (56)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|ifu_compress_ctl:compress2                                                                       ; ifu_compress_ctl   ; work         ;
;          |rvbtb_addr_hash:fourthhash|                                          ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvbtb_addr_hash:fourthhash                                                                       ; rvbtb_addr_hash    ; work         ;
;          |rvbtb_addr_hash:secondhash|                                          ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvbtb_addr_hash:secondhash                                                                       ; rvbtb_addr_hash    ; work         ;
;          |rvbtb_tag_hash:second_brhash|                                        ; 4.5 (4.5)            ; 7.2 (7.2)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvbtb_tag_hash:second_brhash                                                                     ; rvbtb_tag_hash     ; work         ;
;          |rvdff:f0valff|                                                       ; 2.4 (2.4)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdff:f0valff                                                                                    ; rvdff              ; work         ;
;          |rvdff:f1valff|                                                       ; 2.4 (2.4)            ; 2.5 (2.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdff:f1valff                                                                                    ; rvdff              ; work         ;
;          |rvdff:f2valff|                                                       ; 2.1 (2.1)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdff:f2valff                                                                                    ; rvdff              ; work         ;
;          |rvdff:illegal_lockout_any_ff|                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdff:illegal_lockout_any_ff                                                                     ; rvdff              ; work         ;
;          |rvdff:q0offsetff|                                                    ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdff:q0offsetff                                                                                 ; rvdff              ; work         ;
;          |rvdff:q1offsetff|                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdff:q1offsetff                                                                                 ; rvdff              ; work         ;
;          |rvdff:q2offsetff|                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdff:q2offsetff                                                                                 ; rvdff              ; work         ;
;          |rvdff:rdpff|                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdff:rdpff                                                                                      ; rvdff              ; work         ;
;          |rvdff:wrpff|                                                         ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdff:wrpff                                                                                      ; rvdff              ; work         ;
;          |rvdffe:brdata0ff|                                                    ; 15.2 (0.0)           ; 19.2 (0.0)                       ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:brdata0ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 15.2 (0.0)           ; 19.2 (0.0)                       ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:brdata0ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 15.2 (15.2)          ; 19.2 (19.2)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:brdata0ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:brdata1ff|                                                    ; 13.8 (0.0)           ; 15.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:brdata1ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 13.8 (0.0)           ; 15.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:brdata1ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 13.8 (13.8)          ; 15.0 (15.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:brdata1ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:brdata2ff|                                                    ; 13.8 (0.0)           ; 16.4 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:brdata2ff                                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 13.8 (0.0)           ; 16.4 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:brdata2ff|rvdffs:genblock.dff                                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 13.8 (13.8)          ; 16.4 (16.4)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:brdata2ff|rvdffs:genblock.dff|rvdff:dffs                                                  ; rvdff              ; work         ;
;          |rvdffe:f0pcff|                                                       ; 10.8 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:f0pcff                                                                                    ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.8 (0.0)           ; 10.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:f0pcff|rvdffs:genblock.dff                                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.8 (10.8)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:f0pcff|rvdffs:genblock.dff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffe:f1pcff|                                                       ; 9.1 (0.0)            ; 9.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:f1pcff                                                                                    ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 9.1 (0.0)            ; 9.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:f1pcff|rvdffs:genblock.dff                                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 9.1 (9.1)            ; 9.5 (9.5)                        ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:f1pcff|rvdffs:genblock.dff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffe:f2pcff|                                                       ; 8.7 (0.0)            ; 14.0 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:f2pcff                                                                                    ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.7 (0.0)            ; 14.0 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:f2pcff|rvdffs:genblock.dff                                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.7 (8.7)            ; 14.0 (14.0)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:f2pcff|rvdffs:genblock.dff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffe:illegal_any_ff|                                               ; 4.2 (0.0)            ; 4.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:illegal_any_ff                                                                            ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 4.2 (0.0)            ; 4.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:illegal_any_ff|rvdffs:genblock.dff                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 4.2 (4.2)            ; 4.8 (4.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:illegal_any_ff|rvdffs:genblock.dff|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdffe:misc0ff|                                                      ; 16.8 (0.0)           ; 19.2 (0.0)                       ; 3.3 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:misc0ff                                                                                   ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.8 (0.0)           ; 19.2 (0.0)                       ; 3.3 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:misc0ff|rvdffs:genblock.dff                                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.8 (16.8)          ; 19.2 (19.2)                      ; 3.3 (3.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 1 (1)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:misc0ff|rvdffs:genblock.dff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffe:misc1ff|                                                      ; 22.0 (0.0)           ; 22.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:misc1ff                                                                                   ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 22.0 (0.0)           ; 22.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:misc1ff|rvdffs:genblock.dff                                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 22.0 (22.0)          ; 22.3 (22.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:misc1ff|rvdffs:genblock.dff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffe:misc2ff|                                                      ; 21.8 (0.0)           ; 22.3 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:misc2ff                                                                                   ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 21.8 (0.0)           ; 22.3 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:misc2ff|rvdffs:genblock.dff                                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 21.8 (21.8)          ; 22.3 (22.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:misc2ff|rvdffs:genblock.dff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffe:q0ff|                                                         ; 32.2 (0.0)           ; 40.1 (0.0)                       ; 8.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q0ff                                                                                      ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 32.2 (0.0)           ; 40.1 (0.0)                       ; 8.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q0ff|rvdffs:genblock.dff                                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 32.2 (32.2)          ; 40.1 (40.1)                      ; 8.2 (8.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q0ff|rvdffs:genblock.dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;          |rvdffe:q0parityff|                                                   ; 2.4 (0.0)            ; 2.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q0parityff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 2.4 (0.0)            ; 2.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q0parityff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.4 (2.4)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q0parityff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:q1ff|                                                         ; 31.4 (0.0)           ; 38.5 (0.0)                       ; 7.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q1ff                                                                                      ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 31.4 (0.0)           ; 38.5 (0.0)                       ; 7.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q1ff|rvdffs:genblock.dff                                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 31.4 (31.4)          ; 38.5 (38.5)                      ; 7.2 (7.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q1ff|rvdffs:genblock.dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;          |rvdffe:q1parityff|                                                   ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q1parityff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q1parityff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q1parityff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:q2ff|                                                         ; 33.1 (0.0)           ; 35.7 (0.0)                       ; 2.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q2ff                                                                                      ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 33.1 (0.0)           ; 35.7 (0.0)                       ; 2.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q2ff|rvdffs:genblock.dff                                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 33.1 (33.1)          ; 35.7 (35.7)                      ; 2.8 (2.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q2ff|rvdffs:genblock.dff|rvdff:dffs                                                       ; rvdff              ; work         ;
;          |rvdffe:q2parityff|                                                   ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q2parityff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q2parityff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rvdffe:q2parityff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rveven_paritycheck:ic_par_error[0].pchk|                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rveven_paritycheck:ic_par_error[0].pchk                                                          ; rveven_paritycheck ; work         ;
;          |rveven_paritycheck:ic_par_error[1].pchk|                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rveven_paritycheck:ic_par_error[1].pchk                                                          ; rveven_paritycheck ; work         ;
;          |rveven_paritycheck:ic_par_error[2].pchk|                             ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rveven_paritycheck:ic_par_error[2].pchk                                                          ; rveven_paritycheck ; work         ;
;          |rveven_paritycheck:ic_par_error[3].pchk|                             ; 2.1 (2.1)            ; 3.5 (3.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_aln_ctl:aln|rveven_paritycheck:ic_par_error[3].pchk                                                          ; rveven_paritycheck ; work         ;
;       |ifu_bp_ctl:bp|                                                          ; 1065.8 (805.4)       ; 1439.1 (828.1)                   ; 380.7 (27.1)                                      ; 7.4 (4.4)                        ; 0.0 (0.0)            ; 1720 (1622)         ; 1530 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp                                                                                                    ; ifu_bp_ctl         ; work         ;
;          |rvbradder:predtgt_addr|                                              ; 35.5 (35.5)          ; 36.5 (36.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvbradder:predtgt_addr                                                                             ; rvbradder          ; work         ;
;          |rvbradder:rs_addr|                                                   ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvbradder:rs_addr                                                                                  ; rvbradder          ; work         ;
;          |rvbtb_addr_hash:f1hash|                                              ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvbtb_addr_hash:f1hash                                                                             ; rvbtb_addr_hash    ; work         ;
;          |rvbtb_addr_hash:f2hash|                                              ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvbtb_addr_hash:f2hash                                                                             ; rvbtb_addr_hash    ; work         ;
;          |rvbtb_ghr_hash:fghrhs|                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvbtb_ghr_hash:fghrhs                                                                              ; rvbtb_ghr_hash     ; work         ;
;          |rvbtb_tag_hash:rdtagf1|                                              ; 1.0 (1.0)            ; 1.6 (1.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvbtb_tag_hash:rdtagf1                                                                             ; rvbtb_tag_hash     ; work         ;
;          |rvdff:coll_ff|                                                       ; 3.7 (3.7)            ; 4.6 (4.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdff:coll_ff                                                                                      ; rvdff              ; work         ;
;          |rvdff:fetchghr|                                                      ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdff:fetchghr                                                                                     ; rvdff              ; work         ;
;          |rvdff:rdtagf|                                                        ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdff:rdtagf                                                                                       ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[0].btb_bank0_way0|                                  ; 0.0 (0.0)            ; 11.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank0_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 11.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank0_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 11.0 (11.0)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank0_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[0].btb_bank0_way1|                                  ; 0.9 (0.0)            ; 12.3 (0.0)                       ; 11.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank0_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.9 (0.0)            ; 12.3 (0.0)                       ; 11.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank0_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.9 (0.9)            ; 12.3 (12.3)                      ; 11.4 (11.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank0_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[0].btb_bank1_way0|                                  ; 0.0 (0.0)            ; 11.8 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank1_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 11.8 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank1_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 11.8 (11.8)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank1_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[0].btb_bank1_way1|                                  ; 0.2 (0.0)            ; 9.5 (0.0)                        ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank1_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.2 (0.0)            ; 9.5 (0.0)                        ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank1_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.2 (0.2)            ; 9.5 (9.5)                        ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank1_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[0].btb_bank2_way0|                                  ; 0.7 (0.0)            ; 10.3 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank2_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.7 (0.0)            ; 10.3 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank2_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 10.3 (10.3)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank2_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[0].btb_bank2_way1|                                  ; 1.8 (0.0)            ; 12.0 (0.0)                       ; 10.3 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank2_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.8 (0.0)            ; 12.0 (0.0)                       ; 10.3 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank2_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.8 (1.8)            ; 12.0 (12.0)                      ; 10.3 (10.3)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank2_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[0].btb_bank3_way0|                                  ; 0.0 (0.0)            ; 12.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank3_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 12.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank3_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 12.0 (12.0)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank3_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[0].btb_bank3_way1|                                  ; 1.3 (0.0)            ; 12.8 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank3_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.3 (0.0)            ; 12.8 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank3_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.3 (1.3)            ; 12.8 (12.8)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[0].btb_bank3_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[1].btb_bank0_way0|                                  ; 0.3 (0.0)            ; 12.7 (0.0)                       ; 12.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank0_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.3 (0.0)            ; 12.7 (0.0)                       ; 12.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank0_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 12.7 (12.7)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank0_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[1].btb_bank0_way1|                                  ; 1.2 (0.0)            ; 12.2 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank0_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.2 (0.0)            ; 12.2 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank0_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.2 (1.2)            ; 12.2 (12.2)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank0_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[1].btb_bank1_way0|                                  ; 0.0 (0.0)            ; 10.7 (0.0)                       ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank1_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 10.7 (0.0)                       ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank1_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 10.7 (10.7)                      ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank1_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[1].btb_bank1_way1|                                  ; 0.2 (0.0)            ; 10.2 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank1_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.2 (0.0)            ; 10.2 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank1_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.2 (0.2)            ; 10.2 (10.2)                      ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank1_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[1].btb_bank2_way0|                                  ; 0.5 (0.0)            ; 10.3 (0.0)                       ; 9.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank2_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.5 (0.0)            ; 10.3 (0.0)                       ; 9.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank2_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 10.3 (10.3)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank2_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[1].btb_bank2_way1|                                  ; 1.0 (0.0)            ; 12.7 (0.0)                       ; 11.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank2_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.0 (0.0)            ; 12.7 (0.0)                       ; 11.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank2_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 12.7 (12.7)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank2_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[1].btb_bank3_way0|                                  ; 0.0 (0.0)            ; 9.5 (0.0)                        ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank3_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 9.5 (0.0)                        ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank3_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 9.5 (9.5)                        ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank3_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[1].btb_bank3_way1|                                  ; 2.3 (0.0)            ; 13.0 (0.0)                       ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank3_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 2.3 (0.0)            ; 13.0 (0.0)                       ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank3_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.3 (2.3)            ; 13.0 (13.0)                      ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[1].btb_bank3_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[2].btb_bank0_way0|                                  ; 0.7 (0.0)            ; 10.8 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank0_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.7 (0.0)            ; 10.8 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank0_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 10.8 (10.8)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank0_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[2].btb_bank0_way1|                                  ; 0.4 (0.0)            ; 10.5 (0.0)                       ; 10.2 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank0_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.4 (0.0)            ; 10.5 (0.0)                       ; 10.2 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank0_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 10.5 (10.5)                      ; 10.2 (10.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank0_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[2].btb_bank1_way0|                                  ; 0.7 (0.0)            ; 10.2 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank1_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.7 (0.0)            ; 10.2 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank1_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 10.2 (10.2)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank1_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[2].btb_bank1_way1|                                  ; 0.0 (0.0)            ; 11.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank1_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 11.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank1_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 11.0 (11.0)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank1_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[2].btb_bank2_way0|                                  ; 0.7 (0.0)            ; 9.7 (0.0)                        ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank2_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.7 (0.0)            ; 9.7 (0.0)                        ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank2_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 9.7 (9.7)                        ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank2_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[2].btb_bank2_way1|                                  ; 1.7 (0.0)            ; 11.2 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank2_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.7 (0.0)            ; 11.2 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank2_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.7 (1.7)            ; 11.2 (11.2)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank2_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[2].btb_bank3_way0|                                  ; 0.0 (0.0)            ; 11.5 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank3_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 11.5 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank3_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 11.5 (11.5)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank3_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[2].btb_bank3_way1|                                  ; 4.3 (0.0)            ; 11.0 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank3_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 4.3 (0.0)            ; 11.0 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank3_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 4.3 (4.3)            ; 11.0 (11.0)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[2].btb_bank3_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[3].btb_bank0_way0|                                  ; 0.3 (0.0)            ; 12.8 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank0_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.3 (0.0)            ; 12.8 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank0_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 12.8 (12.8)                      ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank0_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[3].btb_bank0_way1|                                  ; 0.4 (0.0)            ; 11.8 (0.0)                       ; 11.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank0_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.4 (0.0)            ; 11.8 (0.0)                       ; 11.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank0_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 11.8 (11.8)                      ; 11.5 (11.5)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank0_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[3].btb_bank1_way0|                                  ; 0.0 (0.0)            ; 12.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank1_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 12.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank1_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 12.0 (12.0)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank1_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[3].btb_bank1_way1|                                  ; 0.2 (0.0)            ; 9.5 (0.0)                        ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank1_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.2 (0.0)            ; 9.5 (0.0)                        ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank1_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.2 (0.2)            ; 9.5 (9.5)                        ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank1_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[3].btb_bank2_way0|                                  ; 0.2 (0.0)            ; 12.3 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank2_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.2 (0.0)            ; 12.3 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank2_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.2 (0.2)            ; 12.3 (12.3)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank2_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[3].btb_bank2_way1|                                  ; 1.5 (0.0)            ; 10.5 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank2_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 1.5 (0.0)            ; 10.5 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank2_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.5 (1.5)            ; 10.5 (10.5)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank2_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[3].btb_bank3_way0|                                  ; 0.2 (0.0)            ; 9.2 (0.0)                        ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank3_way0                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.2 (0.0)            ; 9.2 (0.0)                        ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank3_way0|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.2 (0.2)            ; 9.2 (9.2)                        ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank3_way0|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:BTB_FLOPS[3].btb_bank3_way1|                                  ; 0.8 (0.0)            ; 10.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank3_way1                                                                 ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.8 (0.0)            ; 10.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank3_way1|rvdffs:genblock.dff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 10.3 (10.3)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:BTB_FLOPS[3].btb_bank3_way1|rvdffs:genblock.dff|rvdff:dffs                                  ; rvdff              ; work         ;
;          |rvdffe:bht_dataoutf|                                                 ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdffe:btb_bank0_way0_data_out|                                      ; 8.4 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way0_data_out                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.4 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way0_data_out|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.4 (8.4)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way0_data_out|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:btb_bank0_way1_data_out|                                      ; 8.4 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.4 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.4 (8.4)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:btb_bank1_way0_data_out|                                      ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way0_data_out                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way0_data_out|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way0_data_out|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:btb_bank1_way1_data_out|                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:btb_bank2_way0_data_out|                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:btb_bank2_way1_data_out|                                      ; 8.9 (0.0)            ; 8.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.9 (0.0)            ; 8.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.9 (8.9)            ; 8.6 (8.6)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:btb_bank3_way0_data_out|                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:btb_bank3_way1_data_out|                                      ; 8.8 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.8 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.8 (8.8)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:btb_lru_ff|                                                   ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_lru_ff                                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 5.3 (0.0)            ; 5.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_lru_ff|rvdffs:genblock.dff                                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_lru_ff|rvdffs:genblock.dff|rvdff:dffs                                                   ; rvdff              ; work         ;
;          |rvdffe:faddrf2_ff|                                                   ; 6.2 (0.0)            ; 9.1 (0.0)                        ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:faddrf2_ff                                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 6.2 (0.0)            ; 9.1 (0.0)                        ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:faddrf2_ff|rvdffs:genblock.dff                                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 6.2 (6.2)            ; 9.1 (9.1)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:faddrf2_ff|rvdffs:genblock.dff|rvdff:dffs                                                   ; rvdff              ; work         ;
;          |rvdffe:retstack[0].rets_ff|                                          ; 9.3 (0.0)            ; 10.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff                                                                         ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 9.3 (0.0)            ; 10.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff                                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 9.3 (9.3)            ; 10.5 (10.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[0].rets_ff|rvdffs:genblock.dff|rvdff:dffs                                          ; rvdff              ; work         ;
;          |rvdffe:retstack[1].rets_ff|                                          ; 7.8 (0.0)            ; 8.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[1].rets_ff                                                                         ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 7.8 (0.0)            ; 8.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[1].rets_ff|rvdffs:genblock.dff                                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 7.8 (7.8)            ; 8.5 (8.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[1].rets_ff|rvdffs:genblock.dff|rvdff:dffs                                          ; rvdff              ; work         ;
;          |rvdffe:retstack[2].rets_ff|                                          ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[2].rets_ff                                                                         ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[2].rets_ff|rvdffs:genblock.dff                                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[2].rets_ff|rvdffs:genblock.dff|rvdff:dffs                                          ; rvdff              ; work         ;
;          |rvdffe:retstack[3].rets_ff|                                          ; 0.0 (0.0)            ; 9.6 (0.0)                        ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[3].rets_ff                                                                         ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 0.0 (0.0)            ; 9.6 (0.0)                        ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[3].rets_ff|rvdffs:genblock.dff                                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 9.6 (9.6)                        ; 9.6 (9.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffe:retstack[3].rets_ff|rvdffs:genblock.dff|rvdff:dffs                                          ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|        ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|         ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|         ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|         ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|        ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|         ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|         ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|         ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|         ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|        ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|         ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|         ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|         ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|         ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|         ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|        ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                       ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;          |rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                        ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_bp_ctl:bp|rvdffs_fpga:BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;       |ifu_ifc_ctl:ifc|                                                        ; 152.3 (119.4)        ; 169.6 (131.3)                    ; 17.7 (11.9)                                       ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 271 (267)           ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc                                                                                                  ; ifu_ifc_ctl        ; work         ;
;          |rvdff:faddrf2_ff|                                                    ; 8.9 (8.9)            ; 14.3 (14.3)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdff:faddrf2_ff                                                                                 ; rvdff              ; work         ;
;          |rvdff:fbwrite_ff|                                                    ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdff:fbwrite_ff                                                                                 ; rvdff              ; work         ;
;          |rvdff:fsm_ff|                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdff:fsm_ff                                                                                     ; rvdff              ; work         ;
;          |rvdff:iccrit_ff|                                                     ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdff:iccrit_ff                                                                                  ; rvdff              ; work         ;
;          |rvdff:ran_ff|                                                        ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdff:ran_ff                                                                                     ; rvdff              ; work         ;
;          |rvdff:req_ff|                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdff:req_ff                                                                                     ; rvdff              ; work         ;
;          |rvdffe:faddmiss_ff|                                                  ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdffe:faddmiss_ff                                                                               ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdffe:faddmiss_ff|rvdffs:genblock.dff                                                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdffe:faddmiss_ff|rvdffs:genblock.dff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffe:faddrf1_ff|                                                   ; 9.2 (0.0)            ; 9.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdffe:faddrf1_ff                                                                                ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 9.2 (0.0)            ; 9.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdffe:faddrf1_ff|rvdffs:genblock.dff                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 9.2 (9.2)            ; 9.1 (9.1)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvdffe:faddrf1_ff|rvdffs:genblock.dff|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvrangecheck:iccm_rangecheck|                                        ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_ifc_ctl:ifc|rvrangecheck:iccm_rangecheck                                                                     ; rvrangecheck       ; work         ;
;       |ifu_mem_ctl:mem_ctl|                                                    ; 1150.7 (556.3)       ; 1265.7 (588.3)                   ; 125.3 (35.7)                                      ; 10.2 (3.7)                       ; 0.0 (0.0)            ; 1881 (1117)         ; 958 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl                                                                                              ; ifu_mem_ctl        ; work         ;
;          |rvdff:act_miss_ff|                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:act_miss_ff                                                                            ; rvdff              ; work         ;
;          |rvdff:axi_clken_ff|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:axi_clken_ff                                                                           ; rvdff              ; work         ;
;          |rvdff:axi_cmd_req_ff|                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:axi_cmd_req_ff                                                                         ; rvdff              ; work         ;
;          |rvdff:axi_mb_beat_count_ff|                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:axi_mb_beat_count_ff                                                                   ; rvdff              ; work         ;
;          |rvdff:byp_data_first_half_err|                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:byp_data_first_half_err                                                                ; rvdff              ; work         ;
;          |rvdff:byp_data_first_half_val|                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:byp_data_first_half_val                                                                ; rvdff              ; work         ;
;          |rvdff:byp_data_second_half_err|                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:byp_data_second_half_err                                                               ; rvdff              ; work         ;
;          |rvdff:byp_data_second_half_val|                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:byp_data_second_half_val                                                               ; rvdff              ; work         ;
;          |rvdff:ccm_err_ff|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:ccm_err_ff                                                                             ; rvdff              ; work         ;
;          |rvdff:ccm_rdy_ff|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:ccm_rdy_ff                                                                             ; rvdff              ; work         ;
;          |rvdff:ccm_rdy_in_ff|                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:ccm_rdy_in_ff                                                                          ; rvdff              ; work         ;
;          |rvdff:crit_wd_ff|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:crit_wd_ff                                                                             ; rvdff              ; work         ;
;          |rvdff:cumul_err_ff|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:cumul_err_ff                                                                           ; rvdff              ; work         ;
;          |rvdff:dma_addr_bt3_ff|                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:dma_addr_bt3_ff                                                                        ; rvdff              ; work         ;
;          |rvdff:dma_data_ff|                                                   ; 23.8 (23.8)          ; 23.8 (23.8)                      ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:dma_data_ff                                                                            ; rvdff              ; work         ;
;          |rvdff:dma_iccm_req_ff|                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:dma_iccm_req_ff                                                                        ; rvdff              ; work         ;
;          |rvdff:dma_ok_prev_ff|                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:dma_ok_prev_ff                                                                         ; rvdff              ; work         ;
;          |rvdff:ecc_rr_ff|                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:ecc_rr_ff                                                                              ; rvdff              ; work         ;
;          |rvdff:fetch_req_f2_ff|                                               ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:fetch_req_f2_ff                                                                        ; rvdff              ; work         ;
;          |rvdff:ic_index_q|                                                    ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:ic_index_q                                                                             ; rvdff              ; work         ;
;          |rvdff:iccm_index_f2|                                                 ; 5.5 (5.5)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:iccm_index_f2                                                                          ; rvdff              ; work         ;
;          |rvdff:ifu_debug_rd_en_ff|                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:ifu_debug_rd_en_ff                                                                     ; rvdff              ; work         ;
;          |rvdff:ifu_debug_valid_ff|                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:ifu_debug_valid_ff                                                                     ; rvdff              ; work         ;
;          |rvdff:ifu_pmu_sigs_ff|                                               ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:ifu_pmu_sigs_ff                                                                        ; rvdff              ; work         ;
;          |rvdff:perr_err_ff|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:perr_err_ff                                                                            ; rvdff              ; work         ;
;          |rvdff:reset_all_tag_ff|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:reset_all_tag_ff                                                                       ; rvdff              ; work         ;
;          |rvdff:reset_ic_f|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:reset_ic_f                                                                             ; rvdff              ; work         ;
;          |rvdff:sbiccm_err_ff|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:sbiccm_err_ff                                                                          ; rvdff              ; work         ;
;          |rvdff:sel_mb_addr_flop|                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:sel_mb_addr_flop                                                                       ; rvdff              ; work         ;
;          |rvdff:status_data_ff|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:status_data_ff                                                                         ; rvdff              ; work         ;
;          |rvdff:status_wr_addr_ff|                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:status_wr_addr_ff                                                                      ; rvdff              ; work         ;
;          |rvdff:status_wren_ff|                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:status_wren_ff                                                                         ; rvdff              ; work         ;
;          |rvdff:tag_addr_ff|                                                   ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:tag_addr_ff                                                                            ; rvdff              ; work         ;
;          |rvdff:tag_v_ff|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:tag_v_ff                                                                               ; rvdff              ; work         ;
;          |rvdff:tag_v_we_ff|                                                   ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:tag_v_we_ff                                                                            ; rvdff              ; work         ;
;          |rvdff:uncache_ff|                                                    ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:uncache_ff                                                                             ; rvdff              ; work         ;
;          |rvdff_fpga:axi_cmd_beat_ff|                                          ; 0.9 (0.0)            ; 0.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_cmd_beat_ff                                                                   ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.9 (0.0)            ; 0.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_cmd_beat_ff|rvdffs:dffs                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_cmd_beat_ff|rvdffs:dffs|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdff_fpga:axi_cmd_ff|                                               ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_cmd_ff                                                                        ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_cmd_ff|rvdffs:dffs                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_cmd_ff|rvdffs:dffs|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdff_fpga:axi_data_ff|                                              ; 9.0 (0.0)            ; 25.2 (0.0)                       ; 16.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_data_ff                                                                       ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 9.0 (0.0)            ; 25.2 (0.0)                       ; 16.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_data_ff|rvdffs:dffs                                                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 9.0 (9.0)            ; 25.2 (25.2)                      ; 16.2 (16.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_data_ff|rvdffs:dffs|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdff_fpga:axi_ic_req_ff2|                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_ic_req_ff2                                                                    ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_ic_req_ff2|rvdffs:dffs                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_ic_req_ff2|rvdffs:dffs|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdff_fpga:axi_rdy_ff|                                               ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_rdy_ff                                                                        ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_rdy_ff|rvdffs:dffs                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_rdy_ff|rvdffs:dffs|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdff_fpga:axi_rsp_vld_ff|                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_rsp_vld_ff                                                                    ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_rsp_vld_ff|rvdffs:dffs                                                        ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:axi_rsp_vld_ff|rvdffs:dffs|rvdff:dffs                                             ; rvdff              ; work         ;
;          |rvdff_fpga:ifu_iccm_acc_ff|                                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:ifu_iccm_acc_ff                                                                   ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:ifu_iccm_acc_ff|rvdffs:dffs                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:ifu_iccm_acc_ff|rvdffs:dffs|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdff_fpga:ifu_iccm_reg_acc_ff|                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:ifu_iccm_reg_acc_ff                                                               ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:ifu_iccm_reg_acc_ff|rvdffs:dffs                                                   ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:ifu_iccm_reg_acc_ff|rvdffs:dffs|rvdff:dffs                                        ; rvdff              ; work         ;
;          |rvdff_fpga:mb_rep_wayf2_ff|                                          ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:mb_rep_wayf2_ff                                                                   ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:mb_rep_wayf2_ff|rvdffs:dffs                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:mb_rep_wayf2_ff|rvdffs:dffs|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdff_fpga:mb_tagv_ff|                                               ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:mb_tagv_ff                                                                        ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:mb_tagv_ff|rvdffs:dffs                                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:mb_tagv_ff|rvdffs:dffs|rvdff:dffs                                                 ; rvdff              ; work         ;
;          |rvdff_fpga:scvi_rsp_cmd_ff|                                          ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:scvi_rsp_cmd_ff                                                                   ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:scvi_rsp_cmd_ff|rvdffs:dffs                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:scvi_rsp_cmd_ff|rvdffs:dffs|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdff_fpga:scvi_rsp_tag_ff|                                          ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:scvi_rsp_tag_ff                                                                   ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:scvi_rsp_tag_ff|rvdffs:dffs                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:scvi_rsp_tag_ff|rvdffs:dffs|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdff_fpga:unc_miss_ff|                                              ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:unc_miss_ff                                                                       ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:unc_miss_ff|rvdffs:dffs                                                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:unc_miss_ff|rvdffs:dffs|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffe:byp_data_first_half|                                          ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:byp_data_first_half                                                                   ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:byp_data_first_half|rvdffs:genblock.dff                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:byp_data_first_half|rvdffs:genblock.dff|rvdff:dffs                                    ; rvdff              ; work         ;
;          |rvdffe:byp_data_second_half|                                         ; 16.3 (0.0)           ; 16.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:byp_data_second_half                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.3 (0.0)           ; 16.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:byp_data_second_half|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.3 (16.3)          ; 16.3 (16.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:byp_data_second_half|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:ifu_debug_data_ff|                                            ; 11.0 (0.0)           ; 10.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_debug_data_ff                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.0 (0.0)           ; 10.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_debug_data_ff|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.0 (11.0)          ; 10.8 (10.8)                      ; 0.6 (0.6)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_debug_data_ff|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:ifu_debug_sel_ff|                                             ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_debug_sel_ff                                                                      ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_debug_sel_ff|rvdffs:genblock.dff                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_debug_sel_ff|rvdffs:genblock.dff|rvdff:dffs                                       ; rvdff              ; work         ;
;          |rvdffe:ifu_fetch_addr_f2_ff|                                         ; 2.3 (0.0)            ; 3.7 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_fetch_addr_f2_ff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 2.3 (0.0)            ; 3.7 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_fetch_addr_f2_ff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.3 (2.3)            ; 3.7 (3.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:ifu_fetch_addr_f2_ff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:imb_f2_ff|                                                    ; 8.5 (0.0)            ; 9.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:imb_f2_ff                                                                             ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.5 (0.0)            ; 9.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:imb_f2_ff|rvdffs:genblock.dff                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.5 (8.5)            ; 9.2 (9.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:imb_f2_ff|rvdffs:genblock.dff|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffs:ecc_dat0_ff|                                                  ; 11.2 (0.0)           ; 11.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:ecc_dat0_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:ecc_dat0_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:ecc_dat1_ff|                                                  ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:ecc_dat1_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:ecc_dat1_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:ecc_ind0_ff|                                                  ; 2.0 (0.0)            ; 3.9 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:ecc_ind0_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.0 (2.0)            ; 3.9 (3.9)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:ecc_ind0_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:ecc_ind1_ff|                                                  ; 0.9 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:ecc_ind1_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:ecc_ind1_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:miss_state_ff|                                                ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:miss_state_ff                                                                         ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:miss_state_ff|rvdff:dffs                                                              ; rvdff              ; work         ;
;          |rvdffs:perr_dat_ff|                                                  ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:perr_dat_ff                                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:perr_dat_ff|rvdff:dffs                                                                ; rvdff              ; work         ;
;          |rvdffs:perr_state_ff|                                                ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:perr_state_ff                                                                         ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:perr_state_ff|rvdff:dffs                                                              ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup| ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup| ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way3_tagvalid_dup| ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way2_tagvalid_dup| ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way3_tagvalid_dup|  ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way3_tagvalid_dup| ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way1_tagvalid_dup| ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way0_tagvalid_dup| ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way1_tagvalid_dup| ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way2_tagvalid_dup| ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way3_tagvalid_dup| ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way3_tagvalid_dup|  ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way2_tagvalid_dup| ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way0_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way1_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way2_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way3_tagvalid_dup| ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way0_tagvalid_dup| ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way0_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way0_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way1_tagvalid_dup| ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way1_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way1_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way2_tagvalid_dup| ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way2_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way2_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way3_tagvalid_dup| ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way3_tagvalid_dup                          ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way3_tagvalid_dup|rvdffs:dffs              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs   ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way0_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way0_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way0_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way0_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way1_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way1_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way1_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way1_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way2_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way2_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way2_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way2_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way3_tagvalid_dup|  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way3_tagvalid_dup                           ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way3_tagvalid_dup|rvdffs:dffs               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way3_tagvalid_dup|rvdffs:dffs|rvdff:dffs    ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status|       ; 1.3 (1.0)            ; 2.3 (1.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status|       ; 1.3 (1.0)            ; 2.5 (1.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status|       ; 1.5 (1.0)            ; 2.3 (1.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status|       ; 1.2 (1.0)            ; 2.5 (1.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status|       ; 1.7 (1.0)            ; 2.5 (1.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[5].ic_way_status|       ; 1.2 (1.0)            ; 2.5 (1.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[5].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[5].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[5].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status|       ; 1.0 (0.8)            ; 2.3 (0.8)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[7].ic_way_status|       ; 1.9 (0.8)            ; 2.2 (1.0)                        ; 0.3 (0.2)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[7].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.1 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[7].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[7].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status|       ; 1.5 (0.5)            ; 1.7 (0.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status|       ; 0.8 (0.5)            ; 2.0 (0.5)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status|       ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status|       ; 0.8 (0.5)            ; 1.8 (0.5)                        ; 1.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status|       ; 0.5 (0.3)            ; 1.8 (0.3)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[5].ic_way_status|       ; 1.0 (0.5)            ; 2.0 (0.5)                        ; 1.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[5].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[5].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[5].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[6].ic_way_status|       ; 1.0 (0.5)            ; 1.8 (0.5)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[6].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[6].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[6].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[7].ic_way_status|       ; 1.6 (0.5)            ; 1.8 (0.5)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[7].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[7].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[7].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status|       ; 1.5 (0.5)            ; 1.8 (0.5)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status|       ; 1.5 (0.5)            ; 1.7 (0.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status|       ; 1.5 (0.5)            ; 2.0 (0.5)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status|       ; 0.5 (0.5)            ; 2.0 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status|       ; 1.2 (0.5)            ; 2.0 (0.5)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[5].ic_way_status|       ; 0.5 (0.5)            ; 2.0 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[5].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[5].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[5].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[6].ic_way_status|       ; 0.5 (0.5)            ; 2.0 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[6].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[6].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[6].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[7].ic_way_status|       ; 0.5 (0.5)            ; 1.5 (0.5)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[7].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[7].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[7].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status|       ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status|       ; 1.3 (0.5)            ; 1.7 (0.5)                        ; 0.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status|       ; 1.2 (0.5)            ; 2.0 (0.5)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status|       ; 1.0 (0.5)            ; 1.5 (0.5)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status|       ; 1.2 (0.5)            ; 1.8 (0.5)                        ; 0.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[5].ic_way_status|       ; 1.2 (0.5)            ; 1.8 (0.5)                        ; 0.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[5].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[5].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[5].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[6].ic_way_status|       ; 1.3 (0.5)            ; 1.5 (0.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[6].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[6].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[6].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[7].ic_way_status|       ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[7].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[7].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[7].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status|       ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status|       ; 0.5 (0.5)            ; 2.0 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status|       ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status|       ; 0.5 (0.5)            ; 2.0 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status|       ; 1.5 (0.3)            ; 1.7 (0.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[5].ic_way_status|       ; 1.5 (0.3)            ; 1.8 (0.3)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[5].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[5].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[5].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[6].ic_way_status|       ; 0.5 (0.5)            ; 2.0 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[6].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[6].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[6].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[7].ic_way_status|       ; 1.5 (0.5)            ; 1.7 (0.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[7].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[7].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[7].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status|       ; 1.3 (0.5)            ; 1.3 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status|       ; 1.2 (0.5)            ; 2.0 (0.5)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status|       ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status|       ; 0.8 (0.5)            ; 1.8 (0.5)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status|       ; 1.5 (0.5)            ; 2.0 (0.5)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[5].ic_way_status|       ; 1.5 (0.5)            ; 1.8 (0.5)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[5].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[5].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[5].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[6].ic_way_status|       ; 0.5 (0.5)            ; 1.8 (0.5)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[6].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[6].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[6].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[7].ic_way_status|       ; 1.3 (0.5)            ; 1.3 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[7].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[7].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[7].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status|       ; 1.6 (0.5)            ; 1.8 (0.5)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status|       ; 1.5 (0.5)            ; 1.8 (0.5)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status|       ; 1.5 (0.5)            ; 1.7 (0.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status|       ; 1.3 (0.5)            ; 1.7 (0.5)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status|       ; 0.8 (0.5)            ; 1.8 (0.5)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[5].ic_way_status|       ; 1.5 (0.5)            ; 1.7 (0.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[5].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[5].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[5].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status|       ; 0.5 (0.5)            ; 2.0 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status|       ; 1.3 (0.5)            ; 1.3 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status|       ; 1.6 (0.5)            ; 1.8 (0.5)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status|       ; 0.5 (0.5)            ; 1.8 (0.5)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status|       ; 1.2 (0.5)            ; 2.0 (0.5)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status|       ; 1.0 (0.5)            ; 1.8 (0.5)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status|       ; 1.0 (0.5)            ; 1.5 (0.5)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[5].ic_way_status|       ; 1.2 (0.5)            ; 1.8 (0.5)                        ; 0.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[5].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[5].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[5].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status|       ; 1.3 (0.3)            ; 1.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[7].ic_way_status|       ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[7].ic_way_status                                ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[7].ic_way_status|rvdffs:dffs                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[7].ic_way_status|rvdffs:dffs|rvdff:dffs         ; rvdff              ; work         ;
;          |rvdffs_fpga:axi_rd_addr_ff|                                          ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:axi_rd_addr_ff                                                                   ; rvdffs_fpga        ; work         ;
;             |rvdffs:dffs|                                                      ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:axi_rd_addr_ff|rvdffs:dffs                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:axi_rd_addr_ff|rvdffs:dffs|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvecc_decode:ICCM_ECC_CHECK[0].ecc_decode|                           ; 53.5 (53.5)          ; 54.0 (54.0)                      ; 0.8 (0.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvecc_decode:ICCM_ECC_CHECK[0].ecc_decode                                                    ; rvecc_decode       ; work         ;
;          |rvecc_decode:ICCM_ECC_CHECK[1].ecc_decode|                           ; 43.2 (43.2)          ; 47.8 (47.8)                      ; 5.2 (5.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 90 (90)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvecc_decode:ICCM_ECC_CHECK[1].ecc_decode                                                    ; rvecc_decode       ; work         ;
;          |rvecc_decode:ICCM_ECC_CHECK[2].ecc_decode|                           ; 45.9 (45.9)          ; 50.0 (50.0)                      ; 4.2 (4.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvecc_decode:ICCM_ECC_CHECK[2].ecc_decode                                                    ; rvecc_decode       ; work         ;
;          |rvecc_decode:ICCM_ECC_CHECK[3].ecc_decode|                           ; 64.7 (64.7)          ; 73.5 (73.5)                      ; 9.0 (9.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 98 (98)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvecc_decode:ICCM_ECC_CHECK[3].ecc_decode                                                    ; rvecc_decode       ; work         ;
;          |rvecc_encode:iccm_ecc_encode0|                                       ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvecc_encode:iccm_ecc_encode0                                                                ; rvecc_encode       ; work         ;
;          |rvecc_encode:iccm_ecc_encode1|                                       ; 9.0 (9.0)            ; 9.2 (9.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rvecc_encode:iccm_ecc_encode1                                                                ; rvecc_encode       ; work         ;
;          |rveven_paritygen:DATA_PGEN[0].parlo|                                 ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rveven_paritygen:DATA_PGEN[0].parlo                                                          ; rveven_paritygen   ; work         ;
;          |rveven_paritygen:DATA_PGEN[1].parlo|                                 ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rveven_paritygen:DATA_PGEN[1].parlo                                                          ; rveven_paritygen   ; work         ;
;          |rveven_paritygen:DATA_PGEN[2].parlo|                                 ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rveven_paritygen:DATA_PGEN[2].parlo                                                          ; rveven_paritygen   ; work         ;
;          |rveven_paritygen:DATA_PGEN[3].parlo|                                 ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|ifu:ifu|ifu_mem_ctl:mem_ctl|rveven_paritygen:DATA_PGEN[3].parlo                                                          ; rveven_paritygen   ; work         ;
;    |lsu:lsu|                                                                   ; 5249.0 (13.8)        ; 5483.9 (15.4)                    ; 423.7 (2.4)                                       ; 188.9 (0.8)                      ; 0.0 (0.0)            ; 7549 (23)           ; 2756 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu                                                                                                                  ; lsu                ; work         ;
;       |lsu_bus_intf:bus_intf|                                                  ; 3002.8 (404.4)       ; 3152.3 (411.6)                   ; 268.6 (22.1)                                      ; 119.1 (14.9)                     ; 0.0 (0.0)            ; 4644 (769)          ; 1299 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf                                                                                            ; lsu_bus_intf       ; work         ;
;          |lsu_bus_buffer:bus_buffer|                                           ; 2578.6 (2184.8)      ; 2719.8 (2282.1)                  ; 244.4 (183.8)                                     ; 103.3 (86.6)                     ; 0.0 (0.0)            ; 3865 (3784)         ; 1246 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer                                                                  ; lsu_bus_buffer     ; work         ;
;             |rvdff:TMP_NAME9[0].buf_ageff|                                     ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:TMP_NAME9[0].buf_ageff                                     ; rvdff              ; work         ;
;             |rvdff:TMP_NAME9[1].buf_ageff|                                     ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:TMP_NAME9[1].buf_ageff                                     ; rvdff              ; work         ;
;             |rvdff:TMP_NAME9[2].buf_ageff|                                     ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:TMP_NAME9[2].buf_ageff                                     ; rvdff              ; work         ;
;             |rvdff:TMP_NAME9[3].buf_ageff|                                     ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:TMP_NAME9[3].buf_ageff                                     ; rvdff              ; work         ;
;             |rvdff:TMP_NAME9[4].buf_ageff|                                     ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:TMP_NAME9[4].buf_ageff                                     ; rvdff              ; work         ;
;             |rvdff:TMP_NAME9[5].buf_ageff|                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:TMP_NAME9[5].buf_ageff                                     ; rvdff              ; work         ;
;             |rvdff:TMP_NAME9[6].buf_ageff|                                     ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:TMP_NAME9[6].buf_ageff                                     ; rvdff              ; work         ;
;             |rvdff:TMP_NAME9[7].buf_ageff|                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:TMP_NAME9[7].buf_ageff                                     ; rvdff              ; work         ;
;             |rvdff:ibuf_timerff|                                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:ibuf_timerff                                               ; rvdff              ; work         ;
;             |rvdff:ld_bus_dataff|                                              ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:ld_bus_dataff                                              ; rvdff              ; work         ;
;             |rvdff:ld_bus_errorff|                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:ld_bus_errorff                                             ; rvdff              ; work         ;
;             |rvdff:lsu_WrPtr0_dc4ff|                                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_WrPtr0_dc4ff                                           ; rvdff              ; work         ;
;             |rvdff:lsu_WrPtr0_dc5ff|                                           ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_WrPtr0_dc5ff                                           ; rvdff              ; work         ;
;             |rvdff:lsu_WrPtr1_dc4ff|                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_WrPtr1_dc4ff                                           ; rvdff              ; work         ;
;             |rvdff:lsu_WrPtr1_dc5ff|                                           ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_WrPtr1_dc5ff                                           ; rvdff              ; work         ;
;             |rvdff:lsu_busreq_dc3ff|                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_busreq_dc3ff                                           ; rvdff              ; work         ;
;             |rvdff:lsu_busreq_dc4ff|                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_busreq_dc4ff                                           ; rvdff              ; work         ;
;             |rvdff:lsu_busreq_dc5ff|                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_busreq_dc5ff                                           ; rvdff              ; work         ;
;             |rvdff:lsu_nonblock_load_valid_dc4ff|                              ; -0.1 (-0.1)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_nonblock_load_valid_dc4ff                              ; rvdff              ; work         ;
;             |rvdff:lsu_nonblock_load_valid_dc5ff|                              ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff:lsu_nonblock_load_valid_dc5ff                              ; rvdff              ; work         ;
;             |rvdff_fpga:dec_nonblock_load_freeze_dc3ff|                        ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:dec_nonblock_load_freeze_dc3ff                        ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:dec_nonblock_load_freeze_dc3ff|rvdffs:dffs            ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:dec_nonblock_load_freeze_dc3ff|rvdffs:dffs|rvdff:dffs ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_arready_ff|                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_arready_ff                                    ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_arready_ff|rvdffs:dffs                        ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_arready_ff|rvdffs:dffs|rvdff:dffs             ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_arvalid_ff|                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_arvalid_ff                                    ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_arvalid_ff|rvdffs:dffs                        ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_arvalid_ff|rvdffs:dffs|rvdff:dffs             ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_awready_ff|                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_awready_ff                                    ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_awready_ff|rvdffs:dffs                        ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_awready_ff|rvdffs:dffs|rvdff:dffs             ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_awvalid_ff|                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_awvalid_ff                                    ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_awvalid_ff|rvdffs:dffs                        ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_awvalid_ff|rvdffs:dffs|rvdff:dffs             ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_bid_ff|                                        ; 1.0 (0.0)            ; 1.6 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bid_ff                                        ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 1.0 (0.0)            ; 1.6 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bid_ff|rvdffs:dffs                            ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 1.0 (1.0)            ; 1.6 (1.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bid_ff|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_bready_ff|                                     ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bready_ff                                     ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bready_ff|rvdffs:dffs                         ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bready_ff|rvdffs:dffs|rvdff:dffs              ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_bresp_ff|                                      ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bresp_ff                                      ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bresp_ff|rvdffs:dffs                          ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bresp_ff|rvdffs:dffs|rvdff:dffs               ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_bvalid_ff|                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bvalid_ff                                     ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bvalid_ff|rvdffs:dffs                         ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_bvalid_ff|rvdffs:dffs|rvdff:dffs              ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_rid_ff|                                        ; 1.3 (0.0)            ; 1.6 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_rid_ff                                        ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 1.3 (0.0)            ; 1.6 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_rid_ff|rvdffs:dffs                            ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_rid_ff|rvdffs:dffs|rvdff:dffs                 ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_rresp_ff|                                      ; 0.3 (0.0)            ; 0.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_rresp_ff                                      ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_rresp_ff|rvdffs:dffs                          ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_rresp_ff|rvdffs:dffs|rvdff:dffs               ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_rvalid_ff|                                     ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_rvalid_ff                                     ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_rvalid_ff|rvdffs:dffs                         ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_rvalid_ff|rvdffs:dffs|rvdff:dffs              ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_wready_ff|                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_wready_ff                                     ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_wready_ff|rvdffs:dffs                         ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_wready_ff|rvdffs:dffs|rvdff:dffs              ; rvdff              ; work         ;
;             |rvdff_fpga:lsu_axi_wvalid_ff|                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_wvalid_ff                                     ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_wvalid_ff|rvdffs:dffs                         ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:lsu_axi_wvalid_ff|rvdffs:dffs|rvdff:dffs              ; rvdff              ; work         ;
;             |rvdff_fpga:obuf_cmd_done_ff|                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_cmd_done_ff                                      ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_cmd_done_ff|rvdffs:dffs                          ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_cmd_done_ff|rvdffs:dffs|rvdff:dffs               ; rvdff              ; work         ;
;             |rvdff_fpga:obuf_data_done_ff|                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_data_done_ff                                     ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_data_done_ff|rvdffs:dffs                         ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_data_done_ff|rvdffs:dffs|rvdff:dffs              ; rvdff              ; work         ;
;             |rvdff_fpga:obuf_timerff|                                          ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_timerff                                          ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_timerff|rvdffs:dffs                              ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_timerff|rvdffs:dffs|rvdff:dffs                   ; rvdff              ; work         ;
;             |rvdff_fpga:obuf_wren_ff|                                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_wren_ff                                          ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_wren_ff|rvdffs:dffs                              ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdff_fpga:obuf_wren_ff|rvdffs:dffs|rvdff:dffs                   ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[0].buf_addrff|                                   ; 8.3 (0.0)            ; 10.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 8.3 (0.0)            ; 10.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 8.3 (8.3)            ; 10.3 (10.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_addrff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[0].buf_dataff|                                   ; 11.9 (0.0)           ; 12.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_dataff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 11.9 (0.0)           ; 12.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_dataff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 11.9 (11.9)          ; 12.2 (12.2)                      ; 0.5 (0.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_dataff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[1].buf_addrff|                                   ; 8.1 (0.0)            ; 10.4 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 8.1 (0.0)            ; 10.4 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 8.1 (8.1)            ; 10.4 (10.4)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_addrff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[1].buf_dataff|                                   ; 12.8 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_dataff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 12.8 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_dataff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 12.8 (12.8)          ; 12.2 (12.2)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_dataff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[2].buf_addrff|                                   ; 8.9 (0.0)            ; 10.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 8.9 (0.0)            ; 10.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 8.9 (8.9)            ; 10.2 (10.2)                      ; 1.6 (1.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_addrff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[2].buf_dataff|                                   ; 11.7 (0.0)           ; 12.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_dataff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 11.7 (0.0)           ; 12.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_dataff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 11.7 (11.7)          ; 12.2 (12.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_dataff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[3].buf_addrff|                                   ; 8.9 (0.0)            ; 10.7 (0.0)                       ; 2.5 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 8.9 (0.0)            ; 10.7 (0.0)                       ; 2.5 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 8.9 (8.9)            ; 10.7 (10.7)                      ; 2.5 (2.5)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_addrff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[3].buf_dataff|                                   ; 13.1 (0.0)           ; 12.2 (0.0)                       ; 0.5 (0.0)                                         ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_dataff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 13.1 (0.0)           ; 12.2 (0.0)                       ; 0.5 (0.0)                                         ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_dataff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 13.1 (13.1)          ; 12.2 (12.2)                      ; 0.5 (0.5)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_dataff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[4].buf_addrff|                                   ; 8.9 (0.0)            ; 9.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 8.9 (0.0)            ; 9.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 8.9 (8.9)            ; 9.8 (9.8)                        ; 1.3 (1.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_addrff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[4].buf_dataff|                                   ; 13.0 (0.0)           ; 12.2 (0.0)                       ; 1.0 (0.0)                                         ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_dataff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 13.0 (0.0)           ; 12.2 (0.0)                       ; 1.0 (0.0)                                         ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_dataff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 13.0 (13.0)          ; 12.2 (12.2)                      ; 1.0 (1.0)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_dataff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[5].buf_addrff|                                   ; 9.3 (0.0)            ; 10.4 (0.0)                       ; 2.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 9.3 (0.0)            ; 10.4 (0.0)                       ; 2.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 9.3 (9.3)            ; 10.4 (10.4)                      ; 2.0 (2.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_addrff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[5].buf_dataff|                                   ; 13.3 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_dataff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 13.3 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_dataff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 13.3 (13.3)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_dataff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[6].buf_addrff|                                   ; 8.5 (0.0)            ; 10.1 (0.0)                       ; 1.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 8.5 (0.0)            ; 10.1 (0.0)                       ; 1.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 8.5 (8.5)            ; 10.1 (10.1)                      ; 1.8 (1.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_addrff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[6].buf_dataff|                                   ; 13.7 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_dataff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 13.7 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_dataff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 13.7 (13.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_dataff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[7].buf_addrff|                                   ; 8.4 (0.0)            ; 10.5 (0.0)                       ; 2.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 8.4 (0.0)            ; 10.5 (0.0)                       ; 2.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 8.4 (8.4)            ; 10.5 (10.5)                      ; 2.3 (2.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_addrff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:TMP_NAME9[7].buf_dataff|                                   ; 13.4 (0.0)           ; 12.3 (0.0)                       ; 0.7 (0.0)                                         ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_dataff                                   ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 13.4 (0.0)           ; 12.3 (0.0)                       ; 0.7 (0.0)                                         ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_dataff|rvdffs:genblock.dff               ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 13.4 (13.4)          ; 12.3 (12.3)                      ; 0.7 (0.7)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_dataff|rvdffs:genblock.dff|rvdff:dffs    ; rvdff              ; work         ;
;             |rvdffe:ibuf_addrff|                                               ; 15.4 (0.0)           ; 17.2 (0.0)                       ; 1.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff                                               ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 15.4 (0.0)           ; 17.2 (0.0)                       ; 1.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff                           ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 15.4 (15.4)          ; 17.2 (17.2)                      ; 1.9 (1.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_addrff|rvdffs:genblock.dff|rvdff:dffs                ; rvdff              ; work         ;
;             |rvdffe:ibuf_dataff|                                               ; 15.7 (0.0)           ; 16.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff                                               ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 15.7 (0.0)           ; 16.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff                           ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 15.7 (15.7)          ; 16.3 (16.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs                ; rvdff              ; work         ;
;             |rvdffe:lsu_axi_rdata_ff|                                          ; 11.8 (0.0)           ; 32.0 (0.0)                       ; 20.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:lsu_axi_rdata_ff                                          ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 11.8 (0.0)           ; 32.0 (0.0)                       ; 20.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:lsu_axi_rdata_ff|rvdffs:genblock.dff                      ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 11.8 (11.8)          ; 32.0 (32.0)                      ; 20.2 (20.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:lsu_axi_rdata_ff|rvdffs:genblock.dff|rvdff:dffs           ; rvdff              ; work         ;
;             |rvdffe:obuf_addrff|                                               ; 15.8 (0.0)           ; 15.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_addrff                                               ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 15.8 (0.0)           ; 15.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_addrff|rvdffs:genblock.dff                           ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 15.8 (15.8)          ; 15.3 (15.3)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_addrff|rvdffs:genblock.dff|rvdff:dffs                ; rvdff              ; work         ;
;             |rvdffe:obuf_dataff|                                               ; 23.7 (0.0)           ; 26.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_dataff                                               ; rvdffe             ; work         ;
;                |rvdffs:genblock.dff|                                           ; 23.7 (0.0)           ; 26.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_dataff|rvdffs:genblock.dff                           ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 23.7 (23.7)          ; 26.0 (26.0)                      ; 3.2 (3.2)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 10 (10)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_dataff|rvdffs:genblock.dff|rvdff:dffs                ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_byteenff|                                 ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_byteenff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_byteenff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_dualff|                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualff                                   ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualff|rvdff:dffs                        ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_dualhiff|                                 ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualhiff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualhiff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_dualtagff|                                ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualtagff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_dualtagff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_nbff|                                     ; 0.6 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_nbff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_nbff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_nomergeff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_nomergeff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_nomergeff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_samedwff|                                 ; 0.6 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_samedwff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_samedwff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_sideeffectff|                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_sideeffectff                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_sideeffectff|rvdff:dffs                  ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_state_ff|                                 ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_state_ff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_state_ff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_szff|                                     ; 1.3 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_szff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.3 (1.3)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_szff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_unsignff|                                 ; 0.6 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_unsignff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_unsignff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[0].buf_writeff|                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_writeff                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[0].buf_writeff|rvdff:dffs                       ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_byteenff|                                 ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_byteenff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_byteenff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_dualff|                                   ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualff                                   ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualff|rvdff:dffs                        ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_dualhiff|                                 ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualhiff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualhiff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_dualtagff|                                ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualtagff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_dualtagff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_nbff|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_nbff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_nbff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_nomergeff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_nomergeff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_nomergeff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_samedwff|                                 ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_samedwff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_samedwff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_sideeffectff|                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_sideeffectff                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_sideeffectff|rvdff:dffs                  ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_state_ff|                                 ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_state_ff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_state_ff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_szff|                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_szff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_szff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_unsignff|                                 ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_unsignff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_unsignff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[1].buf_writeff|                                  ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_writeff                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[1].buf_writeff|rvdff:dffs                       ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_byteenff|                                 ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_byteenff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_byteenff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_dualff|                                   ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualff                                   ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualff|rvdff:dffs                        ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_dualhiff|                                 ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualhiff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualhiff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_dualtagff|                                ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualtagff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_dualtagff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_nbff|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_nbff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_nbff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_nomergeff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_nomergeff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_nomergeff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_samedwff|                                 ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_samedwff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_samedwff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_sideeffectff|                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_sideeffectff                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_sideeffectff|rvdff:dffs                  ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_state_ff|                                 ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_state_ff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_state_ff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_szff|                                     ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_szff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_szff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_unsignff|                                 ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_unsignff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_unsignff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[2].buf_writeff|                                  ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_writeff                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[2].buf_writeff|rvdff:dffs                       ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_byteenff|                                 ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_byteenff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_byteenff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_dualff|                                   ; 0.3 (0.0)            ; 0.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualff                                   ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualff|rvdff:dffs                        ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_dualhiff|                                 ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualhiff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualhiff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_dualtagff|                                ; 0.8 (0.0)            ; 0.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualtagff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_dualtagff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_nbff|                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_nbff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_nbff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_nomergeff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_nomergeff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_nomergeff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_samedwff|                                 ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_samedwff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_samedwff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_sideeffectff|                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_sideeffectff                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_sideeffectff|rvdff:dffs                  ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_state_ff|                                 ; 2.0 (0.0)            ; 2.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_state_ff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_state_ff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_szff|                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_szff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_szff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_unsignff|                                 ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_unsignff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_unsignff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[3].buf_writeff|                                  ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_writeff                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[3].buf_writeff|rvdff:dffs                       ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_byteenff|                                 ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_byteenff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_byteenff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_dualff|                                   ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_dualff                                   ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_dualff|rvdff:dffs                        ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_dualhiff|                                 ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_dualhiff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_dualhiff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_dualtagff|                                ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_dualtagff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_dualtagff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_nbff|                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_nbff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_nbff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_nomergeff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_nomergeff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_nomergeff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_samedwff|                                 ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_samedwff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_samedwff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_sideeffectff|                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_sideeffectff                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_sideeffectff|rvdff:dffs                  ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_state_ff|                                 ; 2.3 (0.0)            ; 2.6 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_state_ff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_state_ff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_szff|                                     ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_szff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_szff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_unsignff|                                 ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_unsignff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_unsignff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[4].buf_writeff|                                  ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_writeff                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[4].buf_writeff|rvdff:dffs                       ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_byteenff|                                 ; 1.5 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_byteenff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.5 (1.5)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_byteenff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_dualff|                                   ; 0.3 (0.0)            ; 0.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualff                                   ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualff|rvdff:dffs                        ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_dualhiff|                                 ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualhiff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualhiff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_dualtagff|                                ; 0.8 (0.0)            ; 1.4 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualtagff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.4 (1.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_dualtagff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_nbff|                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_nbff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_nbff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_nomergeff|                                ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_nomergeff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_nomergeff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_samedwff|                                 ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_samedwff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_samedwff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_sideeffectff|                             ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_sideeffectff                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_sideeffectff|rvdff:dffs                  ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_state_ff|                                 ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_state_ff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_state_ff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_szff|                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_szff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_szff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_unsignff|                                 ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_unsignff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_unsignff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[5].buf_writeff|                                  ; 0.3 (0.0)            ; 0.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_writeff                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[5].buf_writeff|rvdff:dffs                       ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_byteenff|                                 ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_byteenff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_byteenff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_dualff|                                   ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualff                                   ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualff|rvdff:dffs                        ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_dualhiff|                                 ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualhiff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualhiff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_dualtagff|                                ; 0.8 (0.0)            ; 1.1 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualtagff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_dualtagff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_nbff|                                     ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_nbff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_nbff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_nomergeff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_nomergeff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_nomergeff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_samedwff|                                 ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_samedwff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_samedwff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_sideeffectff|                             ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_sideeffectff                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_sideeffectff|rvdff:dffs                  ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_state_ff|                                 ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_state_ff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_state_ff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_szff|                                     ; 1.2 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_szff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_szff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_unsignff|                                 ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_unsignff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_unsignff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[6].buf_writeff|                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_writeff                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[6].buf_writeff|rvdff:dffs                       ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_byteenff|                                 ; 1.1 (0.0)            ; 1.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_byteenff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_byteenff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_dualff|                                   ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualff                                   ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualff|rvdff:dffs                        ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_dualhiff|                                 ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualhiff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualhiff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_dualtagff|                                ; 0.8 (0.0)            ; 1.1 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualtagff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_dualtagff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_nbff|                                     ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_nbff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_nbff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_nomergeff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_nomergeff                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_nomergeff|rvdff:dffs                     ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_samedwff|                                 ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_samedwff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_samedwff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_sideeffectff|                             ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_sideeffectff                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_sideeffectff|rvdff:dffs                  ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_state_ff|                                 ; 2.2 (0.0)            ; 2.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_state_ff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_state_ff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_szff|                                     ; 0.9 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_szff                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.9 (0.9)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_szff|rvdff:dffs                          ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_unsignff|                                 ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_unsignff                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_unsignff|rvdff:dffs                      ; rvdff              ; work         ;
;             |rvdffs:TMP_NAME9[7].buf_writeff|                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_writeff                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:TMP_NAME9[7].buf_writeff|rvdff:dffs                       ; rvdff              ; work         ;
;             |rvdffs:ibuf_byteenff|                                             ; 1.0 (0.0)            ; 1.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_byteenff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.4 (1.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_byteenff|rvdff:dffs                                  ; rvdff              ; work         ;
;             |rvdffs:ibuf_dualff|                                               ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_dualff                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_dualff|rvdff:dffs                                    ; rvdff              ; work         ;
;             |rvdffs:ibuf_dualtagff|                                            ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_dualtagff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_dualtagff|rvdff:dffs                                 ; rvdff              ; work         ;
;             |rvdffs:ibuf_nbff|                                                 ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_nbff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_nbff|rvdff:dffs                                      ; rvdff              ; work         ;
;             |rvdffs:ibuf_nomergeff|                                            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_nomergeff                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_nomergeff|rvdff:dffs                                 ; rvdff              ; work         ;
;             |rvdffs:ibuf_samedwff|                                             ; 0.3 (0.0)            ; 0.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_samedwff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_samedwff|rvdff:dffs                                  ; rvdff              ; work         ;
;             |rvdffs:ibuf_sideeffectff|                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_sideeffectff                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_sideeffectff|rvdff:dffs                              ; rvdff              ; work         ;
;             |rvdffs:ibuf_szff|                                                 ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_szff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_szff|rvdff:dffs                                      ; rvdff              ; work         ;
;             |rvdffs:ibuf_tagff|                                                ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_tagff                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_tagff|rvdff:dffs                                     ; rvdff              ; work         ;
;             |rvdffs:ibuf_unsignff|                                             ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_unsignff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_unsignff|rvdff:dffs                                  ; rvdff              ; work         ;
;             |rvdffs:ibuf_writeff|                                              ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_writeff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_writeff|rvdff:dffs                                   ; rvdff              ; work         ;
;             |rvdffs:lsu_FreezePtrff|                                           ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:lsu_FreezePtrff                                           ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:lsu_FreezePtrff|rvdff:dffs                                ; rvdff              ; work         ;
;             |rvdffs:obuf_byteenff|                                             ; 2.3 (0.0)            ; 2.6 (0.0)                        ; 0.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_byteenff                                             ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_byteenff|rvdff:dffs                                  ; rvdff              ; work         ;
;             |rvdffs:obuf_mergeff|                                              ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_mergeff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_mergeff|rvdff:dffs                                   ; rvdff              ; work         ;
;             |rvdffs:obuf_sideeffectff|                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_sideeffectff                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_sideeffectff|rvdff:dffs                              ; rvdff              ; work         ;
;             |rvdffs:obuf_szff|                                                 ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_szff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_szff|rvdff:dffs                                      ; rvdff              ; work         ;
;             |rvdffs:obuf_tag0ff|                                               ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_tag0ff                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_tag0ff|rvdff:dffs                                    ; rvdff              ; work         ;
;             |rvdffs:obuf_tag1ff|                                               ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_tag1ff                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_tag1ff|rvdff:dffs                                    ; rvdff              ; work         ;
;             |rvdffs:obuf_writeff|                                              ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_writeff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:obuf_writeff|rvdff:dffs                                   ; rvdff              ; work         ;
;             |rvdffsc:TMP_NAME9[0].buf_errorff|                                 ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[0].buf_errorff                                 ; rvdffsc            ; work         ;
;                |rvdff:dffsc|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[0].buf_errorff|rvdff:dffsc                     ; rvdff              ; work         ;
;             |rvdffsc:TMP_NAME9[1].buf_errorff|                                 ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[1].buf_errorff                                 ; rvdffsc            ; work         ;
;                |rvdff:dffsc|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[1].buf_errorff|rvdff:dffsc                     ; rvdff              ; work         ;
;             |rvdffsc:TMP_NAME9[2].buf_errorff|                                 ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[2].buf_errorff                                 ; rvdffsc            ; work         ;
;                |rvdff:dffsc|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[2].buf_errorff|rvdff:dffsc                     ; rvdff              ; work         ;
;             |rvdffsc:TMP_NAME9[3].buf_errorff|                                 ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[3].buf_errorff                                 ; rvdffsc            ; work         ;
;                |rvdff:dffsc|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[3].buf_errorff|rvdff:dffsc                     ; rvdff              ; work         ;
;             |rvdffsc:TMP_NAME9[4].buf_errorff|                                 ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[4].buf_errorff                                 ; rvdffsc            ; work         ;
;                |rvdff:dffsc|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[4].buf_errorff|rvdff:dffsc                     ; rvdff              ; work         ;
;             |rvdffsc:TMP_NAME9[5].buf_errorff|                                 ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[5].buf_errorff                                 ; rvdffsc            ; work         ;
;                |rvdff:dffsc|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[5].buf_errorff|rvdff:dffsc                     ; rvdff              ; work         ;
;             |rvdffsc:TMP_NAME9[6].buf_errorff|                                 ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[6].buf_errorff                                 ; rvdffsc            ; work         ;
;                |rvdff:dffsc|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[6].buf_errorff|rvdff:dffsc                     ; rvdff              ; work         ;
;             |rvdffsc:TMP_NAME9[7].buf_errorff|                                 ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[7].buf_errorff                                 ; rvdffsc            ; work         ;
;                |rvdff:dffsc|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:TMP_NAME9[7].buf_errorff|rvdff:dffsc                     ; rvdff              ; work         ;
;             |rvdffsc:ibuf_valid_ff|                                            ; 1.0 (0.5)            ; 1.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:ibuf_valid_ff                                            ; rvdffsc            ; work         ;
;                |rvdff:dffsc|                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:ibuf_valid_ff|rvdff:dffsc                                ; rvdff              ; work         ;
;             |rvdffsc:ld_freezeff|                                              ; 2.0 (1.6)            ; 1.8 (1.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:ld_freezeff                                              ; rvdffsc            ; work         ;
;                |rvdff:dffsc|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc:ld_freezeff|rvdff:dffsc                                  ; rvdff              ; work         ;
;             |rvdffsc_fpga:obuf_valid_ff|                                       ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc_fpga:obuf_valid_ff                                       ; rvdffsc_fpga       ; work         ;
;                |rvdffs:dffs|                                                   ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc_fpga:obuf_valid_ff|rvdffs:dffs                           ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffsc_fpga:obuf_valid_ff|rvdffs:dffs|rvdff:dffs                ; rvdff              ; work         ;
;          |rvdff:clken_ff|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff:clken_ff                                                                             ; rvdff              ; work         ;
;          |rvdff:is_sideeffects_dc4ff|                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff:is_sideeffects_dc4ff                                                                 ; rvdff              ; work         ;
;          |rvdff:is_sideeffects_dc5ff|                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff:is_sideeffects_dc5ff                                                                 ; rvdff              ; work         ;
;          |rvdff:ldst_dual_dc4ff|                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff:ldst_dual_dc4ff                                                                      ; rvdff              ; work         ;
;          |rvdff:ldst_dual_dc5ff|                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff:ldst_dual_dc5ff                                                                      ; rvdff              ; work         ;
;          |rvdff:lsu_byten_dc4ff|                                               ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff:lsu_byten_dc4ff                                                                      ; rvdff              ; work         ;
;          |rvdff:lsu_byten_dc5ff|                                               ; 1.0 (1.0)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff:lsu_byten_dc5ff                                                                      ; rvdff              ; work         ;
;          |rvdff:lsu_fwddata_dc3ff|                                             ; 14.8 (14.8)          ; 14.6 (14.6)                      ; 0.5 (0.5)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 10 (10)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff:lsu_fwddata_dc3ff                                                                    ; rvdff              ; work         ;
;          |rvdff_fpga:ldst_dual_dc2ff|                                          ; 0.3 (0.0)            ; 0.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:ldst_dual_dc2ff                                                                 ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:ldst_dual_dc2ff|rvdffs:dffs                                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:ldst_dual_dc2ff|rvdffs:dffs|rvdff:dffs                                          ; rvdff              ; work         ;
;          |rvdff_fpga:ldst_dual_dc3ff|                                          ; 0.3 (0.0)            ; 0.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:ldst_dual_dc3ff                                                                 ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:ldst_dual_dc3ff|rvdffs:dffs                                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:ldst_dual_dc3ff|rvdffs:dffs|rvdff:dffs                                          ; rvdff              ; work         ;
;          |rvdff_fpga:lsu_byten_dc3ff|                                          ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:lsu_byten_dc3ff                                                                 ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:lsu_byten_dc3ff|rvdffs:dffs                                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:lsu_byten_dc3ff|rvdffs:dffs|rvdff:dffs                                          ; rvdff              ; work         ;
;          |rvdff_fpga:lsu_full_hit_dc3ff|                                       ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:lsu_full_hit_dc3ff                                                              ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:lsu_full_hit_dc3ff|rvdffs:dffs                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_bus_intf:bus_intf|rvdff_fpga:lsu_full_hit_dc3ff|rvdffs:dffs|rvdff:dffs                                       ; rvdff              ; work         ;
;       |lsu_clkdomain:clkdomain|                                                ; 9.4 (7.2)            ; 9.2 (7.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 15 (14)             ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain                                                                                          ; lsu_clkdomain      ; work         ;
;          |rvdff:lsu_c1_dc1_clkenff|                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff:lsu_c1_dc1_clkenff                                                                 ; rvdff              ; work         ;
;          |rvdff:lsu_c1_dc2_clkenff|                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff:lsu_c1_dc2_clkenff                                                                 ; rvdff              ; work         ;
;          |rvdff_fpga:lsu_freeze_c1_dc1_clkenff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc1_clkenff                                                     ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc1_clkenff|rvdffs:dffs                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc1_clkenff|rvdffs:dffs|rvdff:dffs                              ; rvdff              ; work         ;
;          |rvdff_fpga:lsu_freeze_c1_dc2_clkenff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc2_clkenff                                                     ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc2_clkenff|rvdffs:dffs                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc2_clkenff|rvdffs:dffs|rvdff:dffs                              ; rvdff              ; work         ;
;          |rvdff_fpga:lsu_freeze_c1_dc3_clkenff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc3_clkenff                                                     ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc3_clkenff|rvdffs:dffs                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc3_clkenff|rvdffs:dffs|rvdff:dffs                              ; rvdff              ; work         ;
;          |rvdff_fpga:lsu_freeze_c1_dc4_clkenff|                                ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc4_clkenff                                                     ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc4_clkenff|rvdffs:dffs                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_clkdomain:clkdomain|rvdff_fpga:lsu_freeze_c1_dc4_clkenff|rvdffs:dffs|rvdff:dffs                              ; rvdff              ; work         ;
;       |lsu_dccm_ctl:dccm_ctl|                                                  ; 96.5 (65.1)          ; 110.9 (76.9)                     ; 22.0 (15.4)                                       ; 7.6 (3.6)                        ; 0.0 (0.0)            ; 144 (144)           ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl                                                                                            ; lsu_dccm_ctl       ; work         ;
;          |rvdff_fpga:Gen_dccm_enable.dccm_data_ecc_hi_ff|                      ; 2.5 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_ecc_hi_ff                                             ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 2.5 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_ecc_hi_ff|rvdffs:dffs                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.5 (2.5)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_ecc_hi_ff|rvdffs:dffs|rvdff:dffs                      ; rvdff              ; work         ;
;          |rvdff_fpga:Gen_dccm_enable.dccm_data_ecc_lo_ff|                      ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_ecc_lo_ff                                             ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_ecc_lo_ff|rvdffs:dffs                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_ecc_lo_ff|rvdffs:dffs|rvdff:dffs                      ; rvdff              ; work         ;
;          |rvdff_fpga:Gen_dccm_enable.dccm_data_hi_ff|                          ; 11.4 (0.0)           ; 12.1 (0.0)                       ; 2.3 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_hi_ff                                                 ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 11.4 (0.0)           ; 12.1 (0.0)                       ; 2.3 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_hi_ff|rvdffs:dffs                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.4 (11.4)          ; 12.1 (12.1)                      ; 2.3 (2.3)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_hi_ff|rvdffs:dffs|rvdff:dffs                          ; rvdff              ; work         ;
;          |rvdff_fpga:Gen_dccm_enable.dccm_data_lo_ff|                          ; 11.5 (0.0)           ; 13.3 (0.0)                       ; 3.5 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_lo_ff                                                 ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 11.5 (0.0)           ; 13.3 (0.0)                       ; 3.5 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_lo_ff|rvdffs:dffs                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.5 (11.5)          ; 13.3 (13.3)                      ; 3.5 (3.5)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_data_lo_ff|rvdffs:dffs|rvdff:dffs                          ; rvdff              ; work         ;
;          |rvdff_fpga:Gen_dccm_enable.dccm_rden_dc2ff|                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_rden_dc2ff                                                 ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_rden_dc2ff|rvdffs:dffs                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_rden_dc2ff|rvdffs:dffs|rvdff:dffs                          ; rvdff              ; work         ;
;          |rvdff_fpga:Gen_dccm_enable.dccm_rden_dc3ff|                          ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_rden_dc3ff                                                 ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_rden_dc3ff|rvdffs:dffs                                     ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdff_fpga:Gen_dccm_enable.dccm_rden_dc3ff|rvdffs:dffs|rvdff:dffs                          ; rvdff              ; work         ;
;          |rvdffe:picm_data_ff|                                                 ; 3.2 (0.0)            ; 3.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdffe:picm_data_ff                                                                        ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 3.2 (0.0)            ; 3.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdffe:picm_data_ff|rvdffs:genblock.dff                                                    ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 3.2 (3.2)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_dccm_ctl:dccm_ctl|rvdffe:picm_data_ff|rvdffs:genblock.dff|rvdff:dffs                                         ; rvdff              ; work         ;
;       |lsu_ecc:ecc|                                                            ; 157.6 (91.6)         ; 162.9 (95.7)                     ; 8.8 (6.1)                                         ; 3.5 (1.9)                        ; 0.0 (0.0)            ; 250 (126)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_ecc:ecc                                                                                                      ; lsu_ecc            ; work         ;
;          |rvecc_decode:Gen_dccm_enable.lsu_ecc_decode_hi|                      ; 24.7 (24.7)          ; 24.9 (24.9)                      ; 1.2 (1.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_ecc:ecc|rvecc_decode:Gen_dccm_enable.lsu_ecc_decode_hi                                                       ; rvecc_decode       ; work         ;
;          |rvecc_decode:Gen_dccm_enable.lsu_ecc_decode_lo|                      ; 26.3 (26.3)          ; 27.3 (27.3)                      ; 1.4 (1.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 53 (53)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_ecc:ecc|rvecc_decode:Gen_dccm_enable.lsu_ecc_decode_lo                                                       ; rvecc_decode       ; work         ;
;          |rvecc_encode:Gen_dccm_enable.lsu_ecc_encode|                         ; 14.9 (14.9)          ; 15.0 (15.0)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_ecc:ecc|rvecc_encode:Gen_dccm_enable.lsu_ecc_encode                                                          ; rvecc_encode       ; work         ;
;       |lsu_lsc_ctl:lsu_lsc_ctl|                                                ; 577.5 (319.4)        ; 625.1 (343.5)                    ; 78.3 (35.6)                                       ; 30.8 (11.6)                      ; 0.0 (0.0)            ; 684 (561)           ; 710 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl                                                                                          ; lsu_lsc_ctl        ; work         ;
;          |lsu_addrcheck:addrcheck|                                             ; 21.7 (12.0)          ; 20.5 (12.0)                      ; 0.0 (0.7)                                         ; 1.1 (0.7)                        ; 0.0 (0.0)            ; 32 (18)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|lsu_addrcheck:addrcheck                                                                  ; lsu_addrcheck      ; work         ;
;             |rvdff_fpga:is_sideeffects_dc2ff|                                  ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|lsu_addrcheck:addrcheck|rvdff_fpga:is_sideeffects_dc2ff                                  ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|lsu_addrcheck:addrcheck|rvdff_fpga:is_sideeffects_dc2ff|rvdffs:dffs                      ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|lsu_addrcheck:addrcheck|rvdff_fpga:is_sideeffects_dc2ff|rvdffs:dffs|rvdff:dffs           ; rvdff              ; work         ;
;             |rvdff_fpga:is_sideeffects_dc3ff|                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|lsu_addrcheck:addrcheck|rvdff_fpga:is_sideeffects_dc3ff                                  ; rvdff_fpga         ; work         ;
;                |rvdffs:dffs|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|lsu_addrcheck:addrcheck|rvdff_fpga:is_sideeffects_dc3ff|rvdffs:dffs                      ; rvdffs             ; work         ;
;                   |rvdff:dffs|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|lsu_addrcheck:addrcheck|rvdff_fpga:is_sideeffects_dc3ff|rvdffs:dffs|rvdff:dffs           ; rvdff              ; work         ;
;             |rvrangecheck:end_addr_pic_rangecheck|                             ; 2.3 (2.3)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|lsu_addrcheck:addrcheck|rvrangecheck:end_addr_pic_rangecheck                             ; rvrangecheck       ; work         ;
;             |rvrangecheck:start_addr_pic_rangecheck|                           ; 6.0 (6.0)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|lsu_addrcheck:addrcheck|rvrangecheck:start_addr_pic_rangecheck                           ; rvrangecheck       ; work         ;
;          |rvdff:end_addr_dc4ff|                                                ; 10.1 (10.1)          ; 10.1 (10.1)                      ; 1.2 (1.2)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc4ff                                                                     ; rvdff              ; work         ;
;          |rvdff:end_addr_dc5ff|                                                ; 11.1 (11.1)          ; 10.9 (10.9)                      ; 1.7 (1.7)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:end_addr_dc5ff                                                                     ; rvdff              ; work         ;
;          |rvdff:lsu_pkt_dc4ff|                                                 ; 0.9 (0.9)            ; 1.9 (1.9)                        ; 1.1 (1.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_pkt_dc4ff                                                                      ; rvdff              ; work         ;
;          |rvdff:lsu_pkt_dc5ff|                                                 ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_pkt_dc5ff                                                                      ; rvdff              ; work         ;
;          |rvdff:lsu_pkt_vlddc4ff|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_pkt_vlddc4ff                                                                   ; rvdff              ; work         ;
;          |rvdff:lsu_pkt_vlddc5ff|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_pkt_vlddc5ff                                                                   ; rvdff              ; work         ;
;          |rvdff:lsu_result_corr_dc4ff|                                         ; 8.5 (8.5)            ; 8.7 (8.7)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:lsu_result_corr_dc4ff                                                              ; rvdff              ; work         ;
;          |rvdff:sadc5ff|                                                       ; 9.4 (9.4)            ; 12.4 (12.4)                      ; 3.5 (3.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sadc5ff                                                                            ; rvdff              ; work         ;
;          |rvdff:sddc4ff|                                                       ; 11.2 (11.2)          ; 11.8 (11.8)                      ; 1.3 (1.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc4ff                                                                            ; rvdff              ; work         ;
;          |rvdff:sddc5ff|                                                       ; 8.3 (8.3)            ; 14.5 (14.5)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff:sddc5ff                                                                            ; rvdff              ; work         ;
;          |rvdff_fpga:access_fault_dc2ff|                                       ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:access_fault_dc2ff                                                            ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:access_fault_dc2ff|rvdffs:dffs                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:access_fault_dc2ff|rvdffs:dffs|rvdff:dffs                                     ; rvdff              ; work         ;
;          |rvdff_fpga:access_fault_dc3ff|                                       ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:access_fault_dc3ff                                                            ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:access_fault_dc3ff|rvdffs:dffs                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:access_fault_dc3ff|rvdffs:dffs|rvdff:dffs                                     ; rvdff              ; work         ;
;          |rvdff_fpga:addr_external_dc2ff|                                      ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_external_dc2ff                                                           ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_external_dc2ff|rvdffs:dffs                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_external_dc2ff|rvdffs:dffs|rvdff:dffs                                    ; rvdff              ; work         ;
;          |rvdff_fpga:addr_external_dc3ff|                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_external_dc3ff                                                           ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_external_dc3ff|rvdffs:dffs                                               ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_external_dc3ff|rvdffs:dffs|rvdff:dffs                                    ; rvdff              ; work         ;
;          |rvdff_fpga:addr_in_dccm_dc2ff|                                       ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_dccm_dc2ff                                                            ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_dccm_dc2ff|rvdffs:dffs                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_dccm_dc2ff|rvdffs:dffs|rvdff:dffs                                     ; rvdff              ; work         ;
;          |rvdff_fpga:addr_in_dccm_dc3ff|                                       ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_dccm_dc3ff                                                            ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_dccm_dc3ff|rvdffs:dffs                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_dccm_dc3ff|rvdffs:dffs|rvdff:dffs                                     ; rvdff              ; work         ;
;          |rvdff_fpga:addr_in_pic_dc2ff|                                        ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_pic_dc2ff                                                             ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_pic_dc2ff|rvdffs:dffs                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_pic_dc2ff|rvdffs:dffs|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdff_fpga:addr_in_pic_dc3ff|                                        ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_pic_dc3ff                                                             ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_pic_dc3ff|rvdffs:dffs                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:addr_in_pic_dc3ff|rvdffs:dffs|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdff_fpga:lsu_pkt_vlddc1ff|                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:lsu_pkt_vlddc1ff                                                              ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:lsu_pkt_vlddc1ff|rvdffs:dffs                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:lsu_pkt_vlddc1ff|rvdffs:dffs|rvdff:dffs                                       ; rvdff              ; work         ;
;          |rvdff_fpga:lsu_pkt_vlddc2ff|                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:lsu_pkt_vlddc2ff                                                              ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:lsu_pkt_vlddc2ff|rvdffs:dffs                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:lsu_pkt_vlddc2ff|rvdffs:dffs|rvdff:dffs                                       ; rvdff              ; work         ;
;          |rvdff_fpga:lsu_pkt_vlddc3ff|                                         ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:lsu_pkt_vlddc3ff                                                              ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:lsu_pkt_vlddc3ff|rvdffs:dffs                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:lsu_pkt_vlddc3ff|rvdffs:dffs|rvdff:dffs                                       ; rvdff              ; work         ;
;          |rvdff_fpga:misaligned_fault_dc2ff|                                   ; 0.3 (0.0)            ; 0.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:misaligned_fault_dc2ff                                                        ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:misaligned_fault_dc2ff|rvdffs:dffs                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:misaligned_fault_dc2ff|rvdffs:dffs|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdff_fpga:misaligned_fault_dc3ff|                                   ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:misaligned_fault_dc3ff                                                        ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:misaligned_fault_dc3ff|rvdffs:dffs                                            ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdff_fpga:misaligned_fault_dc3ff|rvdffs:dffs|rvdff:dffs                                 ; rvdff              ; work         ;
;          |rvdffe:end_addr_dc2ff|                                               ; 8.7 (0.0)            ; 10.6 (0.0)                       ; 2.6 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff                                                                    ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.7 (0.0)            ; 10.6 (0.0)                       ; 2.6 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.7 (8.7)            ; 10.6 (10.6)                      ; 2.6 (2.6)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc2ff|rvdffs:genblock.dff|rvdff:dffs                                     ; rvdff              ; work         ;
;          |rvdffe:end_addr_dc3ff|                                               ; 9.0 (0.0)            ; 10.0 (0.0)                       ; 1.6 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc3ff                                                                    ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 9.0 (0.0)            ; 10.0 (0.0)                       ; 1.6 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc3ff|rvdffs:genblock.dff                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.6 (1.6)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:end_addr_dc3ff|rvdffs:genblock.dff|rvdff:dffs                                     ; rvdff              ; work         ;
;          |rvdffe:lsu_pkt_dc1ff|                                                ; 6.7 (0.0)            ; 7.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc1ff                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 6.7 (0.0)            ; 7.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc1ff|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 6.7 (6.7)            ; 7.2 (7.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc1ff|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:lsu_pkt_dc2ff|                                                ; 3.8 (0.0)            ; 5.5 (0.0)                        ; 1.9 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc2ff                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 3.8 (0.0)            ; 5.5 (0.0)                        ; 1.9 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc2ff|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 3.8 (3.8)            ; 5.5 (5.5)                        ; 1.9 (1.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc2ff|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:lsu_pkt_dc3ff|                                                ; 2.8 (0.0)            ; 4.1 (0.0)                        ; 1.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff                                                                     ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 2.8 (0.0)            ; 4.1 (0.0)                        ; 1.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff                                                 ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 2.8 (2.8)            ; 4.1 (4.1)                        ; 1.4 (1.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc3ff|rvdffs:genblock.dff|rvdff:dffs                                      ; rvdff              ; work         ;
;          |rvdffe:offsetff|                                                     ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:offsetff                                                                          ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:offsetff|rvdffs:genblock.dff                                                      ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:offsetff|rvdffs:genblock.dff|rvdff:dffs                                           ; rvdff              ; work         ;
;          |rvdffe:rs1ff|                                                        ; 13.5 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:rs1ff                                                                             ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 13.5 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:rs1ff|rvdffs:genblock.dff                                                         ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 13.5 (13.5)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:rs1ff|rvdffs:genblock.dff|rvdff:dffs                                              ; rvdff              ; work         ;
;          |rvdffe:sadc2ff|                                                      ; 10.9 (0.0)           ; 11.8 (0.0)                       ; 3.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 10.9 (0.0)           ; 11.8 (0.0)                       ; 3.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 10.9 (10.9)          ; 11.8 (11.8)                      ; 3.0 (3.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc2ff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdffe:sadc3ff|                                                      ; 8.9 (0.0)            ; 10.6 (0.0)                       ; 1.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.9 (0.0)            ; 10.6 (0.0)                       ; 1.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.9 (8.9)            ; 10.6 (10.6)                      ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sadc3ff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdffe:sddc1ff|                                                      ; 17.3 (0.0)           ; 17.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc1ff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 17.3 (0.0)           ; 17.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc1ff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 17.3 (17.3)          ; 17.8 (17.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc1ff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdffe:sddc2ff|                                                      ; 18.1 (0.0)           ; 24.1 (0.0)                       ; 7.3 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc2ff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 18.1 (0.0)           ; 24.1 (0.0)                       ; 7.3 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc2ff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 18.1 (18.1)          ; 24.1 (24.1)                      ; 7.3 (7.3)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc2ff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvdffe:sddc3ff|                                                      ; 23.5 (0.0)           ; 22.3 (0.0)                       ; 0.9 (0.0)                                         ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff                                                                           ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 23.5 (0.0)           ; 22.3 (0.0)                       ; 0.9 (0.0)                                         ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff                                                       ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 23.5 (23.5)          ; 22.3 (22.3)                      ; 0.9 (0.9)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc3ff|rvdffs:genblock.dff|rvdff:dffs                                            ; rvdff              ; work         ;
;          |rvlsadder:lsadder|                                                   ; 41.4 (41.4)          ; 43.5 (43.5)                      ; 5.3 (5.3)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 83 (83)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvlsadder:lsadder                                                                        ; rvlsadder          ; work         ;
;       |lsu_stbuf:stbuf|                                                        ; 1234.5 (769.2)       ; 1240.2 (754.4)                   ; 28.1 (0.0)                                        ; 22.5 (14.8)                      ; 0.0 (0.0)            ; 1550 (1200)         ; 644 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf                                                                                                  ; lsu_stbuf          ; work         ;
;          |rvdff:WrPtr_dc4ff|                                                   ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff:WrPtr_dc4ff                                                                                ; rvdff              ; work         ;
;          |rvdff:WrPtr_dc5ff|                                                   ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff:WrPtr_dc5ff                                                                                ; rvdff              ; work         ;
;          |rvdff:dual_stbuf_write_dc4ff|                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff:dual_stbuf_write_dc4ff                                                                     ; rvdff              ; work         ;
;          |rvdff:dual_stbuf_write_dc5ff|                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff:dual_stbuf_write_dc5ff                                                                     ; rvdff              ; work         ;
;          |rvdff:ldst_reqvld_dc4ff|                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff:ldst_reqvld_dc4ff                                                                          ; rvdff              ; work         ;
;          |rvdff:ldst_reqvld_dc5ff|                                             ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff:ldst_reqvld_dc5ff                                                                          ; rvdff              ; work         ;
;          |rvdff_fpga:stbuf_fwdbyteen_hi_dc3ff|                                 ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_hi_dc3ff                                                              ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_hi_dc3ff|rvdffs:dffs                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_hi_dc3ff|rvdffs:dffs|rvdff:dffs                                       ; rvdff              ; work         ;
;          |rvdff_fpga:stbuf_fwdbyteen_lo_dc3ff|                                 ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_lo_dc3ff                                                              ; rvdff_fpga         ; work         ;
;             |rvdffs:dffs|                                                      ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_lo_dc3ff|rvdffs:dffs                                                  ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdff_fpga:stbuf_fwdbyteen_lo_dc3ff|rvdffs:dffs|rvdff:dffs                                       ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[0].stbuf_addrff|                                     ; 7.9 (0.0)            ; 8.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 7.9 (0.0)            ; 8.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 7.9 (7.9)            ; 8.2 (8.2)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[0].stbuf_dataff|                                     ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_dataff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_dataff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[0].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[1].stbuf_addrff|                                     ; 8.1 (0.0)            ; 8.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.1 (0.0)            ; 8.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.1 (8.1)            ; 8.2 (8.2)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[1].stbuf_dataff|                                     ; 11.2 (0.0)           ; 11.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_dataff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 11.2 (0.0)           ; 11.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_dataff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 11.2 (11.2)          ; 11.8 (11.8)                      ; 1.2 (1.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[1].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[2].stbuf_addrff|                                     ; 8.0 (0.0)            ; 8.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.0 (0.0)            ; 8.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.0 (8.0)            ; 8.5 (8.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[2].stbuf_dataff|                                     ; 16.0 (0.0)           ; 16.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_dataff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.0 (0.0)           ; 16.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_dataff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.0 (16.0)          ; 16.2 (16.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[2].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[3].stbuf_addrff|                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[3].stbuf_dataff|                                     ; 16.5 (0.0)           ; 16.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_dataff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.5 (0.0)           ; 16.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_dataff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.5 (16.5)          ; 16.2 (16.2)                      ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[3].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[4].stbuf_addrff|                                     ; 7.7 (0.0)            ; 8.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 7.7 (0.0)            ; 8.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 7.7 (7.7)            ; 8.0 (8.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[4].stbuf_dataff|                                     ; 16.3 (0.0)           ; 16.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_dataff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.3 (0.0)           ; 16.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_dataff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.3 (16.3)          ; 16.0 (16.0)                      ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[4].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[5].stbuf_addrff|                                     ; 8.2 (0.0)            ; 8.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_addrff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.2 (0.0)            ; 8.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_addrff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.3 (0.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[5].stbuf_dataff|                                     ; 16.0 (0.0)           ; 16.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_dataff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.0 (0.0)           ; 16.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_dataff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.0 (16.0)          ; 16.2 (16.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[5].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[6].stbuf_addrff|                                     ; 8.1 (0.0)            ; 8.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.1 (0.0)            ; 8.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.1 (8.1)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[6].stbuf_dataff|                                     ; 16.4 (0.0)           ; 16.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_dataff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.4 (0.0)           ; 16.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_dataff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.4 (16.4)          ; 16.2 (16.2)                      ; 0.2 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[6].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[7].stbuf_addrff|                                     ; 8.0 (0.0)            ; 8.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 8.0 (0.0)            ; 8.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 8.0 (8.0)            ; 8.7 (8.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_addrff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:GenStBuf[7].stbuf_dataff|                                     ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_dataff                                                                  ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_dataff|rvdffs:genblock.dff                                              ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:GenStBuf[7].stbuf_dataff|rvdffs:genblock.dff|rvdff:dffs                                   ; rvdff              ; work         ;
;          |rvdffe:stbuf_fwddata_hi_dc3ff|                                       ; 112.8 (0.0)          ; 120.8 (0.0)                      ; 9.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 156 (0)             ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_hi_dc3ff                                                                    ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 112.8 (0.0)          ; 120.8 (0.0)                      ; 9.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 156 (0)             ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_hi_dc3ff|rvdffs:genblock.dff                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 112.8 (112.8)        ; 120.8 (120.8)                    ; 9.0 (9.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 156 (156)           ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_hi_dc3ff|rvdffs:genblock.dff|rvdff:dffs                                     ; rvdff              ; work         ;
;          |rvdffe:stbuf_fwddata_lo_dc3ff|                                       ; 114.0 (0.0)          ; 123.7 (0.0)                      ; 9.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff                                                                    ; rvdffe             ; work         ;
;             |rvdffs:genblock.dff|                                              ; 114.0 (0.0)          ; 123.7 (0.0)                      ; 9.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff                                                ; rvdffs             ; work         ;
;                |rvdff:dffs|                                                    ; 114.0 (114.0)        ; 123.7 (123.7)                    ; 9.8 (9.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 158 (158)           ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs                                     ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[0].stbuf_addr_in_picff|                              ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[0].stbuf_addr_in_picff                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[0].stbuf_addr_in_picff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[0].stbuf_byteenff|                                   ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[0].stbuf_byteenff                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[0].stbuf_byteenff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[0].stbuf_dma_picff|                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[0].stbuf_dma_picff                                                               ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[0].stbuf_dma_picff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[1].stbuf_addr_in_picff|                              ; 0.5 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[1].stbuf_addr_in_picff                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.5 (0.5)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[1].stbuf_addr_in_picff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[1].stbuf_byteenff|                                   ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[1].stbuf_byteenff                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[1].stbuf_byteenff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[1].stbuf_dma_picff|                                  ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[1].stbuf_dma_picff                                                               ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[1].stbuf_dma_picff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[2].stbuf_addr_in_picff|                              ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[2].stbuf_addr_in_picff                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[2].stbuf_addr_in_picff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[2].stbuf_byteenff|                                   ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[2].stbuf_byteenff                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[2].stbuf_byteenff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[2].stbuf_dma_picff|                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[2].stbuf_dma_picff                                                               ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[2].stbuf_dma_picff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[3].stbuf_addr_in_picff|                              ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[3].stbuf_addr_in_picff                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[3].stbuf_addr_in_picff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[3].stbuf_byteenff|                                   ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[3].stbuf_byteenff                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[3].stbuf_byteenff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[3].stbuf_dma_picff|                                  ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[3].stbuf_dma_picff                                                               ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[3].stbuf_dma_picff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[4].stbuf_addr_in_picff|                              ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[4].stbuf_addr_in_picff                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[4].stbuf_addr_in_picff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[4].stbuf_byteenff|                                   ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[4].stbuf_byteenff                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[4].stbuf_byteenff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[4].stbuf_dma_picff|                                  ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[4].stbuf_dma_picff                                                               ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[4].stbuf_dma_picff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[5].stbuf_addr_in_picff|                              ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[5].stbuf_addr_in_picff                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[5].stbuf_addr_in_picff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[5].stbuf_byteenff|                                   ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[5].stbuf_byteenff                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[5].stbuf_byteenff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[5].stbuf_dma_picff|                                  ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[5].stbuf_dma_picff                                                               ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[5].stbuf_dma_picff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[6].stbuf_addr_in_picff|                              ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[6].stbuf_addr_in_picff                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[6].stbuf_addr_in_picff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[6].stbuf_byteenff|                                   ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[6].stbuf_byteenff                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[6].stbuf_byteenff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[6].stbuf_dma_picff|                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[6].stbuf_dma_picff                                                               ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[6].stbuf_dma_picff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[7].stbuf_addr_in_picff|                              ; 0.5 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[7].stbuf_addr_in_picff                                                           ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.5 (0.5)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[7].stbuf_addr_in_picff|rvdff:dffs                                                ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[7].stbuf_byteenff|                                   ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[7].stbuf_byteenff                                                                ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[7].stbuf_byteenff|rvdff:dffs                                                     ; rvdff              ; work         ;
;          |rvdffs:GenStBuf[7].stbuf_dma_picff|                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[7].stbuf_dma_picff                                                               ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:GenStBuf[7].stbuf_dma_picff|rvdff:dffs                                                    ; rvdff              ; work         ;
;          |rvdffs:RdPtrff|                                                      ; 1.5 (0.0)            ; 2.6 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:RdPtrff                                                                                   ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.5 (1.5)            ; 2.6 (2.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:RdPtrff|rvdff:dffs                                                                        ; rvdff              ; work         ;
;          |rvdffs:WrPtrff|                                                      ; 1.3 (0.0)            ; 1.8 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:WrPtrff                                                                                   ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffs:WrPtrff|rvdff:dffs                                                                        ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[0].stbuf_data_vldff|                                ; 0.6 (0.3)            ; 0.5 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[0].stbuf_data_vldff                                                             ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[0].stbuf_data_vldff|rvdff:dffsc                                                 ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[0].stbuf_drain_vldff|                               ; 1.0 (0.5)            ; 1.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[0].stbuf_drain_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[0].stbuf_drain_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[0].stbuf_flush_vldff|                               ; 0.7 (0.4)            ; 0.7 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[0].stbuf_flush_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[0].stbuf_flush_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[1].stbuf_data_vldff|                                ; 0.6 (0.1)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[1].stbuf_data_vldff                                                             ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[1].stbuf_data_vldff|rvdff:dffsc                                                 ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[1].stbuf_drain_vldff|                               ; 1.2 (0.8)            ; 1.0 (0.7)                        ; 0.2 (0.1)                                         ; 0.3 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[1].stbuf_drain_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[1].stbuf_drain_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[1].stbuf_flush_vldff|                               ; 0.8 (0.4)            ; 0.5 (0.3)                        ; 0.0 (0.0)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[1].stbuf_flush_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[1].stbuf_flush_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[2].stbuf_data_vldff|                                ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[2].stbuf_data_vldff                                                             ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[2].stbuf_data_vldff|rvdff:dffsc                                                 ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[2].stbuf_drain_vldff|                               ; 0.8 (0.6)            ; 1.0 (0.7)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[2].stbuf_drain_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[2].stbuf_drain_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[2].stbuf_flush_vldff|                               ; 0.4 (0.2)            ; 0.4 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[2].stbuf_flush_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[2].stbuf_flush_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[3].stbuf_data_vldff|                                ; 0.6 (0.1)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[3].stbuf_data_vldff                                                             ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[3].stbuf_data_vldff|rvdff:dffsc                                                 ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[3].stbuf_drain_vldff|                               ; 1.2 (0.8)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[3].stbuf_drain_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[3].stbuf_drain_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[3].stbuf_flush_vldff|                               ; 0.6 (0.3)            ; 0.5 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[3].stbuf_flush_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[3].stbuf_flush_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[4].stbuf_data_vldff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[4].stbuf_data_vldff                                                             ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[4].stbuf_data_vldff|rvdff:dffsc                                                 ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[4].stbuf_drain_vldff|                               ; 1.0 (0.7)            ; 1.0 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[4].stbuf_drain_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[4].stbuf_drain_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[4].stbuf_flush_vldff|                               ; 0.5 (0.3)            ; 0.7 (0.3)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[4].stbuf_flush_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[4].stbuf_flush_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[5].stbuf_data_vldff|                                ; 0.4 (0.1)            ; 0.8 (0.3)                        ; 0.5 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[5].stbuf_data_vldff                                                             ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[5].stbuf_data_vldff|rvdff:dffsc                                                 ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[5].stbuf_drain_vldff|                               ; 1.2 (0.8)            ; 1.2 (0.8)                        ; 0.2 (0.2)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[5].stbuf_drain_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[5].stbuf_drain_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[5].stbuf_flush_vldff|                               ; 0.6 (0.3)            ; 0.5 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[5].stbuf_flush_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[5].stbuf_flush_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[6].stbuf_data_vldff|                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[6].stbuf_data_vldff                                                             ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[6].stbuf_data_vldff|rvdff:dffsc                                                 ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[6].stbuf_drain_vldff|                               ; 1.0 (0.5)            ; 1.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[6].stbuf_drain_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[6].stbuf_drain_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[6].stbuf_flush_vldff|                               ; 0.7 (0.3)            ; 0.7 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[6].stbuf_flush_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[6].stbuf_flush_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[7].stbuf_data_vldff|                                ; 0.8 (0.1)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[7].stbuf_data_vldff                                                             ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[7].stbuf_data_vldff|rvdff:dffsc                                                 ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[7].stbuf_drain_vldff|                               ; 1.4 (1.0)            ; 1.2 (0.8)                        ; 0.2 (0.2)                                         ; 0.4 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[7].stbuf_drain_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.5 (0.5)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[7].stbuf_drain_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;          |rvdffsc:GenStBuf[7].stbuf_flush_vldff|                               ; 0.6 (0.3)            ; 0.5 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[7].stbuf_flush_vldff                                                            ; rvdffsc            ; work         ;
;             |rvdff:dffsc|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_stbuf:stbuf|rvdffsc:GenStBuf[7].stbuf_flush_vldff|rvdff:dffsc                                                ; rvdff              ; work         ;
;       |lsu_trigger:trigger|                                                    ; 154.6 (101.2)        ; 165.0 (103.2)                    ; 14.5 (4.3)                                        ; 4.1 (2.4)                        ; 0.0 (0.0)            ; 239 (153)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_trigger:trigger                                                                                              ; lsu_trigger        ; work         ;
;          |rvmaskandmatch:TMP_NAME[0].trigger_match|                            ; 14.5 (14.5)          ; 17.5 (17.5)                      ; 3.5 (3.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_trigger:trigger|rvmaskandmatch:TMP_NAME[0].trigger_match                                                     ; rvmaskandmatch     ; work         ;
;          |rvmaskandmatch:TMP_NAME[1].trigger_match|                            ; 13.6 (13.6)          ; 14.5 (14.5)                      ; 1.5 (1.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_trigger:trigger|rvmaskandmatch:TMP_NAME[1].trigger_match                                                     ; rvmaskandmatch     ; work         ;
;          |rvmaskandmatch:TMP_NAME[2].trigger_match|                            ; 13.7 (13.7)          ; 15.3 (15.3)                      ; 2.0 (2.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_trigger:trigger|rvmaskandmatch:TMP_NAME[2].trigger_match                                                     ; rvmaskandmatch     ; work         ;
;          |rvmaskandmatch:TMP_NAME[3].trigger_match|                            ; 11.6 (11.6)          ; 14.5 (14.5)                      ; 3.2 (3.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|lsu_trigger:trigger|rvmaskandmatch:TMP_NAME[3].trigger_match                                                     ; rvmaskandmatch     ; work         ;
;       |rvdff:lsu_i0_valid_dc5ff|                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff:lsu_i0_valid_dc5ff                                                                                         ; rvdff              ; work         ;
;       |rvdff:lsu_single_ecc_err_dc4|                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff:lsu_single_ecc_err_dc4                                                                                     ; rvdff              ; work         ;
;       |rvdff:lsu_single_ecc_err_dc5|                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff:lsu_single_ecc_err_dc5                                                                                     ; rvdff              ; work         ;
;       |rvdff_fpga:lsu_i0_valid_dc1ff|                                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc1ff                                                                                    ; rvdff_fpga         ; work         ;
;          |rvdffs:dffs|                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc1ff|rvdffs:dffs                                                                        ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc1ff|rvdffs:dffs|rvdff:dffs                                                             ; rvdff              ; work         ;
;       |rvdff_fpga:lsu_i0_valid_dc2ff|                                          ; -0.2 (0.0)           ; 0.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc2ff                                                                                    ; rvdff_fpga         ; work         ;
;          |rvdffs:dffs|                                                         ; -0.2 (0.0)           ; 0.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc2ff|rvdffs:dffs                                                                        ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc2ff|rvdffs:dffs|rvdff:dffs                                                             ; rvdff              ; work         ;
;       |rvdff_fpga:lsu_i0_valid_dc3ff|                                          ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc3ff                                                                                    ; rvdff_fpga         ; work         ;
;          |rvdffs:dffs|                                                         ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc3ff|rvdffs:dffs                                                                        ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc3ff|rvdffs:dffs|rvdff:dffs                                                             ; rvdff              ; work         ;
;       |rvdff_fpga:lsu_i0_valid_dc4ff|                                          ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc4ff                                                                                    ; rvdff_fpga         ; work         ;
;          |rvdffs:dffs|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc4ff|rvdffs:dffs                                                                        ; rvdffs             ; work         ;
;             |rvdff:dffs|                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|lsu:lsu|rvdff_fpga:lsu_i0_valid_dc4ff|rvdffs:dffs|rvdff:dffs                                                             ; rvdff              ; work         ;
;    |pic_ctrl:pic_ctrl_inst|                                                    ; 122.3 (60.1)         ; 136.9 (64.8)                     ; 15.8 (5.1)                                        ; 1.1 (0.4)                        ; 0.0 (0.0)            ; 205 (134)           ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst                                                                                                   ; pic_ctrl           ; work         ;
;       |cmp_and_mux:LEVEL[0].COMPARE[0].cmp_l1|                                 ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|cmp_and_mux:LEVEL[0].COMPARE[0].cmp_l1                                                            ; cmp_and_mux        ; work         ;
;       |cmp_and_mux:LEVEL[0].COMPARE[1].cmp_l1|                                 ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|cmp_and_mux:LEVEL[0].COMPARE[1].cmp_l1                                                            ; cmp_and_mux        ; work         ;
;       |cmp_and_mux:LEVEL[0].COMPARE[2].cmp_l1|                                 ; 2.6 (2.6)            ; 3.1 (3.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|cmp_and_mux:LEVEL[0].COMPARE[2].cmp_l1                                                            ; cmp_and_mux        ; work         ;
;       |cmp_and_mux:LEVEL[0].COMPARE[3].cmp_l1|                                 ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|cmp_and_mux:LEVEL[0].COMPARE[3].cmp_l1                                                            ; cmp_and_mux        ; work         ;
;       |cmp_and_mux:LEVEL[1].COMPARE[0].cmp_l1|                                 ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|cmp_and_mux:LEVEL[1].COMPARE[0].cmp_l1                                                            ; cmp_and_mux        ; work         ;
;       |cmp_and_mux:LEVEL[1].COMPARE[1].cmp_l1|                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|cmp_and_mux:LEVEL[1].COMPARE[1].cmp_l1                                                            ; cmp_and_mux        ; work         ;
;       |cmp_and_mux:LEVEL[2].COMPARE[0].cmp_l1|                                 ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|cmp_and_mux:LEVEL[2].COMPARE[0].cmp_l1                                                            ; cmp_and_mux        ; work         ;
;       |cmp_and_mux:LEVEL[3].COMPARE[0].cmp_l1|                                 ; 4.8 (4.8)            ; 5.4 (5.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|cmp_and_mux:LEVEL[3].COMPARE[0].cmp_l1                                                            ; cmp_and_mux        ; work         ;
;       |configurable_gw:SETREG[1].NON_ZERO_INT.config_gw_inst|                  ; 0.5 (0.3)            ; 0.7 (0.3)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[1].NON_ZERO_INT.config_gw_inst                                             ; configurable_gw    ; work         ;
;          |rvdff:int_pend_ff|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[1].NON_ZERO_INT.config_gw_inst|rvdff:int_pend_ff                           ; rvdff              ; work         ;
;       |configurable_gw:SETREG[2].NON_ZERO_INT.config_gw_inst|                  ; 0.7 (0.3)            ; 0.7 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[2].NON_ZERO_INT.config_gw_inst                                             ; configurable_gw    ; work         ;
;          |rvdff:int_pend_ff|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[2].NON_ZERO_INT.config_gw_inst|rvdff:int_pend_ff                           ; rvdff              ; work         ;
;       |configurable_gw:SETREG[3].NON_ZERO_INT.config_gw_inst|                  ; 0.8 (0.5)            ; 0.8 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[3].NON_ZERO_INT.config_gw_inst                                             ; configurable_gw    ; work         ;
;          |rvdff:int_pend_ff|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[3].NON_ZERO_INT.config_gw_inst|rvdff:int_pend_ff                           ; rvdff              ; work         ;
;       |configurable_gw:SETREG[4].NON_ZERO_INT.config_gw_inst|                  ; 0.5 (0.3)            ; 0.8 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[4].NON_ZERO_INT.config_gw_inst                                             ; configurable_gw    ; work         ;
;          |rvdff:int_pend_ff|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[4].NON_ZERO_INT.config_gw_inst|rvdff:int_pend_ff                           ; rvdff              ; work         ;
;       |configurable_gw:SETREG[5].NON_ZERO_INT.config_gw_inst|                  ; 0.5 (0.3)            ; 0.5 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[5].NON_ZERO_INT.config_gw_inst                                             ; configurable_gw    ; work         ;
;          |rvdff:int_pend_ff|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[5].NON_ZERO_INT.config_gw_inst|rvdff:int_pend_ff                           ; rvdff              ; work         ;
;       |configurable_gw:SETREG[6].NON_ZERO_INT.config_gw_inst|                  ; 0.5 (0.3)            ; 0.5 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[6].NON_ZERO_INT.config_gw_inst                                             ; configurable_gw    ; work         ;
;          |rvdff:int_pend_ff|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[6].NON_ZERO_INT.config_gw_inst|rvdff:int_pend_ff                           ; rvdff              ; work         ;
;       |configurable_gw:SETREG[7].NON_ZERO_INT.config_gw_inst|                  ; 0.8 (0.5)            ; 0.8 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[7].NON_ZERO_INT.config_gw_inst                                             ; configurable_gw    ; work         ;
;          |rvdff:int_pend_ff|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[7].NON_ZERO_INT.config_gw_inst|rvdff:int_pend_ff                           ; rvdff              ; work         ;
;       |configurable_gw:SETREG[8].NON_ZERO_INT.config_gw_inst|                  ; 1.0 (0.8)            ; 1.2 (0.8)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[8].NON_ZERO_INT.config_gw_inst                                             ; configurable_gw    ; work         ;
;          |rvdff:int_pend_ff|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|configurable_gw:SETREG[8].NON_ZERO_INT.config_gw_inst|rvdff:int_pend_ff                           ; rvdff              ; work         ;
;       |rvdff:claimid_ff|                                                       ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdff:claimid_ff                                                                                  ; rvdff              ; work         ;
;       |rvdff:mexintpend_ff|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdff:mexintpend_ff                                                                               ; rvdff              ; work         ;
;       |rvdff:picm_add_flop|                                                    ; 7.4 (7.4)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdff:picm_add_flop                                                                               ; rvdff              ; work         ;
;       |rvdff:picm_dat_flop|                                                    ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdff:picm_dat_flop                                                                               ; rvdff              ; work         ;
;       |rvdff:picm_mke_flop|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdff:picm_mke_flop                                                                               ; rvdff              ; work         ;
;       |rvdff:picm_rde_flop|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdff:picm_rde_flop                                                                               ; rvdff              ; work         ;
;       |rvdff:picm_wre_flop|                                                    ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdff:picm_wre_flop                                                                               ; rvdff              ; work         ;
;       |rvdff:pl_ff|                                                            ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdff:pl_ff                                                                                       ; rvdff              ; work         ;
;       |rvdff:wake_up_ff|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdff:wake_up_ff                                                                                  ; rvdff              ; work         ;
;       |rvdffs:SETREG[1].NON_ZERO_INT.gw_config_ff|                             ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.gw_config_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.gw_config_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[1].NON_ZERO_INT.intenable_ff|                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.intenable_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.intenable_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[1].NON_ZERO_INT.intpriority_ff|                           ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.intpriority_ff                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[1].NON_ZERO_INT.intpriority_ff|rvdff:dffs                                           ; rvdff              ; work         ;
;       |rvdffs:SETREG[2].NON_ZERO_INT.gw_config_ff|                             ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[2].NON_ZERO_INT.gw_config_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[2].NON_ZERO_INT.gw_config_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[2].NON_ZERO_INT.intenable_ff|                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[2].NON_ZERO_INT.intenable_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[2].NON_ZERO_INT.intenable_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[2].NON_ZERO_INT.intpriority_ff|                           ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[2].NON_ZERO_INT.intpriority_ff                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[2].NON_ZERO_INT.intpriority_ff|rvdff:dffs                                           ; rvdff              ; work         ;
;       |rvdffs:SETREG[3].NON_ZERO_INT.gw_config_ff|                             ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[3].NON_ZERO_INT.gw_config_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[3].NON_ZERO_INT.gw_config_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[3].NON_ZERO_INT.intenable_ff|                             ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[3].NON_ZERO_INT.intenable_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[3].NON_ZERO_INT.intenable_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[3].NON_ZERO_INT.intpriority_ff|                           ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[3].NON_ZERO_INT.intpriority_ff                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[3].NON_ZERO_INT.intpriority_ff|rvdff:dffs                                           ; rvdff              ; work         ;
;       |rvdffs:SETREG[4].NON_ZERO_INT.gw_config_ff|                             ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[4].NON_ZERO_INT.gw_config_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[4].NON_ZERO_INT.gw_config_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[4].NON_ZERO_INT.intenable_ff|                             ; 0.5 (0.0)            ; 0.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[4].NON_ZERO_INT.intenable_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[4].NON_ZERO_INT.intenable_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[4].NON_ZERO_INT.intpriority_ff|                           ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[4].NON_ZERO_INT.intpriority_ff                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[4].NON_ZERO_INT.intpriority_ff|rvdff:dffs                                           ; rvdff              ; work         ;
;       |rvdffs:SETREG[5].NON_ZERO_INT.gw_config_ff|                             ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[5].NON_ZERO_INT.gw_config_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[5].NON_ZERO_INT.gw_config_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[5].NON_ZERO_INT.intenable_ff|                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[5].NON_ZERO_INT.intenable_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[5].NON_ZERO_INT.intenable_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[5].NON_ZERO_INT.intpriority_ff|                           ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[5].NON_ZERO_INT.intpriority_ff                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[5].NON_ZERO_INT.intpriority_ff|rvdff:dffs                                           ; rvdff              ; work         ;
;       |rvdffs:SETREG[6].NON_ZERO_INT.gw_config_ff|                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[6].NON_ZERO_INT.gw_config_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[6].NON_ZERO_INT.gw_config_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[6].NON_ZERO_INT.intenable_ff|                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[6].NON_ZERO_INT.intenable_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[6].NON_ZERO_INT.intenable_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[6].NON_ZERO_INT.intpriority_ff|                           ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[6].NON_ZERO_INT.intpriority_ff                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[6].NON_ZERO_INT.intpriority_ff|rvdff:dffs                                           ; rvdff              ; work         ;
;       |rvdffs:SETREG[7].NON_ZERO_INT.gw_config_ff|                             ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[7].NON_ZERO_INT.gw_config_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[7].NON_ZERO_INT.gw_config_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[7].NON_ZERO_INT.intenable_ff|                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[7].NON_ZERO_INT.intenable_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[7].NON_ZERO_INT.intenable_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[7].NON_ZERO_INT.intpriority_ff|                           ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[7].NON_ZERO_INT.intpriority_ff                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[7].NON_ZERO_INT.intpriority_ff|rvdff:dffs                                           ; rvdff              ; work         ;
;       |rvdffs:SETREG[8].NON_ZERO_INT.gw_config_ff|                             ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[8].NON_ZERO_INT.gw_config_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[8].NON_ZERO_INT.gw_config_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[8].NON_ZERO_INT.intenable_ff|                             ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[8].NON_ZERO_INT.intenable_ff                                                        ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[8].NON_ZERO_INT.intenable_ff|rvdff:dffs                                             ; rvdff              ; work         ;
;       |rvdffs:SETREG[8].NON_ZERO_INT.intpriority_ff|                           ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[8].NON_ZERO_INT.intpriority_ff                                                      ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:SETREG[8].NON_ZERO_INT.intpriority_ff|rvdff:dffs                                           ; rvdff              ; work         ;
;       |rvdffs:config_reg_ff|                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:config_reg_ff                                                                              ; rvdffs             ; work         ;
;          |rvdff:dffs|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvdffs:config_reg_ff|rvdff:dffs                                                                   ; rvdff              ; work         ;
;       |rvsyncss:sync_inst|                                                     ; 2.4 (0.0)            ; 6.8 (0.0)                        ; 4.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvsyncss:sync_inst                                                                                ; rvsyncss           ; work         ;
;          |rvdff:sync_ff1|                                                      ; 1.1 (1.1)            ; 3.6 (3.6)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvsyncss:sync_inst|rvdff:sync_ff1                                                                 ; rvdff              ; work         ;
;          |rvdff:sync_ff2|                                                      ; 1.3 (1.3)            ; 3.2 (3.2)                        ; 1.9 (1.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |swerv|pic_ctrl:pic_ctrl_inst|rvsyncss:sync_inst|rvdff:sync_ff2                                                                 ; rvdff              ; work         ;
+--------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                               ;
+------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; clk  ; Input    ; -- ; (0)  ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
+------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk                 ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                             ; Location             ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                              ; PIN_AF14             ; 15208   ; Clock                     ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; core_rst_l~0                                                                                                                     ; LABCELL_X1_Y36_N36   ; 14949   ; Async. clear              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; dbg:dbg|Selector12~9                                                                                                             ; LABCELL_X17_Y63_N36  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|Selector13~3                                                                                                             ; LABCELL_X17_Y64_N27  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|Selector14~3                                                                                                             ; LABCELL_X16_Y64_N36  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|Selector4~9                                                                                                              ; LABCELL_X22_Y61_N0   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|Selector5~1                                                                                                              ; LABCELL_X22_Y61_N27  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|Selector6~0                                                                                                              ; MLABCELL_X21_Y62_N3  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|Selector7~0                                                                                                              ; MLABCELL_X21_Y63_N0  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|abstractauto_reg_wren                                                                                                    ; LABCELL_X12_Y64_N45  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|comb~0                                                                                                                   ; LABCELL_X22_Y61_N15  ; 4       ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|command_regno_wren                                                                                                       ; LABCELL_X18_Y63_N6   ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|command_wren                                                                                                             ; LABCELL_X12_Y64_N3   ; 33      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|data0_reg_wren                                                                                                           ; LABCELL_X18_Y61_N27  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|data1_reg_wren                                                                                                           ; LABCELL_X17_Y63_N24  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|dbg_dm_rst_l                                                                                                             ; LABCELL_X16_Y59_N27  ; 255     ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|dmstatus_haveresetn_wren~0                                                                                               ; LABCELL_X12_Y64_N24  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|sbaddress0_reg_wren                                                                                                      ; LABCELL_X11_Y65_N27  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|sbcs_wren                                                                                                                ; LABCELL_X13_Y65_N39  ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|sbdata0_reg_wren                                                                                                         ; LABCELL_X17_Y63_N48  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg:dbg|sbdata1_reg_wren                                                                                                         ; LABCELL_X17_Y63_N54  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dbg_rst_l                                                                                                                        ; LABCELL_X10_Y60_N30  ; 2       ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|WideOr11                                                                                           ; LABCELL_X45_Y48_N12  ; 60      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|WideOr12                                                                                           ; LABCELL_X50_Y49_N39  ; 51      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|WideOr13                                                                                           ; LABCELL_X33_Y48_N39  ; 61      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|WideOr14                                                                                           ; LABCELL_X36_Y48_N45  ; 48      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|WideOr5                                                                                            ; LABCELL_X50_Y45_N39  ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|WideOr6                                                                                            ; LABCELL_X43_Y46_N15  ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|WideOr7                                                                                            ; LABCELL_X43_Y54_N54  ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|WideOr8                                                                                            ; LABCELL_X42_Y53_N12  ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|always0~1                                                                                          ; LABCELL_X46_Y29_N12  ; 41      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|always14~0                                                                                         ; MLABCELL_X59_Y24_N45 ; 29      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|cam_wen[0]~6                                                                                       ; MLABCELL_X47_Y21_N15 ; 11      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|cam_wen[1]~7                                                                                       ; MLABCELL_X47_Y21_N45 ; 11      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|cam_wen[2]~5                                                                                       ; LABCELL_X50_Y22_N57  ; 14      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|cam_wen[3]~4                                                                                       ; LABCELL_X31_Y22_N57  ; 11      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|cam_wen[4]~2                                                                                       ; LABCELL_X31_Y23_N36  ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|cam_wen[5]~3                                                                                       ; LABCELL_X31_Y23_N6   ; 11      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|cam_wen[6]~1                                                                                       ; MLABCELL_X25_Y21_N36 ; 11      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|cam_wen[7]~0                                                                                       ; MLABCELL_X25_Y21_N12 ; 11      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|comb~0                                                                                             ; LABCELL_X53_Y32_N42  ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|comb~1                                                                                             ; LABCELL_X51_Y32_N3   ; 44      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|comb~2                                                                                             ; LABCELL_X61_Y32_N57  ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|csr_data_wen~1                                                                                     ; LABCELL_X50_Y33_N18  ; 45      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|dec_i1_ctl_en[1]                                                                                   ; LABCELL_X48_Y56_N48  ; 172     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|dec_i1_ctl_en[2]~2                                                                                 ; LABCELL_X48_Y56_N24  ; 121     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|dec_i1_ctl_en[3]~0                                                                                 ; LABCELL_X48_Y56_N54  ; 123     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|dec_i1_ctl_en[4]~1                                                                                 ; LABCELL_X43_Y34_N27  ; 135     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|dec_i1_decode_d~35                                                                                 ; LABCELL_X43_Y27_N0   ; 345     ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|div_p.valid                                                                                        ; LABCELL_X40_Y31_N24  ; 45      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|flush_final_e3                                                                                     ; LABCELL_X50_Y29_N42  ; 30      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|freeze_after_unfreeze1                                                                             ; LABCELL_X55_Y32_N51  ; 156     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|freeze_after_unfreeze2                                                                             ; LABCELL_X27_Y46_N39  ; 64      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i0_div_decode_d                                                                                    ; LABCELL_X56_Y33_N36  ; 77      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i0_e1_ctl_en~0                                                                                     ; MLABCELL_X47_Y33_N18 ; 246     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i0_e1_data_en~0                                                                                    ; MLABCELL_X47_Y33_N24 ; 157     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i0_e2_ctl_en~0                                                                                     ; MLABCELL_X59_Y31_N9  ; 226     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i0_e2_data_en~1                                                                                    ; MLABCELL_X59_Y31_N24 ; 201     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i0_e3_ctl_en~0                                                                                     ; MLABCELL_X59_Y31_N15 ; 253     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i0_e3_data_en~0                                                                                    ; MLABCELL_X59_Y31_N39 ; 176     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i0_e4_ctl_en                                                                                       ; MLABCELL_X59_Y31_N21 ; 294     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i0_e4_data_en~0                                                                                    ; MLABCELL_X59_Y31_N27 ; 96      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i0_wb_ctl_en                                                                                       ; LABCELL_X53_Y32_N51  ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i0_wb_data_en~0                                                                                    ; LABCELL_X53_Y32_N48  ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i1_br_error_all~3                                                                                  ; LABCELL_X45_Y26_N21  ; 43      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i1_e1_data_en~0                                                                                    ; LABCELL_X42_Y37_N24  ; 108     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i1_e2_data_en~1                                                                                    ; MLABCELL_X47_Y36_N42 ; 189     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i1_e3_data_en~0                                                                                    ; LABCELL_X42_Y53_N0   ; 173     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i1_e4_data_en~0                                                                                    ; LABCELL_X48_Y56_N51  ; 106     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i1_wb1_data_en                                                                                     ; LABCELL_X48_Y56_N36  ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|i1_wb_data_en                                                                                      ; LABCELL_X48_Y56_N21  ; 105     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|illegal_inst_en~12                                                                                 ; LABCELL_X56_Y32_N24  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[0].cam_ff|dout[7]~1                                                                ; MLABCELL_X47_Y21_N30 ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[1].cam_ff|dout[6]~1                                                                ; LABCELL_X31_Y22_N21  ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[2].cam_ff|dout[4]~1                                                                ; LABCELL_X30_Y21_N54  ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[3].cam_ff|dout[0]~1                                                                ; MLABCELL_X28_Y23_N39 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[4].cam_ff|dout[3]~1                                                                ; LABCELL_X33_Y21_N45  ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[5].cam_ff|dout[4]~1                                                                ; LABCELL_X31_Y25_N36  ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[6].cam_ff|dout[5]~1                                                                ; LABCELL_X48_Y21_N27  ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|rvdff:cam_array[7].cam_ff|dout[7]~1                                                                ; MLABCELL_X47_Y20_N57 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|rvdff:pause_state_f|dout[0]                                                                        ; FF_X64_Y24_N26       ; 53      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_decode_ctl:decode|rvdffe:e1brpcff|rvdffs:genblock.dff|rvdff:dffs|dout[4]~0                                           ; MLABCELL_X47_Y25_N54 ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[10]                                                                                            ; LABCELL_X11_Y8_N21   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[11]                                                                                            ; LABCELL_X11_Y13_N12  ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[12]                                                                                            ; LABCELL_X19_Y9_N6    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[13]                                                                                            ; LABCELL_X27_Y21_N9   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[14]                                                                                            ; LABCELL_X13_Y11_N57  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[15]                                                                                            ; MLABCELL_X28_Y8_N48  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[16]                                                                                            ; MLABCELL_X28_Y14_N57 ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[17]                                                                                            ; LABCELL_X13_Y10_N21  ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[18]                                                                                            ; LABCELL_X19_Y10_N33  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[19]                                                                                            ; LABCELL_X19_Y12_N21  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[1]                                                                                             ; LABCELL_X17_Y11_N54  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[20]                                                                                            ; LABCELL_X22_Y8_N6    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[21]                                                                                            ; LABCELL_X19_Y18_N48  ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[22]                                                                                            ; LABCELL_X16_Y18_N9   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[23]                                                                                            ; MLABCELL_X15_Y19_N6  ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[24]                                                                                            ; MLABCELL_X21_Y7_N9   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[25]                                                                                            ; LABCELL_X16_Y8_N54   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[26]                                                                                            ; MLABCELL_X28_Y21_N36 ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[27]                                                                                            ; LABCELL_X16_Y17_N39  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[28]                                                                                            ; LABCELL_X12_Y10_N9   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[29]                                                                                            ; LABCELL_X13_Y17_N57  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[2]                                                                                             ; LABCELL_X23_Y8_N54   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[30]                                                                                            ; LABCELL_X16_Y18_N30  ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[31]                                                                                            ; LABCELL_X19_Y16_N33  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[3]                                                                                             ; LABCELL_X18_Y17_N45  ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[4]                                                                                             ; LABCELL_X29_Y14_N21  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[5]                                                                                             ; LABCELL_X12_Y13_N48  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[6]                                                                                             ; LABCELL_X16_Y19_N18  ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[7]                                                                                             ; LABCELL_X17_Y17_N45  ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[8]                                                                                             ; LABCELL_X16_Y11_N33  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_gpr_ctl:arf|gpr_wr_en[9]                                                                                             ; LABCELL_X19_Y19_N33  ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_ib_ctl:instbuff|ibwrite[0]                                                                                           ; LABCELL_X43_Y27_N36  ; 189     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_ib_ctl:instbuff|ibwrite[1]                                                                                           ; LABCELL_X43_Y25_N48  ; 200     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_ib_ctl:instbuff|ibwrite[2]                                                                                           ; LABCELL_X42_Y27_N48  ; 195     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_ib_ctl:instbuff|ibwrite[3]                                                                                           ; LABCELL_X43_Y23_N48  ; 177     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc0ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                                  ; FF_X52_Y26_N26       ; 53      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_ib_ctl:instbuff|rvdffe:pc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]                                                  ; FF_X43_Y18_N26       ; 38      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|comb~10                                                                                                  ; MLABCELL_X72_Y24_N45 ; 46      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|comb~11                                                                                                  ; LABCELL_X83_Y32_N30  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|comb~12                                                                                                  ; LABCELL_X77_Y32_N48  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|comb~2                                                                                                   ; LABCELL_X73_Y16_N30  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|comb~3                                                                                                   ; LABCELL_X61_Y23_N33  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|comb~4                                                                                                   ; LABCELL_X64_Y30_N15  ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|comb~5                                                                                                   ; LABCELL_X71_Y29_N3   ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|comb~6                                                                                                   ; LABCELL_X68_Y19_N54  ; 27      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|comb~7                                                                                                   ; LABCELL_X75_Y24_N12  ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|comb~8                                                                                                   ; LABCELL_X71_Y23_N30  ; 37      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|comb~9                                                                                                   ; LABCELL_X70_Y24_N3   ; 46      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|LessThan0~25                                                                    ; MLABCELL_X82_Y25_N42 ; 50      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|LessThan1~25                                                                    ; MLABCELL_X82_Y25_N54 ; 51      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|comb~1                                                                          ; MLABCELL_X82_Y23_N54 ; 48      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|comb~3                                                                          ; MLABCELL_X82_Y23_N57 ; 49      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|wr_mitb0_wb                                                                     ; LABCELL_X66_Y25_N36  ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|wr_mitb1_wb                                                                     ; MLABCELL_X82_Y25_N45 ; 38      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|wr_mitcnt0_wb                                                                   ; MLABCELL_X84_Y25_N48 ; 49      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|wr_mitcnt1_wb                                                                   ; MLABCELL_X84_Y25_N54 ; 50      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|wr_mitctl0_wb                                                                   ; MLABCELL_X84_Y25_N21 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|dec_timer_ctl:int_timers|wr_mitctl1_wb                                                                   ; MLABCELL_X84_Y25_N0  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|enter_debug_halt_req_le~0                                                                                ; LABCELL_X64_Y24_N12  ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mcause_ns~0                                                                                              ; LABCELL_X67_Y28_N18  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mdseac_en~1                                                                                              ; MLABCELL_X25_Y27_N36 ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc3_wr_en0                                                                                            ; MLABCELL_X84_Y25_N30 ; 47      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc3_wr_en~0                                                                                           ; LABCELL_X80_Y29_N12  ; 46      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc3h_wr_en0                                                                                           ; LABCELL_X60_Y30_N45  ; 47      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc3h_wr_en~0                                                                                          ; LABCELL_X80_Y29_N15  ; 46      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc4_wr_en0                                                                                            ; MLABCELL_X84_Y25_N39 ; 44      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc4_wr_en~0                                                                                           ; LABCELL_X83_Y29_N12  ; 43      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc4h_wr_en0                                                                                           ; LABCELL_X74_Y28_N27  ; 53      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc4h_wr_en~0                                                                                          ; LABCELL_X83_Y29_N15  ; 52      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc5_wr_en0                                                                                            ; MLABCELL_X84_Y25_N36 ; 43      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc5_wr_en~0                                                                                           ; LABCELL_X81_Y27_N12  ; 42      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc5h_wr_en0                                                                                           ; MLABCELL_X84_Y25_N33 ; 43      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc5h_wr_en~0                                                                                          ; LABCELL_X81_Y27_N15  ; 42      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc6_wr_en0                                                                                            ; MLABCELL_X84_Y25_N12 ; 46      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc6_wr_en~0                                                                                           ; MLABCELL_X82_Y29_N54 ; 45      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc6h_wr_en0                                                                                           ; MLABCELL_X84_Y25_N15 ; 47      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|mhpmc6h_wr_en~0                                                                                          ; MLABCELL_X82_Y29_N57 ; 46      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:freeff|dout[2]                                                                                     ; FF_X53_Y29_N14       ; 272     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|rvdff:meicidpl_ff|dout[1]~3                                                                              ; MLABCELL_X59_Y25_N21 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|rvdffe:dcsr_ff|rvdffs:genblock.dff|rvdff:dffs|dout[8]~0                                                  ; LABCELL_X64_Y24_N33  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|take_reset                                                                                               ; LABCELL_X64_Y30_N9   ; 34      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|tlu_i0_commit_cmt                                                                                        ; LABCELL_X60_Y29_N15  ; 9       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|tlu_i0_commit_cmt~0                                                                                      ; LABCELL_X57_Y29_N42  ; 67      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_dicad0_wb                                                                                             ; MLABCELL_X72_Y23_N27 ; 33      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_dicawics_wb                                                                                           ; MLABCELL_X82_Y25_N57 ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mcgc_wb                                                                                               ; LABCELL_X66_Y25_N18  ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mcycleh_wb                                                                                            ; LABCELL_X74_Y29_N36  ; 34      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mcyclel_wb                                                                                            ; LABCELL_X60_Y30_N12  ; 47      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mdccmect_wb                                                                                           ; MLABCELL_X84_Y25_N51 ; 40      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_meicurpl_wb                                                                                           ; LABCELL_X66_Y25_N54  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_meihap_wb                                                                                             ; LABCELL_X66_Y25_N12  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_meipt_wb                                                                                              ; LABCELL_X66_Y25_N21  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_meivt_wb                                                                                              ; LABCELL_X66_Y25_N33  ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mfdc_wb                                                                                               ; LABCELL_X66_Y25_N39  ; 15      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mgpmc_wb                                                                                              ; MLABCELL_X84_Y25_N45 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mhpme3_wb                                                                                             ; MLABCELL_X84_Y25_N24 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mhpme4_wb                                                                                             ; LABCELL_X61_Y25_N39  ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mhpme5_wb                                                                                             ; LABCELL_X66_Y25_N30  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mhpme6_wb                                                                                             ; MLABCELL_X84_Y25_N6  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_miccmect_wb                                                                                           ; LABCELL_X66_Y25_N27  ; 34      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_micect_wb                                                                                             ; MLABCELL_X84_Y25_N42 ; 44      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mie_wb                                                                                                ; MLABCELL_X59_Y30_N18 ; 15      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_minstreth_wb                                                                                          ; LABCELL_X60_Y30_N15  ; 34      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_minstretl_wb                                                                                          ; LABCELL_X60_Y30_N9   ; 47      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mrac_wb                                                                                               ; LABCELL_X67_Y25_N24  ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mscratch_wb                                                                                           ; LABCELL_X68_Y28_N21  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mtdata1_t0_wb                                                                                         ; LABCELL_X57_Y25_N6   ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mtdata1_t1_wb                                                                                         ; LABCELL_X57_Y25_N42  ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mtdata1_t2_wb                                                                                         ; LABCELL_X57_Y25_N15  ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mtdata1_t3_wb                                                                                         ; LABCELL_X57_Y24_N0   ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mtdata2_t0_wb                                                                                         ; LABCELL_X57_Y25_N9   ; 47      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mtdata2_t1_wb                                                                                         ; LABCELL_X57_Y25_N45  ; 45      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mtdata2_t2_wb                                                                                         ; LABCELL_X57_Y25_N27  ; 41      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mtdata2_t3_wb                                                                                         ; LABCELL_X57_Y24_N30  ; 43      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mtsel_wb                                                                                              ; LABCELL_X57_Y23_N9   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dec:dec|dec_tlu_ctl:tlu|wr_mtvec_wb                                                                                              ; MLABCELL_X59_Y30_N3  ; 40      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_bus_clk_en                                                                                                                   ; LABCELL_X40_Y59_N48  ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|RdPtrEn~1                                                                                                      ; LABCELL_X40_Y57_N36  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|comb~1                                                                                                         ; LABCELL_X40_Y63_N54  ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|comb~2                                                                                                         ; LABCELL_X42_Y63_N48  ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|comb~3                                                                                                         ; LABCELL_X42_Y63_N6   ; 72      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|dma_dccm_req                                                                                                   ; LABCELL_X42_Y34_N27  ; 101     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|dma_mem_req~1                                                                                                  ; LABCELL_X43_Y44_N30  ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_cmd_en[0]~1                                                                                               ; LABCELL_X37_Y63_N54  ; 74      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_cmd_en[1]~2                                                                                               ; LABCELL_X37_Y63_N57  ; 74      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_cmd_en[2]~3                                                                                               ; LABCELL_X37_Y63_N21  ; 74      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_cmd_en[3]~4                                                                                               ; MLABCELL_X39_Y62_N54 ; 74      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_data_en[0]                                                                                                ; MLABCELL_X34_Y61_N33 ; 65      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_data_en[1]                                                                                                ; MLABCELL_X34_Y61_N24 ; 65      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_data_en[2]                                                                                                ; MLABCELL_X39_Y59_N12 ; 65      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_data_en[3]                                                                                                ; MLABCELL_X34_Y61_N57 ; 65      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_data_in~14                                                                                                ; LABCELL_X37_Y59_N30  ; 64      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_data_in~19                                                                                                ; LABCELL_X36_Y57_N3   ; 64      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_data_in~2                                                                                                 ; LABCELL_X35_Y60_N51  ; 64      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|fifo_data_in~9                                                                                                 ; LABCELL_X35_Y60_N0   ; 64      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; dma_ctrl:dma_ctrl|rvdffs_fpga:mstr_prtyff|comb~0                                                                                 ; LABCELL_X42_Y63_N39  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dmi_reg_en                                                                                                                       ; MLABCELL_X15_Y67_N48 ; 41      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|comb~2                                                                                                                   ; LABCELL_X57_Y21_N57  ; 41      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_alu_ctl:i0_alu_e1|any_jal                                                                                            ; LABCELL_X53_Y34_N30  ; 127     ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_alu_ctl:i0_alu_e1|comb~1                                                                                             ; LABCELL_X43_Y35_N42  ; 75      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_alu_ctl:i0_alu_e4|comb~0                                                                                             ; MLABCELL_X47_Y45_N12 ; 111     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_alu_ctl:i1_alu_e1|any_jal                                                                                            ; LABCELL_X43_Y41_N57  ; 64      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_alu_ctl:i1_alu_e1|comb~1                                                                                             ; LABCELL_X35_Y41_N21  ; 93      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_alu_ctl:i1_alu_e4|comb~0                                                                                             ; MLABCELL_X39_Y48_N42 ; 109     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_div_ctl:div_e1|aff_enable                                                                                            ; MLABCELL_X34_Y28_N48 ; 41      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_div_ctl:div_e1|count_in~1                                                                                            ; LABCELL_X40_Y31_N45  ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_div_ctl:div_e1|finish~3                                                                                              ; LABCELL_X55_Y29_N45  ; 148     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_div_ctl:div_e1|qff_enable                                                                                            ; LABCELL_X29_Y31_N54  ; 51      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_div_ctl:div_e1|rvdff:e1val_ff|dout[0]                                                                                ; FF_X40_Y31_N56       ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_div_ctl:div_e1|rvdff:runff|dout[0]                                                                                   ; FF_X40_Y31_N20       ; 116     ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_flush_final~0                                                                                                        ; LABCELL_X51_Y16_N24  ; 142     ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_mul_ctl:mul_e1|mul_c1_e1_clken~0                                                                                     ; LABCELL_X36_Y31_N30  ; 69      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_mul_ctl:mul_e1|mul_c1_e2_clken~0                                                                                     ; LABCELL_X42_Y52_N57  ; 67      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_mul_ctl:mul_e1|mul_c1_e3_clken~0                                                                                     ; LABCELL_X42_Y52_N3   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:ld_rs1_byp_e1_ff|rvdffs:dffs|rvdff:dffs|dout[0]                                            ; FF_X27_Y37_N32       ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; exu:exu|exu_mul_ctl:mul_e1|rvdff_fpga:ld_rs2_byp_e1_ff|rvdffs:dffs|rvdff:dffs|dout[0]                                            ; FF_X36_Y31_N44       ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; exu:exu|rvdffe:csr_rs1_ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~0                                                               ; LABCELL_X43_Y34_N54  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; exu:exu|rvdffe:predict_mp_ff|rvdffs:genblock.dff|rvdff:dffs|dout[12]~3                                                           ; LABCELL_X57_Y21_N48  ; 41      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_aln_ctl:aln|f0_shift_wr_en                                                                                           ; LABCELL_X55_Y12_N54  ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_aln_ctl:aln|f1_shift_wr_en                                                                                           ; LABCELL_X56_Y6_N21   ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_aln_ctl:aln|f2_wr_en~0                                                                                               ; LABCELL_X56_Y10_N48  ; 38      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_aln_ctl:aln|illegal_inst_en                                                                                          ; LABCELL_X53_Y14_N36  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_aln_ctl:aln|qwen[0]~1                                                                                                ; LABCELL_X53_Y16_N51  ; 245     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_aln_ctl:aln|qwen[1]~0                                                                                                ; LABCELL_X53_Y16_N9   ; 245     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_aln_ctl:aln|qwen[2]                                                                                                  ; LABCELL_X67_Y16_N27  ; 245     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_aln_ctl:aln|rvdff:q0offsetff|dout[0]~0                                                                               ; LABCELL_X48_Y9_N33   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_aln_ctl:aln|rvdff:q1offsetff|dout[1]~0                                                                               ; MLABCELL_X47_Y6_N39  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_aln_ctl:aln|rvdff:q2offsetff|dout[0]~0                                                                               ; LABCELL_X48_Y9_N9    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_aln_ctl:aln|wrptr_in[0]~1                                                                                            ; LABCELL_X62_Y3_N15   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][0]                                                                                      ; LABCELL_X74_Y12_N12  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][10]                                                                                     ; LABCELL_X75_Y12_N24  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][11]                                                                                     ; LABCELL_X75_Y12_N54  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][12]                                                                                     ; LABCELL_X83_Y10_N36  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][13]                                                                                     ; LABCELL_X74_Y11_N42  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][14]                                                                                     ; LABCELL_X80_Y13_N45  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][15]                                                                                     ; LABCELL_X85_Y12_N21  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][1]                                                                                      ; LABCELL_X83_Y10_N45  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][2]                                                                                      ; LABCELL_X79_Y12_N18  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][3]                                                                                      ; LABCELL_X85_Y12_N9   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][4]                                                                                      ; LABCELL_X73_Y14_N33  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][5]                                                                                      ; LABCELL_X73_Y14_N39  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][6]                                                                                      ; MLABCELL_X84_Y12_N54 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][7]                                                                                      ; LABCELL_X73_Y14_N21  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][8]                                                                                      ; LABCELL_X81_Y10_N27  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[0][0][9]                                                                                      ; LABCELL_X80_Y10_N15  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][0]                                                                                      ; MLABCELL_X84_Y11_N57 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][10]                                                                                     ; LABCELL_X81_Y13_N21  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][11]                                                                                     ; MLABCELL_X78_Y13_N6  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][12]                                                                                     ; MLABCELL_X84_Y13_N24 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][13]                                                                                     ; LABCELL_X70_Y14_N57  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][14]                                                                                     ; LABCELL_X81_Y13_N12  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][15]                                                                                     ; MLABCELL_X84_Y13_N3  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][1]                                                                                      ; LABCELL_X81_Y13_N36  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][2]                                                                                      ; MLABCELL_X84_Y13_N42 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][3]                                                                                      ; LABCELL_X79_Y12_N54  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][4]                                                                                      ; LABCELL_X77_Y13_N18  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][5]                                                                                      ; LABCELL_X70_Y14_N39  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][6]                                                                                      ; LABCELL_X83_Y13_N21  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][7]                                                                                      ; MLABCELL_X78_Y13_N45 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][8]                                                                                      ; MLABCELL_X82_Y13_N6  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[1][0][9]                                                                                      ; LABCELL_X70_Y14_N51  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][0]                                                                                      ; MLABCELL_X82_Y10_N36 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][10]                                                                                     ; LABCELL_X81_Y10_N12  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][11]                                                                                     ; LABCELL_X80_Y14_N27  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][12]                                                                                     ; LABCELL_X83_Y10_N27  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][13]                                                                                     ; LABCELL_X79_Y14_N39  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][14]                                                                                     ; LABCELL_X83_Y10_N3   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][15]                                                                                     ; LABCELL_X79_Y10_N27  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][1]                                                                                      ; MLABCELL_X78_Y10_N15 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][2]                                                                                      ; MLABCELL_X78_Y10_N21 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][3]                                                                                      ; MLABCELL_X78_Y10_N57 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][4]                                                                                      ; MLABCELL_X82_Y13_N54 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][5]                                                                                      ; LABCELL_X79_Y10_N6   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][6]                                                                                      ; LABCELL_X79_Y10_N51  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][7]                                                                                      ; LABCELL_X80_Y10_N54  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][8]                                                                                      ; LABCELL_X81_Y10_N36  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[2][0][9]                                                                                      ; LABCELL_X85_Y13_N15  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][0]                                                                                      ; LABCELL_X71_Y14_N51  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][10]                                                                                     ; LABCELL_X81_Y11_N18  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][11]                                                                                     ; LABCELL_X81_Y12_N57  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][12]                                                                                     ; LABCELL_X71_Y14_N27  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][13]                                                                                     ; LABCELL_X70_Y12_N39  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][14]                                                                                     ; LABCELL_X81_Y11_N54  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][15]                                                                                     ; MLABCELL_X82_Y12_N54 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][1]                                                                                      ; MLABCELL_X82_Y12_N3  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][2]                                                                                      ; LABCELL_X81_Y14_N21  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][3]                                                                                      ; MLABCELL_X82_Y12_N15 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][4]                                                                                      ; LABCELL_X71_Y10_N33  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][5]                                                                                      ; MLABCELL_X78_Y13_N21 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][6]                                                                                      ; LABCELL_X81_Y11_N12  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][7]                                                                                      ; LABCELL_X81_Y12_N45  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][8]                                                                                      ; LABCELL_X71_Y14_N9   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[3][0][9]                                                                                      ; LABCELL_X70_Y12_N18  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][0]                                                                                      ; LABCELL_X80_Y13_N54  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][10]                                                                                     ; LABCELL_X74_Y14_N45  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][11]                                                                                     ; LABCELL_X80_Y14_N18  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][12]                                                                                     ; LABCELL_X80_Y13_N12  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][13]                                                                                     ; LABCELL_X75_Y13_N21  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][14]                                                                                     ; LABCELL_X79_Y13_N24  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][15]                                                                                     ; LABCELL_X85_Y10_N54  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][1]                                                                                      ; MLABCELL_X78_Y10_N48 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][2]                                                                                      ; LABCELL_X85_Y11_N48  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][3]                                                                                      ; LABCELL_X85_Y13_N27  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][4]                                                                                      ; LABCELL_X74_Y13_N33  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][5]                                                                                      ; LABCELL_X74_Y13_N27  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][6]                                                                                      ; LABCELL_X74_Y13_N21  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][7]                                                                                      ; LABCELL_X85_Y11_N15  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][8]                                                                                      ; LABCELL_X74_Y14_N27  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[4][0][9]                                                                                      ; LABCELL_X74_Y14_N0   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][0]                                                                                      ; LABCELL_X83_Y11_N51  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][10]                                                                                     ; LABCELL_X79_Y11_N36  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][11]                                                                                     ; MLABCELL_X78_Y11_N57 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][12]                                                                                     ; MLABCELL_X78_Y11_N24 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][13]                                                                                     ; LABCELL_X79_Y11_N21  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][14]                                                                                     ; LABCELL_X79_Y11_N6   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][15]                                                                                     ; MLABCELL_X78_Y11_N21 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][1]                                                                                      ; MLABCELL_X72_Y13_N51 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][2]                                                                                      ; LABCELL_X83_Y11_N3   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][3]                                                                                      ; MLABCELL_X84_Y11_N3  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][4]                                                                                      ; LABCELL_X83_Y11_N9   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][5]                                                                                      ; MLABCELL_X72_Y13_N27 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][6]                                                                                      ; LABCELL_X83_Y13_N42  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][7]                                                                                      ; MLABCELL_X84_Y11_N45 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][8]                                                                                      ; LABCELL_X83_Y13_N33  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[5][0][9]                                                                                      ; MLABCELL_X72_Y13_N57 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][0]                                                                                      ; MLABCELL_X84_Y12_N48 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][10]                                                                                     ; MLABCELL_X72_Y12_N39 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][11]                                                                                     ; LABCELL_X80_Y14_N39  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][12]                                                                                     ; MLABCELL_X72_Y14_N21 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][13]                                                                                     ; LABCELL_X79_Y14_N18  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][14]                                                                                     ; MLABCELL_X72_Y14_N9  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][15]                                                                                     ; MLABCELL_X72_Y14_N45 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][1]                                                                                      ; MLABCELL_X82_Y10_N54 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][2]                                                                                      ; MLABCELL_X84_Y12_N12 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][3]                                                                                      ; LABCELL_X85_Y12_N51  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][4]                                                                                      ; MLABCELL_X82_Y10_N39 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][5]                                                                                      ; LABCELL_X79_Y13_N3   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][6]                                                                                      ; MLABCELL_X84_Y12_N15 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][7]                                                                                      ; LABCELL_X85_Y11_N21  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][8]                                                                                      ; MLABCELL_X72_Y12_N21 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[6][0][9]                                                                                      ; LABCELL_X75_Y12_N27  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][0]                                                                                      ; LABCELL_X77_Y12_N27  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][10]                                                                                     ; LABCELL_X80_Y12_N0   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][11]                                                                                     ; LABCELL_X73_Y10_N57  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][12]                                                                                     ; LABCELL_X77_Y12_N21  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][13]                                                                                     ; LABCELL_X79_Y12_N48  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][14]                                                                                     ; LABCELL_X80_Y12_N3   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][15]                                                                                     ; LABCELL_X83_Y12_N36  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][1]                                                                                      ; LABCELL_X79_Y12_N51  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][2]                                                                                      ; LABCELL_X83_Y12_N9   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][3]                                                                                      ; MLABCELL_X78_Y12_N39 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][4]                                                                                      ; LABCELL_X77_Y12_N15  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][5]                                                                                      ; LABCELL_X79_Y13_N57  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][6]                                                                                      ; LABCELL_X80_Y12_N6   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][7]                                                                                      ; LABCELL_X81_Y12_N21  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][8]                                                                                      ; LABCELL_X83_Y12_N51  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|bht_bank_sel[7][0][9]                                                                                      ; LABCELL_X81_Y12_N51  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~0                                                                                                     ; LABCELL_X63_Y14_N51  ; 28      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~1                                                                                                     ; LABCELL_X67_Y6_N54   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~10                                                                                                    ; LABCELL_X67_Y6_N57   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~11                                                                                                    ; LABCELL_X67_Y6_N6    ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~12                                                                                                    ; LABCELL_X67_Y6_N36   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~13                                                                                                    ; LABCELL_X71_Y6_N42   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~14                                                                                                    ; LABCELL_X71_Y6_N51   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~15                                                                                                    ; LABCELL_X71_Y6_N15   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~16                                                                                                    ; LABCELL_X71_Y6_N12   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~17                                                                                                    ; LABCELL_X70_Y6_N39   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~18                                                                                                    ; LABCELL_X70_Y6_N36   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~19                                                                                                    ; LABCELL_X70_Y6_N30   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~2                                                                                                     ; LABCELL_X71_Y6_N48   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~20                                                                                                    ; LABCELL_X70_Y6_N33   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~21                                                                                                    ; LABCELL_X68_Y6_N21   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~22                                                                                                    ; LABCELL_X66_Y7_N12   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~23                                                                                                    ; LABCELL_X66_Y7_N51   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~24                                                                                                    ; LABCELL_X68_Y6_N9    ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~25                                                                                                    ; LABCELL_X70_Y6_N0    ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~26                                                                                                    ; LABCELL_X70_Y6_N12   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~27                                                                                                    ; LABCELL_X70_Y6_N15   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~28                                                                                                    ; LABCELL_X70_Y6_N18   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~29                                                                                                    ; LABCELL_X71_Y6_N57   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~3                                                                                                     ; LABCELL_X68_Y6_N54   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~30                                                                                                    ; LABCELL_X66_Y8_N21   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~31                                                                                                    ; LABCELL_X66_Y8_N51   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~32                                                                                                    ; LABCELL_X71_Y6_N24   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~33                                                                                                    ; MLABCELL_X65_Y4_N36  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~4                                                                                                     ; LABCELL_X71_Y6_N21   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~5                                                                                                     ; LABCELL_X70_Y6_N9    ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~6                                                                                                     ; LABCELL_X70_Y6_N42   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~7                                                                                                     ; LABCELL_X70_Y6_N6    ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~8                                                                                                     ; LABCELL_X67_Y6_N21   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|comb~9                                                                                                     ; LABCELL_X67_Y6_N51   ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|rs_pop~0                                                                                                   ; LABCELL_X61_Y14_N39  ; 128     ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|rs_push~0                                                                                                  ; LABCELL_X56_Y14_N27  ; 124     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_bp_ctl:bp|rsenable~0                                                                                                 ; LABCELL_X56_Y14_N33  ; 109     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_ifc_ctl:ifc|fetch_bf_en                                                                                              ; LABCELL_X61_Y16_N6   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_ifc_ctl:ifc|ifc_fetch_req_f1                                                                                         ; MLABCELL_X65_Y13_N15 ; 247     ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_ifc_ctl:ifc|missff_en                                                                                                ; LABCELL_X63_Y15_N57  ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|byp_data_first_c1_clken                                                                              ; LABCELL_X77_Y16_N45  ; 67      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|byp_data_second_c1_clken~0                                                                           ; LABCELL_X77_Y16_N39  ; 68      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|comb~128                                                                                             ; MLABCELL_X72_Y15_N24 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|fetch_f1_f2_c1_clken                                                                                 ; LABCELL_X63_Y14_N36  ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|iccm_dma_ecc_error_in~0                                                                              ; LABCELL_X66_Y18_N18  ; 33      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|iccm_ecc_write_status                                                                                ; LABCELL_X66_Y17_N12  ; 56      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|ifu_byp_data_error_first_half_in~0                                                                   ; LABCELL_X77_Y16_N57  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|ifu_byp_data_error_second_half_in~0                                                                  ; LABCELL_X77_Y16_N12  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|ifu_ic_rw_int_addr_w_debug~0                                                                         ; MLABCELL_X72_Y16_N27 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|perr_sb_write_status~0                                                                               ; LABCELL_X67_Y16_N54  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff:ifu_debug_rd_en_ff|dout[0]                                                                     ; FF_X72_Y16_N59       ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:mb_tagv_ff|rvdffs:dffs|rvdff:dffs|dout[0]~0                                               ; LABCELL_X77_Y11_N3   ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffe:imb_f2_ff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~1                                           ; LABCELL_X73_Y13_N36  ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status|comb~1                                 ; MLABCELL_X84_Y6_N33  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status|comb~1                                 ; MLABCELL_X84_Y6_N45  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status|comb~1                                 ; LABCELL_X83_Y6_N42   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status|comb~1                                 ; LABCELL_X81_Y7_N45   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status|comb~1                                 ; LABCELL_X83_Y6_N48   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[5].ic_way_status|comb~1                                 ; LABCELL_X81_Y6_N15   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status|comb~1                                 ; LABCELL_X80_Y7_N15   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[0].WAY_STATUS[7].ic_way_status|comb~1                                 ; LABCELL_X83_Y7_N18   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status|comb~0                                 ; LABCELL_X81_Y6_N36   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N33   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status|comb~0                                 ; LABCELL_X81_Y6_N0    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status|comb~0                                 ; LABCELL_X79_Y7_N18   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N0    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[5].ic_way_status|comb~0                                 ; LABCELL_X81_Y7_N42   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[6].ic_way_status|comb~0                                 ; LABCELL_X80_Y7_N21   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[1].WAY_STATUS[7].ic_way_status|comb~0                                 ; LABCELL_X81_Y7_N27   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status|comb~0                                 ; LABCELL_X83_Y5_N30   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status|comb~0                                 ; LABCELL_X80_Y7_N57   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status|comb~0                                 ; LABCELL_X81_Y6_N54   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status|comb~0                                 ; LABCELL_X81_Y6_N57   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N12   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[5].ic_way_status|comb~0                                 ; MLABCELL_X84_Y8_N12  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[6].ic_way_status|comb~0                                 ; LABCELL_X80_Y7_N0    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[2].WAY_STATUS[7].ic_way_status|comb~0                                 ; LABCELL_X81_Y7_N21   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status|comb~0                                 ; LABCELL_X83_Y5_N33   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N54   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N51   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status|comb~0                                 ; MLABCELL_X84_Y7_N6   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N9    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[5].ic_way_status|comb~0                                 ; MLABCELL_X84_Y8_N45  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[6].ic_way_status|comb~0                                 ; LABCELL_X80_Y7_N18   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[3].WAY_STATUS[7].ic_way_status|comb~0                                 ; LABCELL_X81_Y7_N57   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status|comb~0                                 ; LABCELL_X83_Y5_N48   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status|comb~0                                 ; LABCELL_X80_Y7_N27   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N27   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status|comb~0                                 ; LABCELL_X81_Y6_N24   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N3    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[5].ic_way_status|comb~0                                 ; MLABCELL_X84_Y6_N0   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[6].ic_way_status|comb~0                                 ; LABCELL_X80_Y7_N33   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[4].WAY_STATUS[7].ic_way_status|comb~0                                 ; MLABCELL_X84_Y7_N36  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status|comb~0                                 ; LABCELL_X83_Y5_N3    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N57   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N21   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status|comb~0                                 ; MLABCELL_X84_Y7_N54  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status|comb~0                                 ; LABCELL_X83_Y5_N21   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[5].ic_way_status|comb~0                                 ; MLABCELL_X84_Y6_N15  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[6].ic_way_status|comb~0                                 ; LABCELL_X79_Y7_N48   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[5].WAY_STATUS[7].ic_way_status|comb~0                                 ; MLABCELL_X84_Y7_N57  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status|comb~0                                 ; LABCELL_X83_Y5_N18   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N39   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N24   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status|comb~0                                 ; LABCELL_X81_Y6_N18   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N18   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[5].ic_way_status|comb~0                                 ; LABCELL_X81_Y6_N21   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status|comb~0                                 ; LABCELL_X80_Y7_N12   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status|comb~0                                 ; LABCELL_X81_Y7_N6    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status|comb~0                                 ; LABCELL_X83_Y5_N51   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status|comb~0                                 ; LABCELL_X83_Y7_N33   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N36   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status|comb~0                                 ; LABCELL_X79_Y7_N6    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status|comb~0                                 ; LABCELL_X83_Y6_N6    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[5].ic_way_status|comb~0                                 ; MLABCELL_X84_Y8_N27  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status|comb~0                                 ; LABCELL_X79_Y7_N27   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:CLK_GRP_WAY_STATUS[7].WAY_STATUS[7].ic_way_status|comb~0                                 ; LABCELL_X83_Y7_N54   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs_fpga:axi_rd_addr_ff|rvdffs:dffs|rvdff:dffs|dout[1]~0                                          ; LABCELL_X73_Y15_N42  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ifu_bus_clk_en                                                                                                                   ; LABCELL_X85_Y14_N39  ; 76      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Equal587~0                                                               ; LABCELL_X16_Y29_N9   ; 52      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Equal587~1                                                               ; LABCELL_X17_Y29_N36  ; 53      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Equal587~2                                                               ; LABCELL_X17_Y29_N54  ; 51      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Equal587~3                                                               ; LABCELL_X16_Y29_N57  ; 52      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Equal587~4                                                               ; LABCELL_X17_Y29_N21  ; 51      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Equal587~5                                                               ; LABCELL_X16_Y29_N18  ; 52      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Equal587~6                                                               ; LABCELL_X16_Y29_N36  ; 52      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Equal587~7                                                               ; LABCELL_X16_Y29_N15  ; 51      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|FreezePtrEn                                                              ; MLABCELL_X21_Y33_N45 ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Mux273~0                                                                 ; LABCELL_X1_Y36_N42   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Mux312~0                                                                 ; LABCELL_X18_Y29_N0   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Mux351~0                                                                 ; LABCELL_X7_Y41_N0    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Mux390~0                                                                 ; MLABCELL_X3_Y34_N39  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Mux429~0                                                                 ; LABCELL_X1_Y33_N36   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Mux468~0                                                                 ; LABCELL_X10_Y29_N45  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Mux507~0                                                                 ; MLABCELL_X15_Y27_N30 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|Mux546~1                                                                 ; MLABCELL_X15_Y27_N48 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|buf_wr_en[0]~3                                                           ; LABCELL_X19_Y26_N18  ; 68      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|buf_wr_en[1]~4                                                           ; LABCELL_X18_Y29_N48  ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|buf_wr_en[2]~2                                                           ; LABCELL_X16_Y27_N24  ; 62      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|buf_wr_en[3]~6                                                           ; LABCELL_X17_Y27_N30  ; 61      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|buf_wr_en[4]~7                                                           ; LABCELL_X17_Y26_N30  ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|buf_wr_en[5]~5                                                           ; LABCELL_X17_Y27_N6   ; 62      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|buf_wr_en[6]~1                                                           ; MLABCELL_X15_Y27_N21 ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|buf_wr_en[7]~0                                                           ; MLABCELL_X15_Y27_N42 ; 71      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|comb~3                                                                   ; LABCELL_X10_Y21_N33  ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|ibuf_buf_byp~2                                                           ; LABCELL_X13_Y29_N33  ; 76      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|ibuf_data_in~2                                                           ; LABCELL_X16_Y37_N18  ; 9       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|ibuf_data_in~3                                                           ; LABCELL_X7_Y33_N51   ; 13      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|ibuf_wr_en                                                               ; LABCELL_X23_Y25_N9   ; 80      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|obuf_wr_en~5                                                             ; LABCELL_X10_Y28_N24  ; 121     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[0].buf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~1 ; LABCELL_X2_Y37_N39   ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[1].buf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~1  ; LABCELL_X10_Y29_N39  ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[2].buf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~1  ; LABCELL_X7_Y41_N30   ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[3].buf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~1 ; LABCELL_X2_Y41_N39   ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[4].buf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[14]~1 ; LABCELL_X18_Y34_N51  ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[5].buf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[2]~1  ; LABCELL_X23_Y35_N15  ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[6].buf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[3]~1  ; LABCELL_X16_Y34_N21  ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:TMP_NAME9[7].buf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[19]~1 ; LABCELL_X10_Y23_N18  ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~8              ; MLABCELL_X15_Y37_N42 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~0             ; LABCELL_X7_Y47_N48   ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~1             ; LABCELL_X7_Y47_N3    ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~7              ; MLABCELL_X15_Y37_N51 ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[22]~3             ; MLABCELL_X6_Y41_N6   ; 11      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~4             ; MLABCELL_X6_Y41_N3   ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:ibuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~2             ; LABCELL_X9_Y47_N21   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~3             ; MLABCELL_X6_Y35_N24  ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~2              ; MLABCELL_X6_Y34_N51  ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~4             ; LABCELL_X9_Y32_N9    ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[30]~5             ; MLABCELL_X8_Y32_N57  ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[32]~6             ; MLABCELL_X6_Y34_N48  ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[41]~7             ; MLABCELL_X6_Y32_N57  ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[55]~8             ; LABCELL_X9_Y32_N30   ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffe:obuf_dataff|rvdffs:genblock.dff|rvdff:dffs|dout[63]~9             ; MLABCELL_X8_Y32_N51  ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_bus_buffer:bus_buffer|rvdffs:ibuf_tagff|rvdff:dffs|dout[0]~0                                   ; LABCELL_X23_Y25_N12  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|lsu_freeze_dc3                                                                                     ; MLABCELL_X47_Y32_N30 ; 300     ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_bus_intf:bus_intf|rvdff:ldst_dual_dc5ff|dout[0]                                                                      ; FF_X21_Y33_N26       ; 108     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_clkdomain:clkdomain|lsu_dccm_c1_dc3_clken~0                                                                          ; MLABCELL_X25_Y41_N12 ; 78      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_clkdomain:clkdomain|lsu_freeze_c1_dc1_clken                                                                          ; LABCELL_X29_Y34_N36  ; 66      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_clkdomain:clkdomain|lsu_freeze_c1_dc2_clken~0                                                                        ; LABCELL_X24_Y39_N30  ; 107     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_clkdomain:clkdomain|lsu_freeze_c1_dc3_clken~0                                                                        ; MLABCELL_X25_Y41_N36 ; 186     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_clkdomain:clkdomain|lsu_freeze_c2_dc1_clken~0                                                                        ; LABCELL_X42_Y32_N3   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_clkdomain:clkdomain|lsu_freeze_c2_dc2_clken~0                                                                        ; LABCELL_X24_Y39_N3   ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_clkdomain:clkdomain|lsu_freeze_c2_dc3_clken~0                                                                        ; LABCELL_X18_Y44_N36  ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_clkdomain:clkdomain|lsu_freeze_c2_dc4_clken~0                                                                        ; MLABCELL_X28_Y55_N24 ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_clkdomain:clkdomain|lsu_pic_c1_dc3_clken~0                                                                           ; MLABCELL_X25_Y41_N30 ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_clkdomain:clkdomain|lsu_store_c1_dc1_clken~1                                                                         ; LABCELL_X37_Y33_N18  ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_clkdomain:clkdomain|lsu_store_c1_dc2_clken~0                                                                         ; LABCELL_X27_Y40_N12  ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_dccm_ctl:dccm_ctl|lsu_stbuf_commit_any~1                                                                             ; LABCELL_X22_Y39_N18  ; 17      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|comb~0                                                                                           ; LABCELL_X27_Y42_N48  ; 70      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:lsu_pkt_dc2ff|rvdffs:genblock.dff|rvdff:dffs|dout[6]                                      ; FF_X39_Y43_N32       ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_lsc_ctl:lsu_lsc_ctl|rvdffe:sddc1ff|rvdffs:genblock.dff|rvdff:dffs|dout[51]~0                                         ; LABCELL_X42_Y35_N54  ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|Equal5~1                                                                                                 ; LABCELL_X18_Y51_N12  ; 63      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|Equal5~3                                                                                                 ; LABCELL_X17_Y56_N39  ; 59      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|Equal5~4                                                                                                 ; LABCELL_X18_Y51_N15  ; 63      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|Equal5~5                                                                                                 ; LABCELL_X17_Y56_N9   ; 60      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|Equal5~6                                                                                                 ; LABCELL_X18_Y51_N30  ; 63      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|Equal5~7                                                                                                 ; LABCELL_X18_Y51_N21  ; 64      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|Equal5~8                                                                                                 ; LABCELL_X17_Y56_N48  ; 60      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|Equal5~9                                                                                                 ; MLABCELL_X15_Y50_N39 ; 59      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|ldst_stbuf_reqvld_dc3~1                                                                                  ; LABCELL_X23_Y40_N6   ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_hi_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[10]~75                                 ; LABCELL_X17_Y57_N18  ; 10      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_hi_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[1]~37                                  ; LABCELL_X13_Y50_N36  ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_hi_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[21]~113                                ; LABCELL_X10_Y51_N30  ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_hi_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[28]~151                                ; MLABCELL_X25_Y58_N54 ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[0]~153                                 ; LABCELL_X17_Y52_N57  ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[15]~115                                ; LABCELL_X19_Y54_N30  ; 10      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[23]~39                                 ; LABCELL_X17_Y48_N42  ; 11      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|rvdffe:stbuf_fwddata_lo_dc3ff|rvdffs:genblock.dff|rvdff:dffs|dout[31]~77                                 ; LABCELL_X22_Y56_N21  ; 9       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|stbuf_wr_en[0]~5                                                                                         ; LABCELL_X22_Y49_N33  ; 69      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|stbuf_wr_en[1]~7                                                                                         ; LABCELL_X22_Y49_N42  ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|stbuf_wr_en[2]~4                                                                                         ; LABCELL_X22_Y49_N3   ; 67      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|stbuf_wr_en[3]~6                                                                                         ; LABCELL_X22_Y49_N12  ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|stbuf_wr_en[4]~0                                                                                         ; LABCELL_X22_Y49_N6   ; 67      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|stbuf_wr_en[5]~1                                                                                         ; LABCELL_X22_Y49_N36  ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|stbuf_wr_en[6]~2                                                                                         ; LABCELL_X22_Y49_N57  ; 67      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu:lsu|lsu_stbuf:stbuf|stbuf_wr_en[7]~3                                                                                         ; LABCELL_X23_Y40_N9   ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; lsu_bus_clk_en                                                                                                                   ; LABCELL_X45_Y17_N9   ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|config_reg_we                                                                                             ; LABCELL_X12_Y48_N36  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|gw_config_reg_we[1]                                                                                       ; MLABCELL_X6_Y52_N9   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|gw_config_reg_we[2]                                                                                       ; LABCELL_X7_Y51_N0    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|gw_config_reg_we[3]                                                                                       ; LABCELL_X7_Y51_N57   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|gw_config_reg_we[4]                                                                                       ; MLABCELL_X6_Y52_N48  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|gw_config_reg_we[5]                                                                                       ; MLABCELL_X6_Y52_N42  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|gw_config_reg_we[6]                                                                                       ; MLABCELL_X6_Y52_N30  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|gw_config_reg_we[7]                                                                                       ; MLABCELL_X6_Y52_N54  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|gw_config_reg_we[8]                                                                                       ; MLABCELL_X6_Y52_N0   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|intpriority_reg_we[1]                                                                                     ; MLABCELL_X6_Y52_N15  ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|intpriority_reg_we[2]                                                                                     ; LABCELL_X7_Y51_N3    ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|intpriority_reg_we[3]                                                                                     ; LABCELL_X7_Y51_N21   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|intpriority_reg_we[4]                                                                                     ; MLABCELL_X6_Y52_N3   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|intpriority_reg_we[5]                                                                                     ; MLABCELL_X6_Y52_N33  ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|intpriority_reg_we[6]                                                                                     ; MLABCELL_X6_Y52_N57  ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|intpriority_reg_we[7]                                                                                     ; MLABCELL_X6_Y52_N21  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; pic_ctrl:pic_ctrl_inst|intpriority_reg_we[8]                                                                                     ; MLABCELL_X6_Y52_N45  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                       ;
+--------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name         ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------+--------------------+---------+----------------------+------------------+---------------------------+
; clk          ; PIN_AF14           ; 15208   ; Global Clock         ; GCLK5            ; --                        ;
; core_rst_l~0 ; LABCELL_X1_Y36_N36 ; 14949   ; Global Clock         ; GCLK2            ; --                        ;
+--------------+--------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 3           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                 ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; exu:exu|exu_mul_ctl:mul_e1|Mult0~192 ; Two Independent 18x18 ; DSP_X32_Y47_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~533 ; Sum of two 18x18      ; DSP_X32_Y45_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; exu:exu|exu_mul_ctl:mul_e1|Mult0~874 ; Two Independent 18x18 ; DSP_X32_Y43_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 80,597 / 289,320 ( 28 % ) ;
; C12 interconnects                           ; 4,139 / 13,420 ( 31 % )   ;
; C2 interconnects                            ; 32,151 / 119,108 ( 27 % ) ;
; C4 interconnects                            ; 19,455 / 56,300 ( 35 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 4,755 / 289,320 ( 2 % )   ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 15,978 / 84,580 ( 19 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 3,692 / 12,676 ( 29 % )   ;
; R14/C12 interconnect drivers                ; 7,212 / 20,720 ( 35 % )   ;
; R3 interconnects                            ; 36,622 / 130,992 ( 28 % ) ;
; R6 interconnects                            ; 60,889 / 266,960 ( 23 % ) ;
; Spine clocks                                ; 24 / 360 ( 7 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                                               ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                                    ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                                       ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                                    ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                                        ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                                    ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                                    ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                                       ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                                    ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                                    ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                                    ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                                         ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                                               ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                                      ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                                    ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                                         ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                                      ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                                               ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                                         ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.                  ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                                           ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                                           ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                                           ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Outputs with single-ended I/O Standard or Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 1         ; 0            ; 1         ; 0            ; 0            ; 1         ; 1         ; 0            ; 1         ; 1         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 1            ; 0         ; 1            ; 1            ; 0         ; 0         ; 1            ; 0         ; 0         ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ; 1            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 482.7             ;
; clk             ; clk,I/O              ; 12.0              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; Source Register                                                                              ; Destination Register                                                             ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; ifu:ifu|ifu_bp_ctl:bp|rvdff:fetchghr|dout[3]                                                 ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.801             ;
; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdff_fpga:unc_miss_ff|rvdffs:dffs|rvdff:dffs|dout[0]            ; ifu:ifu|ifu_mem_ctl:mem_ctl|rvdffs:miss_state_ff|rvdff:dffs|dout[1]              ; 0.739             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[20] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[18] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[20] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[18] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[20] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[18] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[3]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[24] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[23] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[21] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[22] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[17] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[20] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[18] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[3]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[24] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[23] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[21] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[22] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[17] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[20] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[18] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[3]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[24] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[23] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[21] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[22] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[17] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[5]             ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[15]            ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[3]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[24] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[23] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[21] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[22] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[9]             ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[13]            ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[1]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[1]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[11]            ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[1]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[3]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[24] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank1_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[1]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[2]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:fetchghr|dout[4]                                                 ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[3]             ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[1]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[3]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[24] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[23] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[21] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[22] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[17] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:coll_ff|dout[12]                                                 ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[0]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank3_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[2]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[7]             ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[1]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[3]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[24] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[23] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[21] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[22] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[17] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:coll_ff|dout[11]                                                 ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[0]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[20] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[18] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[19] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank2_way1_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[2]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[4]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[3]  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:coll_ff|dout[0]                                                  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:coll_ff|dout[1]                                                  ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:rdtagf|dout[7]                                                   ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:rdtagf|dout[8]                                                   ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[24] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[25] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:rdtagf|dout[6]                                                   ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:rdtagf|dout[4]                                                   ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdff:rdtagf|dout[5]                                                   ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[23] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
; ifu:ifu|ifu_bp_ctl:bp|rvdffe:btb_bank0_way0_data_out|rvdffs:genblock.dff|rvdff:dffs|dout[21] ; ifu:ifu|ifu_bp_ctl:bp|rvdffe:bht_dataoutf|rvdffs:genblock.dff|rvdff:dffs|dout[8] ; 0.728             ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "swerv"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): clk~inputCLKENA0 with 14018 fanout uses global clock CLKCTRL_G5
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): core_rst_l~0CLKENA0 with 13760 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'swerv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 98 registers into blocks of type DSP block
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "reset" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:29
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:02:53
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 24% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170202): The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info (170194): Fitter routing operations ending: elapsed time is 00:03:40
Info (11888): Total time spent on timing analysis during the Fitter is 102.87 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:54
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/projects/swerv)old/output_files/swerv.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 7153 megabytes
    Info: Processing ended: Thu Mar 31 14:07:25 2022
    Info: Elapsed time: 00:15:12
    Info: Total CPU time (on all processors): 00:42:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/projects/swerv)old/output_files/swerv.fit.smsg.


