# Multi-Cycle-Processor
Architecture course second project (Birzeit University)

## Project Specification
Development of a custom ISA multi-cycle CPU using Verilog HDL. 

## Collaborators
* [Hamza Awashra](https://github.com/hawashra)
* [Saja Shareef](https://github.com/SajaShareef)
* [Shereen Ibdah](https://github.com/shereenIbdah)

