Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 20 00:32:24 2025
| Host         : AarushiLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab_f_timing_summary_routed.rpt -pb lab_f_timing_summary_routed.pb -rpx lab_f_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_f
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.391        0.000                      0                 5573        0.118        0.000                      0                 5573       16.670        0.000                       0                  5205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          
  CLKFBIN    {0.000 41.665}     83.330          12.000          
  clkfx      {0.000 19.860}     39.720          25.176          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                    16.670        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      16.670        0.000                       0                     2  
  clkfx            18.391        0.000                      0                 5573        0.118        0.000                      0                 5573       19.360        0.000                       0                  5202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        clkfx                       
(none)                      clkfx         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { cmt/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  cmt/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfx
  To Clock:  clkfx

Setup :            0  Failing Endpoints,  Worst Slack       18.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.391ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[41,61][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.945ns  (logic 1.899ns (9.066%)  route 19.046ns (90.934%))
  Logic Levels:           6  (LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 45.500 - 39.720 ) 
    Source Clock Delay      (SCD):    6.198ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.638     6.198    clkfx_BUFG
    SLICE_X58Y48         FDCE                                         r  rowcnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.456     6.654 f  rowcnt_reg[3]_rep/Q
                         net (fo=155, routed)         1.797     8.450    rowcnt_reg[3]_rep_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.600 f  rowcnt[5]_i_5/O
                         net (fo=33, routed)          1.599    10.200    rowcnt[5]_i_5_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.332    10.532 r  pong_bg[50,78][1]_i_3/O
                         net (fo=83, routed)          2.920    13.452    pong_bg[50,78][1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.152    13.604 r  pong_bg[47,78][1]_i_4/O
                         net (fo=100, routed)         5.405    19.008    pong_bg[47,78][1]_i_4_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.327    19.335 r  pong_bg[51,78][1]_i_2/O
                         net (fo=122, routed)         6.662    25.997    pong_bg[51,78][1]_i_2_n_0
    SLICE_X10Y7          LUT5 (Prop_lut5_I3_O)        0.332    26.329 r  pong_bg[41,61][1]_i_2/O
                         net (fo=1, routed)           0.664    26.993    pong_bg_reg[41,61]0
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.150    27.143 r  pong_bg[41,61][1]_i_1/O
                         net (fo=1, routed)           0.000    27.143    pong_bg[41,61][1]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  pong_bg_reg[41,61][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.451    45.500    clkfx_BUFG
    SLICE_X10Y5          FDRE                                         r  pong_bg_reg[41,61][1]/C
                         clock pessimism              0.239    45.739    
                         clock uncertainty           -0.323    45.416    
    SLICE_X10Y5          FDRE (Setup_fdre_C_D)        0.118    45.534    pong_bg_reg[41,61][1]
  -------------------------------------------------------------------
                         required time                         45.534    
                         arrival time                         -27.143    
  -------------------------------------------------------------------
                         slack                                 18.391    

Slack (MET) :             18.542ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[34,61][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.818ns  (logic 1.901ns (9.132%)  route 18.917ns (90.868%))
  Logic Levels:           6  (LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.846ns = ( 45.566 - 39.720 ) 
    Source Clock Delay      (SCD):    6.198ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.638     6.198    clkfx_BUFG
    SLICE_X58Y48         FDCE                                         r  rowcnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.456     6.654 f  rowcnt_reg[3]_rep/Q
                         net (fo=155, routed)         1.797     8.450    rowcnt_reg[3]_rep_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.600 f  rowcnt[5]_i_5/O
                         net (fo=33, routed)          1.599    10.200    rowcnt[5]_i_5_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.332    10.532 r  pong_bg[50,78][1]_i_3/O
                         net (fo=83, routed)          2.920    13.452    pong_bg[50,78][1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.152    13.604 r  pong_bg[47,78][1]_i_4/O
                         net (fo=100, routed)         5.405    19.008    pong_bg[47,78][1]_i_4_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.327    19.335 r  pong_bg[51,78][1]_i_2/O
                         net (fo=122, routed)         6.247    25.583    pong_bg[51,78][1]_i_2_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I3_O)        0.332    25.915 r  pong_bg[34,61][1]_i_2/O
                         net (fo=1, routed)           0.949    26.864    pong_bg_reg[34,61]0
    SLICE_X4Y4           LUT3 (Prop_lut3_I1_O)        0.152    27.016 r  pong_bg[34,61][1]_i_1/O
                         net (fo=1, routed)           0.000    27.016    pong_bg[34,61][1]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  pong_bg_reg[34,61][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.517    45.566    clkfx_BUFG
    SLICE_X4Y4           FDRE                                         r  pong_bg_reg[34,61][1]/C
                         clock pessimism              0.239    45.805    
                         clock uncertainty           -0.323    45.482    
    SLICE_X4Y4           FDRE (Setup_fdre_C_D)        0.075    45.557    pong_bg_reg[34,61][1]
  -------------------------------------------------------------------
                         required time                         45.557    
                         arrival time                         -27.016    
  -------------------------------------------------------------------
                         slack                                 18.542    

Slack (MET) :             18.611ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[54,29][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.701ns  (logic 1.873ns (9.048%)  route 18.828ns (90.952%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 45.490 - 39.720 ) 
    Source Clock Delay      (SCD):    6.198ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.638     6.198    clkfx_BUFG
    SLICE_X58Y48         FDCE                                         r  rowcnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.456     6.654 f  rowcnt_reg[3]_rep/Q
                         net (fo=155, routed)         1.797     8.450    rowcnt_reg[3]_rep_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.600 f  rowcnt[5]_i_5/O
                         net (fo=33, routed)          1.599    10.200    rowcnt[5]_i_5_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.332    10.532 r  pong_bg[50,78][1]_i_3/O
                         net (fo=83, routed)          2.920    13.452    pong_bg[50,78][1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.152    13.604 r  pong_bg[47,78][1]_i_4/O
                         net (fo=100, routed)         5.405    19.008    pong_bg[47,78][1]_i_4_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.327    19.335 r  pong_bg[51,78][1]_i_2/O
                         net (fo=122, routed)         4.461    23.796    pong_bg[51,78][1]_i_2_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I3_O)        0.332    24.128 r  pong_bg[54,29][1]_i_2/O
                         net (fo=8, routed)           2.647    26.775    pong_bg[54,29][1]_i_2_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124    26.899 r  pong_bg[54,29][1]_i_1/O
                         net (fo=1, routed)           0.000    26.899    pong_bg[54,29][1]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  pong_bg_reg[54,29][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.441    45.490    clkfx_BUFG
    SLICE_X48Y31         FDRE                                         r  pong_bg_reg[54,29][1]/C
                         clock pessimism              0.311    45.801    
                         clock uncertainty           -0.323    45.478    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.031    45.509    pong_bg_reg[54,29][1]
  -------------------------------------------------------------------
                         required time                         45.509    
                         arrival time                         -26.899    
  -------------------------------------------------------------------
                         slack                                 18.611    

Slack (MET) :             19.091ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[53,29][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.218ns  (logic 1.873ns (9.264%)  route 18.345ns (90.736%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 45.490 - 39.720 ) 
    Source Clock Delay      (SCD):    6.198ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.638     6.198    clkfx_BUFG
    SLICE_X58Y48         FDCE                                         r  rowcnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.456     6.654 f  rowcnt_reg[3]_rep/Q
                         net (fo=155, routed)         1.797     8.450    rowcnt_reg[3]_rep_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.600 f  rowcnt[5]_i_5/O
                         net (fo=33, routed)          1.599    10.200    rowcnt[5]_i_5_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.332    10.532 r  pong_bg[50,78][1]_i_3/O
                         net (fo=83, routed)          2.920    13.452    pong_bg[50,78][1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.152    13.604 r  pong_bg[47,78][1]_i_4/O
                         net (fo=100, routed)         5.405    19.008    pong_bg[47,78][1]_i_4_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.327    19.335 r  pong_bg[51,78][1]_i_2/O
                         net (fo=122, routed)         4.308    23.643    pong_bg[51,78][1]_i_2_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I4_O)        0.332    23.975 r  pong_bg[53,47][1]_i_2/O
                         net (fo=8, routed)           2.317    26.292    pong_bg[53,47][1]_i_2_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124    26.416 r  pong_bg[53,29][1]_i_1/O
                         net (fo=1, routed)           0.000    26.416    pong_bg[53,29][1]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  pong_bg_reg[53,29][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.441    45.490    clkfx_BUFG
    SLICE_X48Y31         FDRE                                         r  pong_bg_reg[53,29][1]/C
                         clock pessimism              0.311    45.801    
                         clock uncertainty           -0.323    45.478    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.029    45.507    pong_bg_reg[53,29][1]
  -------------------------------------------------------------------
                         required time                         45.507    
                         arrival time                         -26.416    
  -------------------------------------------------------------------
                         slack                                 19.091    

Slack (MET) :             19.215ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[58,34][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.080ns  (logic 1.873ns (9.328%)  route 18.207ns (90.672%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 45.496 - 39.720 ) 
    Source Clock Delay      (SCD):    6.198ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.638     6.198    clkfx_BUFG
    SLICE_X58Y48         FDCE                                         r  rowcnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.456     6.654 f  rowcnt_reg[3]_rep/Q
                         net (fo=155, routed)         1.797     8.450    rowcnt_reg[3]_rep_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.600 f  rowcnt[5]_i_5/O
                         net (fo=33, routed)          1.599    10.200    rowcnt[5]_i_5_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.332    10.532 r  pong_bg[50,78][1]_i_3/O
                         net (fo=83, routed)          2.920    13.452    pong_bg[50,78][1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.152    13.604 r  pong_bg[47,78][1]_i_4/O
                         net (fo=100, routed)         5.405    19.008    pong_bg[47,78][1]_i_4_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.327    19.335 r  pong_bg[51,78][1]_i_2/O
                         net (fo=122, routed)         4.748    24.083    pong_bg[51,78][1]_i_2_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.332    24.415 r  pong_bg[58,47][1]_i_2/O
                         net (fo=5, routed)           1.739    26.154    pong_bg[58,47][1]_i_2_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.124    26.278 r  pong_bg[58,34][1]_i_1/O
                         net (fo=1, routed)           0.000    26.278    pong_bg[58,34][1]_i_1_n_0
    SLICE_X14Y11         FDRE                                         r  pong_bg_reg[58,34][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.447    45.496    clkfx_BUFG
    SLICE_X14Y11         FDRE                                         r  pong_bg_reg[58,34][1]/C
                         clock pessimism              0.239    45.735    
                         clock uncertainty           -0.323    45.412    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)        0.081    45.493    pong_bg_reg[58,34][1]
  -------------------------------------------------------------------
                         required time                         45.493    
                         arrival time                         -26.278    
  -------------------------------------------------------------------
                         slack                                 19.215    

Slack (MET) :             19.242ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[50,63][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.061ns  (logic 1.873ns (9.337%)  route 18.188ns (90.663%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 45.481 - 39.720 ) 
    Source Clock Delay      (SCD):    6.198ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.638     6.198    clkfx_BUFG
    SLICE_X58Y48         FDCE                                         r  rowcnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.456     6.654 f  rowcnt_reg[3]_rep/Q
                         net (fo=155, routed)         1.797     8.450    rowcnt_reg[3]_rep_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.600 f  rowcnt[5]_i_5/O
                         net (fo=33, routed)          1.599    10.200    rowcnt[5]_i_5_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.332    10.532 r  pong_bg[50,78][1]_i_3/O
                         net (fo=83, routed)          2.920    13.452    pong_bg[50,78][1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.152    13.604 r  pong_bg[47,78][1]_i_4/O
                         net (fo=100, routed)         5.405    19.008    pong_bg[47,78][1]_i_4_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.327    19.335 r  pong_bg[51,78][1]_i_2/O
                         net (fo=122, routed)         4.461    23.796    pong_bg[51,78][1]_i_2_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I3_O)        0.332    24.128 r  pong_bg[54,29][1]_i_2/O
                         net (fo=8, routed)           2.006    26.134    pong_bg[54,29][1]_i_2_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I0_O)        0.124    26.258 r  pong_bg[50,63][1]_i_1/O
                         net (fo=1, routed)           0.000    26.258    pong_bg[50,63][1]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  pong_bg_reg[50,63][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.432    45.481    clkfx_BUFG
    SLICE_X43Y26         FDRE                                         r  pong_bg_reg[50,63][1]/C
                         clock pessimism              0.311    45.792    
                         clock uncertainty           -0.323    45.469    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.031    45.500    pong_bg_reg[50,63][1]
  -------------------------------------------------------------------
                         required time                         45.500    
                         arrival time                         -26.258    
  -------------------------------------------------------------------
                         slack                                 19.242    

Slack (MET) :             19.348ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[58,74][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        20.014ns  (logic 1.873ns (9.358%)  route 18.141ns (90.642%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns = ( 45.491 - 39.720 ) 
    Source Clock Delay      (SCD):    6.198ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.638     6.198    clkfx_BUFG
    SLICE_X58Y48         FDCE                                         r  rowcnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.456     6.654 f  rowcnt_reg[3]_rep/Q
                         net (fo=155, routed)         1.797     8.450    rowcnt_reg[3]_rep_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.600 f  rowcnt[5]_i_5/O
                         net (fo=33, routed)          1.599    10.200    rowcnt[5]_i_5_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.332    10.532 r  pong_bg[50,78][1]_i_3/O
                         net (fo=83, routed)          2.920    13.452    pong_bg[50,78][1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.152    13.604 r  pong_bg[47,78][1]_i_4/O
                         net (fo=100, routed)         5.405    19.008    pong_bg[47,78][1]_i_4_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.327    19.335 r  pong_bg[51,78][1]_i_2/O
                         net (fo=122, routed)         4.748    24.083    pong_bg[51,78][1]_i_2_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.332    24.415 r  pong_bg[58,47][1]_i_2/O
                         net (fo=5, routed)           1.673    26.088    pong_bg[58,47][1]_i_2_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124    26.212 r  pong_bg[58,74][1]_i_1/O
                         net (fo=1, routed)           0.000    26.212    pong_bg[58,74][1]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  pong_bg_reg[58,74][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.442    45.491    clkfx_BUFG
    SLICE_X38Y38         FDRE                                         r  pong_bg_reg[58,74][1]/C
                         clock pessimism              0.311    45.802    
                         clock uncertainty           -0.323    45.479    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.081    45.560    pong_bg_reg[58,74][1]
  -------------------------------------------------------------------
                         required time                         45.560    
                         arrival time                         -26.212    
  -------------------------------------------------------------------
                         slack                                 19.348    

Slack (MET) :             19.368ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[58,66][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        19.925ns  (logic 1.873ns (9.400%)  route 18.052ns (90.600%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 45.495 - 39.720 ) 
    Source Clock Delay      (SCD):    6.198ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.638     6.198    clkfx_BUFG
    SLICE_X58Y48         FDCE                                         r  rowcnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.456     6.654 f  rowcnt_reg[3]_rep/Q
                         net (fo=155, routed)         1.797     8.450    rowcnt_reg[3]_rep_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.600 f  rowcnt[5]_i_5/O
                         net (fo=33, routed)          1.599    10.200    rowcnt[5]_i_5_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.332    10.532 r  pong_bg[50,78][1]_i_3/O
                         net (fo=83, routed)          2.920    13.452    pong_bg[50,78][1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.152    13.604 r  pong_bg[47,78][1]_i_4/O
                         net (fo=100, routed)         5.405    19.008    pong_bg[47,78][1]_i_4_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.327    19.335 r  pong_bg[51,78][1]_i_2/O
                         net (fo=122, routed)         4.748    24.083    pong_bg[51,78][1]_i_2_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.332    24.415 r  pong_bg[58,47][1]_i_2/O
                         net (fo=5, routed)           1.584    25.998    pong_bg[58,47][1]_i_2_n_0
    SLICE_X12Y12         LUT5 (Prop_lut5_I0_O)        0.124    26.122 r  pong_bg[58,66][1]_i_1/O
                         net (fo=1, routed)           0.000    26.122    pong_bg[58,66][1]_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  pong_bg_reg[58,66][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.446    45.495    clkfx_BUFG
    SLICE_X12Y12         FDRE                                         r  pong_bg_reg[58,66][1]/C
                         clock pessimism              0.239    45.734    
                         clock uncertainty           -0.323    45.411    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)        0.079    45.490    pong_bg_reg[58,66][1]
  -------------------------------------------------------------------
                         required time                         45.490    
                         arrival time                         -26.122    
  -------------------------------------------------------------------
                         slack                                 19.368    

Slack (MET) :             19.383ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[58,47][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        19.916ns  (logic 1.873ns (9.405%)  route 18.043ns (90.595%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 45.477 - 39.720 ) 
    Source Clock Delay      (SCD):    6.198ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.638     6.198    clkfx_BUFG
    SLICE_X58Y48         FDCE                                         r  rowcnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.456     6.654 f  rowcnt_reg[3]_rep/Q
                         net (fo=155, routed)         1.797     8.450    rowcnt_reg[3]_rep_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.600 f  rowcnt[5]_i_5/O
                         net (fo=33, routed)          1.599    10.200    rowcnt[5]_i_5_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.332    10.532 r  pong_bg[50,78][1]_i_3/O
                         net (fo=83, routed)          2.920    13.452    pong_bg[50,78][1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.152    13.604 r  pong_bg[47,78][1]_i_4/O
                         net (fo=100, routed)         5.405    19.008    pong_bg[47,78][1]_i_4_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.327    19.335 r  pong_bg[51,78][1]_i_2/O
                         net (fo=122, routed)         4.748    24.083    pong_bg[51,78][1]_i_2_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.332    24.415 r  pong_bg[58,47][1]_i_2/O
                         net (fo=5, routed)           1.575    25.990    pong_bg[58,47][1]_i_2_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.124    26.114 r  pong_bg[58,47][1]_i_1/O
                         net (fo=1, routed)           0.000    26.114    pong_bg[58,47][1]_i_1_n_0
    SLICE_X37Y25         FDRE                                         r  pong_bg_reg[58,47][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.428    45.477    clkfx_BUFG
    SLICE_X37Y25         FDRE                                         r  pong_bg_reg[58,47][1]/C
                         clock pessimism              0.311    45.788    
                         clock uncertainty           -0.323    45.465    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    45.496    pong_bg_reg[58,47][1]
  -------------------------------------------------------------------
                         required time                         45.496    
                         arrival time                         -26.114    
  -------------------------------------------------------------------
                         slack                                 19.383    

Slack (MET) :             19.416ns  (required time - arrival time)
  Source:                 rowcnt_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[46,61][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        19.896ns  (logic 1.749ns (8.791%)  route 18.147ns (91.209%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.845ns = ( 45.565 - 39.720 ) 
    Source Clock Delay      (SCD):    6.198ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.638     6.198    clkfx_BUFG
    SLICE_X58Y48         FDCE                                         r  rowcnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDCE (Prop_fdce_C_Q)         0.456     6.654 f  rowcnt_reg[3]_rep/Q
                         net (fo=155, routed)         1.797     8.450    rowcnt_reg[3]_rep_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.600 f  rowcnt[5]_i_5/O
                         net (fo=33, routed)          1.599    10.200    rowcnt[5]_i_5_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.332    10.532 r  pong_bg[50,78][1]_i_3/O
                         net (fo=83, routed)          2.920    13.452    pong_bg[50,78][1]_i_3_n_0
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.152    13.604 r  pong_bg[47,78][1]_i_4/O
                         net (fo=100, routed)         5.405    19.008    pong_bg[47,78][1]_i_4_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.327    19.335 r  pong_bg[51,78][1]_i_2/O
                         net (fo=122, routed)         6.426    25.762    pong_bg[51,78][1]_i_2_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I1_O)        0.332    26.094 r  pong_bg[46,61][1]_i_1/O
                         net (fo=1, routed)           0.000    26.094    pong_bg[46,61][1]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  pong_bg_reg[46,61][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.516    45.565    clkfx_BUFG
    SLICE_X4Y7           FDRE                                         r  pong_bg_reg[46,61][1]/C
                         clock pessimism              0.239    45.804    
                         clock uncertainty           -0.323    45.481    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)        0.029    45.510    pong_bg_reg[46,61][1]
  -------------------------------------------------------------------
                         required time                         45.510    
                         arrival time                         -26.094    
  -------------------------------------------------------------------
                         slack                                 19.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pad2_top_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pad2_top_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.894%)  route 0.292ns (61.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.565     1.814    clkfx_BUFG
    SLICE_X44Y49         FDPE                                         r  pad2_top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.955 r  pad2_top_reg[0]/Q
                         net (fo=20, routed)          0.292     2.247    up2debounce/Q[0]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.045     2.292 r  up2debounce/pad2_top[1]_i_1/O
                         net (fo=1, routed)           0.000     2.292    up2debounce_n_5
    SLICE_X44Y52         FDPE                                         r  pad2_top_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.833     2.360    clkfx_BUFG
    SLICE_X44Y52         FDPE                                         r  pad2_top_reg[1]/C
                         clock pessimism             -0.278     2.082    
    SLICE_X44Y52         FDPE (Hold_fdpe_C_D)         0.092     2.174    pad2_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FSM_sequential_game_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            rowcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.203%)  route 0.095ns (33.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.565     1.814    clkfx_BUFG
    SLICE_X45Y47         FDCE                                         r  FSM_sequential_game_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.141     1.955 f  FSM_sequential_game_reg[3]/Q
                         net (fo=192, routed)         0.095     2.050    game[3]
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.045     2.095 r  rowcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.095    rowcnt[0]
    SLICE_X44Y47         FDCE                                         r  rowcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.835     2.362    clkfx_BUFG
    SLICE_X44Y47         FDCE                                         r  rowcnt_reg[0]/C
                         clock pessimism             -0.535     1.827    
    SLICE_X44Y47         FDCE (Hold_fdce_C_D)         0.091     1.918    rowcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 score1_reg/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            FSM_sequential_game_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.189ns (32.022%)  route 0.401ns (67.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.565     1.814    clkfx_BUFG
    SLICE_X53Y50         FDCE                                         r  score1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.141     1.955 r  score1_reg/Q
                         net (fo=6, routed)           0.401     2.356    score1_reg_n_0
    SLICE_X58Y49         LUT4 (Prop_lut4_I3_O)        0.048     2.404 r  FSM_sequential_game[0]_i_1/O
                         net (fo=1, routed)           0.000     2.404    FSM_sequential_game[0]_i_1_n_0
    SLICE_X58Y49         FDCE                                         r  FSM_sequential_game_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.865     2.392    clkfx_BUFG
    SLICE_X58Y49         FDCE                                         r  FSM_sequential_game_reg[0]/C
                         clock pessimism             -0.278     2.114    
    SLICE_X58Y49         FDCE (Hold_fdce_C_D)         0.105     2.219    FSM_sequential_game_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 hit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hit_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.231ns (41.508%)  route 0.326ns (58.492%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.565     1.814    clkfx_BUFG
    SLICE_X51Y50         FDCE                                         r  hit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141     1.955 f  hit_counter_reg[0]/Q
                         net (fo=4, routed)           0.166     2.121    hit_counter_reg_n_0_[0]
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.045     2.166 r  hit_counter[2]_i_4/O
                         net (fo=5, routed)           0.159     2.325    hit_counter[2]_i_4_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.370 r  hit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.370    hit_counter[1]_i_1_n_0
    SLICE_X51Y49         FDCE                                         r  hit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.838     2.365    clkfx_BUFG
    SLICE_X51Y49         FDCE                                         r  hit_counter_reg[1]/C
                         clock pessimism             -0.278     2.087    
    SLICE_X51Y49         FDCE (Hold_fdce_C_D)         0.091     2.178    hit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pong_bg_reg[48,60][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[48,60][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.591     1.840    clkfx_BUFG
    SLICE_X3Y15          FDRE                                         r  pong_bg_reg[48,60][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  pong_bg_reg[48,60][1]/Q
                         net (fo=2, routed)           0.114     2.095    pong_bg_reg[48,60][1]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.045     2.140 r  pong_bg[48,60][1]_i_1/O
                         net (fo=1, routed)           0.000     2.140    pong_bg[48,60][1]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  pong_bg_reg[48,60][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.860     2.387    clkfx_BUFG
    SLICE_X3Y15          FDRE                                         r  pong_bg_reg[48,60][1]/C
                         clock pessimism             -0.547     1.840    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.091     1.931    pong_bg_reg[48,60][1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pong_bg_reg[56,10][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[56,10][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.550     1.799    clkfx_BUFG
    SLICE_X39Y25         FDRE                                         r  pong_bg_reg[56,10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  pong_bg_reg[56,10][1]/Q
                         net (fo=2, routed)           0.114     2.054    pong_bg_reg[56,10][1]
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.099 r  pong_bg[56,10][1]_i_1/O
                         net (fo=1, routed)           0.000     2.099    pong_bg[56,10][1]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  pong_bg_reg[56,10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.816     2.343    clkfx_BUFG
    SLICE_X39Y25         FDRE                                         r  pong_bg_reg[56,10][1]/C
                         clock pessimism             -0.544     1.799    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.091     1.890    pong_bg_reg[56,10][1]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pong_bg_reg[48,33][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[48,33][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.594     1.843    clkfx_BUFG
    SLICE_X3Y41          FDRE                                         r  pong_bg_reg[48,33][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.984 r  pong_bg_reg[48,33][1]/Q
                         net (fo=2, routed)           0.115     2.099    pong_bg_reg[48,33][1]
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.045     2.144 r  pong_bg[48,33][1]_i_1/O
                         net (fo=1, routed)           0.000     2.144    pong_bg[48,33][1]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  pong_bg_reg[48,33][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.865     2.392    clkfx_BUFG
    SLICE_X3Y41          FDRE                                         r  pong_bg_reg[48,33][1]/C
                         clock pessimism             -0.549     1.843    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.091     1.934    pong_bg_reg[48,33][1]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pong_bg_reg[19,40][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[19,40][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.564     1.813    clkfx_BUFG
    SLICE_X37Y49         FDRE                                         r  pong_bg_reg[19,40][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.954 r  pong_bg_reg[19,40][1]/Q
                         net (fo=2, routed)           0.117     2.071    pong_bg_reg[19,40][1]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.116 r  pong_bg[19,40][1]_i_1/O
                         net (fo=1, routed)           0.000     2.116    pong_bg[19,40][1]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  pong_bg_reg[19,40][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.833     2.360    clkfx_BUFG
    SLICE_X37Y49         FDRE                                         r  pong_bg_reg[19,40][1]/C
                         clock pessimism             -0.547     1.813    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.905    pong_bg_reg[19,40][1]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pong_bg_reg[9,60][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[9,60][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.594     1.843    clkfx_BUFG
    SLICE_X1Y9           FDRE                                         r  pong_bg_reg[9,60][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.984 r  pong_bg_reg[9,60][1]/Q
                         net (fo=2, routed)           0.117     2.101    pong_bg_reg[9,60][1]
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.045     2.146 r  pong_bg[9,60][1]_i_1/O
                         net (fo=1, routed)           0.000     2.146    pong_bg[9,60][1]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  pong_bg_reg[9,60][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.865     2.392    clkfx_BUFG
    SLICE_X1Y9           FDRE                                         r  pong_bg_reg[9,60][1]/C
                         clock pessimism             -0.549     1.843    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.092     1.935    pong_bg_reg[9,60][1]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pong_bg_reg[9,69][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[9,69][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.590     1.839    clkfx_BUFG
    SLICE_X3Y16          FDRE                                         r  pong_bg_reg[9,69][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  pong_bg_reg[9,69][1]/Q
                         net (fo=2, routed)           0.117     2.097    pong_bg_reg[9,69][1]
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.045     2.142 r  pong_bg[9,69][1]_i_1/O
                         net (fo=1, routed)           0.000     2.142    pong_bg[9,69][1]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  pong_bg_reg[9,69][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.859     2.386    clkfx_BUFG
    SLICE_X3Y16          FDRE                                         r  pong_bg_reg[9,69][1]/C
                         clock pessimism             -0.547     1.839    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.092     1.931    pong_bg_reg[9,69][1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx
Waveform(ns):       { 0.000 19.860 }
Period(ns):         39.720
Sources:            { cmt/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.720      37.565     BUFGCTRL_X0Y0    clkfx_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.720      38.471     MMCME2_ADV_X0Y0  cmt/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X58Y49     FSM_sequential_game_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X58Y49     FSM_sequential_game_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X45Y47     FSM_sequential_game_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X62Y47     FSM_sequential_game_reg[2]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X46Y50     FSM_sequential_game_reg[2]_rep__0/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X63Y47     FSM_sequential_game_reg[2]_rep__1/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X60Y40     FSM_sequential_game_reg[2]_rep__10/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X60Y40     FSM_sequential_game_reg[2]_rep__11/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.720      173.640    MMCME2_ADV_X0Y0  cmt/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X58Y49     FSM_sequential_game_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X58Y49     FSM_sequential_game_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X58Y49     FSM_sequential_game_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X58Y49     FSM_sequential_game_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X45Y47     FSM_sequential_game_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X45Y47     FSM_sequential_game_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X62Y47     FSM_sequential_game_reg[2]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X62Y47     FSM_sequential_game_reg[2]_rep/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X46Y50     FSM_sequential_game_reg[2]_rep__0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X46Y50     FSM_sequential_game_reg[2]_rep__0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X58Y49     FSM_sequential_game_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X58Y49     FSM_sequential_game_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X58Y49     FSM_sequential_game_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X58Y49     FSM_sequential_game_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X45Y47     FSM_sequential_game_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X45Y47     FSM_sequential_game_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X62Y47     FSM_sequential_game_reg[2]_rep/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X62Y47     FSM_sequential_game_reg[2]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X46Y50     FSM_sequential_game_reg[2]_rep__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X46Y50     FSM_sequential_game_reg[2]_rep__0/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.141 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    44.374    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    44.462 f  cmt/CLKFBOUT
                         net (fo=1, routed)           0.014    44.476    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.734 r  cmt/CLKFBOUT
                         net (fo=1, routed)           0.005     0.739    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfx
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.907ns  (logic 5.753ns (19.237%)  route 24.153ns (80.763%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.630     6.190    clkfx_BUFG
    SLICE_X5Y13          FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     6.646 r  vcount_reg[4]/Q
                         net (fo=1210, routed)       17.511    24.157    vcount_reg[4]
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.281 r  red_OBUF[1]_inst_i_1054/O
                         net (fo=1, routed)           0.000    24.281    red_OBUF[1]_inst_i_1054_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    24.498 r  red_OBUF[1]_inst_i_390/O
                         net (fo=1, routed)           1.457    25.955    red_OBUF[1]_inst_i_390_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.299    26.254 r  red_OBUF[1]_inst_i_161/O
                         net (fo=1, routed)           0.000    26.254    red_OBUF[1]_inst_i_161_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    26.466 r  red_OBUF[1]_inst_i_70/O
                         net (fo=1, routed)           0.000    26.466    pong_bg[59,77][1]
    SLICE_X11Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    26.560 r  red_OBUF[1]_inst_i_24/O
                         net (fo=1, routed)           1.539    28.099    red_OBUF[1]_inst_i_24_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.316    28.415 r  red_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.000    28.415    red_OBUF[1]_inst_i_10_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    28.632 r  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.436    29.068    red_OBUF[1]_inst_i_4_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.299    29.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           3.210    32.577    blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    36.097 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.097    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.770ns  (logic 5.758ns (19.341%)  route 24.012ns (80.659%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.630     6.190    clkfx_BUFG
    SLICE_X5Y13          FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     6.646 r  vcount_reg[4]/Q
                         net (fo=1210, routed)       17.511    24.157    vcount_reg[4]
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.281 r  red_OBUF[1]_inst_i_1054/O
                         net (fo=1, routed)           0.000    24.281    red_OBUF[1]_inst_i_1054_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    24.498 r  red_OBUF[1]_inst_i_390/O
                         net (fo=1, routed)           1.457    25.955    red_OBUF[1]_inst_i_390_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.299    26.254 r  red_OBUF[1]_inst_i_161/O
                         net (fo=1, routed)           0.000    26.254    red_OBUF[1]_inst_i_161_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    26.466 r  red_OBUF[1]_inst_i_70/O
                         net (fo=1, routed)           0.000    26.466    pong_bg[59,77][1]
    SLICE_X11Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    26.560 r  red_OBUF[1]_inst_i_24/O
                         net (fo=1, routed)           1.539    28.099    red_OBUF[1]_inst_i_24_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.316    28.415 r  red_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.000    28.415    red_OBUF[1]_inst_i_10_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    28.632 r  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.436    29.068    red_OBUF[1]_inst_i_4_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.299    29.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           3.069    32.436    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    35.960 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.960    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.601ns  (logic 5.739ns (19.389%)  route 23.862ns (80.611%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.630     6.190    clkfx_BUFG
    SLICE_X5Y13          FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     6.646 r  vcount_reg[4]/Q
                         net (fo=1210, routed)       17.511    24.157    vcount_reg[4]
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.281 r  red_OBUF[1]_inst_i_1054/O
                         net (fo=1, routed)           0.000    24.281    red_OBUF[1]_inst_i_1054_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    24.498 r  red_OBUF[1]_inst_i_390/O
                         net (fo=1, routed)           1.457    25.955    red_OBUF[1]_inst_i_390_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.299    26.254 r  red_OBUF[1]_inst_i_161/O
                         net (fo=1, routed)           0.000    26.254    red_OBUF[1]_inst_i_161_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    26.466 r  red_OBUF[1]_inst_i_70/O
                         net (fo=1, routed)           0.000    26.466    pong_bg[59,77][1]
    SLICE_X11Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    26.560 r  red_OBUF[1]_inst_i_24/O
                         net (fo=1, routed)           1.539    28.099    red_OBUF[1]_inst_i_24_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.316    28.415 r  red_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.000    28.415    red_OBUF[1]_inst_i_10_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    28.632 r  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.436    29.068    red_OBUF[1]_inst_i_4_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.299    29.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           2.918    32.286    blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    35.791 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.791    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.523ns  (logic 5.763ns (19.521%)  route 23.760ns (80.479%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.630     6.190    clkfx_BUFG
    SLICE_X5Y13          FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     6.646 r  vcount_reg[4]/Q
                         net (fo=1210, routed)       17.511    24.157    vcount_reg[4]
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.281 r  red_OBUF[1]_inst_i_1054/O
                         net (fo=1, routed)           0.000    24.281    red_OBUF[1]_inst_i_1054_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    24.498 r  red_OBUF[1]_inst_i_390/O
                         net (fo=1, routed)           1.457    25.955    red_OBUF[1]_inst_i_390_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.299    26.254 r  red_OBUF[1]_inst_i_161/O
                         net (fo=1, routed)           0.000    26.254    red_OBUF[1]_inst_i_161_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    26.466 r  red_OBUF[1]_inst_i_70/O
                         net (fo=1, routed)           0.000    26.466    pong_bg[59,77][1]
    SLICE_X11Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    26.560 r  red_OBUF[1]_inst_i_24/O
                         net (fo=1, routed)           1.539    28.099    red_OBUF[1]_inst_i_24_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.316    28.415 r  red_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.000    28.415    red_OBUF[1]_inst_i_10_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    28.632 r  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.436    29.068    red_OBUF[1]_inst_i_4_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.299    29.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           2.817    32.184    blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    35.713 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.713    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.471ns  (logic 5.758ns (19.538%)  route 23.713ns (80.462%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.630     6.190    clkfx_BUFG
    SLICE_X5Y13          FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     6.646 r  vcount_reg[4]/Q
                         net (fo=1210, routed)       17.511    24.157    vcount_reg[4]
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.281 r  red_OBUF[1]_inst_i_1054/O
                         net (fo=1, routed)           0.000    24.281    red_OBUF[1]_inst_i_1054_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    24.498 r  red_OBUF[1]_inst_i_390/O
                         net (fo=1, routed)           1.457    25.955    red_OBUF[1]_inst_i_390_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.299    26.254 r  red_OBUF[1]_inst_i_161/O
                         net (fo=1, routed)           0.000    26.254    red_OBUF[1]_inst_i_161_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    26.466 r  red_OBUF[1]_inst_i_70/O
                         net (fo=1, routed)           0.000    26.466    pong_bg[59,77][1]
    SLICE_X11Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    26.560 r  red_OBUF[1]_inst_i_24/O
                         net (fo=1, routed)           1.539    28.099    red_OBUF[1]_inst_i_24_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.316    28.415 r  red_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.000    28.415    red_OBUF[1]_inst_i_10_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    28.632 r  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.436    29.068    red_OBUF[1]_inst_i_4_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.299    29.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           2.769    32.137    blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    35.661 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.661    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.077ns  (logic 5.729ns (19.704%)  route 23.348ns (80.296%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.630     6.190    clkfx_BUFG
    SLICE_X5Y13          FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     6.646 r  vcount_reg[4]/Q
                         net (fo=1210, routed)       17.511    24.157    vcount_reg[4]
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.281 r  red_OBUF[1]_inst_i_1054/O
                         net (fo=1, routed)           0.000    24.281    red_OBUF[1]_inst_i_1054_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    24.498 r  red_OBUF[1]_inst_i_390/O
                         net (fo=1, routed)           1.457    25.955    red_OBUF[1]_inst_i_390_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.299    26.254 r  red_OBUF[1]_inst_i_161/O
                         net (fo=1, routed)           0.000    26.254    red_OBUF[1]_inst_i_161_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    26.466 r  red_OBUF[1]_inst_i_70/O
                         net (fo=1, routed)           0.000    26.466    pong_bg[59,77][1]
    SLICE_X11Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    26.560 r  red_OBUF[1]_inst_i_24/O
                         net (fo=1, routed)           1.539    28.099    red_OBUF[1]_inst_i_24_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.316    28.415 r  red_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.000    28.415    red_OBUF[1]_inst_i_10_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    28.632 r  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.436    29.068    red_OBUF[1]_inst_i_4_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.299    29.367 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           2.404    31.772    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    35.267 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.267    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 3.959ns (61.566%)  route 2.472ns (38.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.633     6.193    clkfx_BUFG
    SLICE_X3Y13          FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     6.649 r  vsync_reg/Q
                         net (fo=1, routed)           2.472     9.121    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.624 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.624    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.366ns  (logic 4.037ns (63.412%)  route 2.329ns (36.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.549     6.109    clkfx_BUFG
    SLICE_X14Y25         FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.518     6.627 r  hsync_reg/Q
                         net (fo=1, routed)           2.329     8.956    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.475 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.475    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.384ns (67.769%)  route 0.658ns (32.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.553     1.802    clkfx_BUFG
    SLICE_X14Y25         FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     1.966 r  hsync_reg/Q
                         net (fo=1, routed)           0.658     2.624    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.844 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.844    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.346ns (66.144%)  route 0.689ns (33.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.591     1.840    clkfx_BUFG
    SLICE_X3Y13          FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  vsync_reg/Q
                         net (fo=1, routed)           0.689     2.669    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.874 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.874    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.383ns (61.346%)  route 0.871ns (38.654%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.556     1.805    clkfx_BUFG
    SLICE_X13Y22         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.946 r  hcount_d_reg[9]/Q
                         net (fo=1, routed)           0.158     2.104    sel0[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.045     2.149 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.713     2.862    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.058 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.058    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.411ns (57.792%)  route 1.030ns (42.208%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.556     1.805    clkfx_BUFG
    SLICE_X13Y22         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.946 r  hcount_d_reg[9]/Q
                         net (fo=1, routed)           0.158     2.104    sel0[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.045     2.149 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.872     3.021    blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.246 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.246    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.416ns (57.684%)  route 1.039ns (42.316%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.556     1.805    clkfx_BUFG
    SLICE_X13Y22         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.946 r  hcount_d_reg[9]/Q
                         net (fo=1, routed)           0.158     2.104    sel0[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.045     2.149 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.881     3.029    blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.259 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.259    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.393ns (56.001%)  route 1.094ns (43.999%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.556     1.805    clkfx_BUFG
    SLICE_X13Y22         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.946 r  hcount_d_reg[9]/Q
                         net (fo=1, routed)           0.158     2.104    sel0[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.045     2.149 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.936     3.085    blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.291 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.291    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.411ns (54.896%)  route 1.159ns (45.104%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.556     1.805    clkfx_BUFG
    SLICE_X13Y22         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.946 r  hcount_d_reg[9]/Q
                         net (fo=1, routed)           0.158     2.104    sel0[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.045     2.149 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.001     3.150    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.374 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.374    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.406ns (53.668%)  route 1.214ns (46.332%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.556     1.805    clkfx_BUFG
    SLICE_X13Y22         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.946 r  hcount_d_reg[9]/Q
                         net (fo=1, routed)           0.158     2.104    sel0[6]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.045     2.149 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.056     3.205    blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.425 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.425    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkfx

Max Delay          5084 Endpoints
Min Delay          5084 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[12,68][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.909ns  (logic 1.988ns (9.074%)  route 19.921ns (90.926%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=2)
  Clock Path Skew:        5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=489, routed)         6.385     7.848    reset_IBUF
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.972 r  pong_bg[41,78][1]_i_10/O
                         net (fo=147, routed)         5.608    13.580    pong_bg[41,78][1]_i_10_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I2_O)        0.124    13.704 r  pong_bg[3,1][1]_i_4/O
                         net (fo=134, routed)         7.365    21.069    pong_bg[3,1][1]_i_4_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.124    21.193 r  pong_bg[12,68][1]_i_2/O
                         net (fo=1, routed)           0.563    21.756    pong_bg_reg[12,68]0
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.153    21.909 r  pong_bg[12,68][1]_i_1/O
                         net (fo=1, routed)           0.000    21.909    pong_bg[12,68][1]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  pong_bg_reg[12,68][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.509     5.838    clkfx_BUFG
    SLICE_X5Y17          FDRE                                         r  pong_bg_reg[12,68][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[3,17][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.877ns  (logic 1.959ns (8.954%)  route 19.918ns (91.046%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=2)
  Clock Path Skew:        5.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=489, routed)         6.385     7.848    reset_IBUF
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.972 r  pong_bg[41,78][1]_i_10/O
                         net (fo=147, routed)         5.608    13.580    pong_bg[41,78][1]_i_10_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I2_O)        0.124    13.704 r  pong_bg[3,1][1]_i_4/O
                         net (fo=134, routed)         7.500    21.204    pong_bg[3,1][1]_i_4_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124    21.328 r  pong_bg[3,17][1]_i_2/O
                         net (fo=1, routed)           0.425    21.753    pong_bg_reg[3,17]0
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.124    21.877 r  pong_bg[3,17][1]_i_1/O
                         net (fo=1, routed)           0.000    21.877    pong_bg[3,17][1]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  pong_bg_reg[3,17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.505     5.834    clkfx_BUFG
    SLICE_X2Y27          FDRE                                         r  pong_bg_reg[3,17][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[29,68][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.790ns  (logic 1.959ns (8.990%)  route 19.831ns (91.010%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=2)
  Clock Path Skew:        5.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=489, routed)         6.385     7.848    reset_IBUF
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.972 r  pong_bg[41,78][1]_i_10/O
                         net (fo=147, routed)         5.608    13.580    pong_bg[41,78][1]_i_10_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I2_O)        0.124    13.704 r  pong_bg[3,1][1]_i_4/O
                         net (fo=134, routed)         7.247    20.952    pong_bg[3,1][1]_i_4_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124    21.076 r  pong_bg[29,68][1]_i_2/O
                         net (fo=1, routed)           0.590    21.666    pong_bg_reg[29,68]0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124    21.790 r  pong_bg[29,68][1]_i_1/O
                         net (fo=1, routed)           0.000    21.790    pong_bg[29,68][1]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  pong_bg_reg[29,68][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.512     5.841    clkfx_BUFG
    SLICE_X2Y16          FDRE                                         r  pong_bg_reg[29,68][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[6,17][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.740ns  (logic 1.953ns (8.983%)  route 19.787ns (91.017%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=2)
  Clock Path Skew:        5.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=489, routed)         6.385     7.848    reset_IBUF
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.972 r  pong_bg[41,78][1]_i_10/O
                         net (fo=147, routed)         5.608    13.580    pong_bg[41,78][1]_i_10_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I2_O)        0.124    13.704 r  pong_bg[3,1][1]_i_4/O
                         net (fo=134, routed)         7.371    21.075    pong_bg[3,1][1]_i_4_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124    21.199 r  pong_bg[6,17][1]_i_2/O
                         net (fo=1, routed)           0.423    21.622    pong_bg_reg[6,17]0
    SLICE_X0Y27          LUT3 (Prop_lut3_I1_O)        0.118    21.740 r  pong_bg[6,17][1]_i_1/O
                         net (fo=1, routed)           0.000    21.740    pong_bg[6,17][1]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  pong_bg_reg[6,17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.505     5.834    clkfx_BUFG
    SLICE_X0Y27          FDRE                                         r  pong_bg_reg[6,17][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[18,68][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.713ns  (logic 1.989ns (9.160%)  route 19.724ns (90.840%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=2)
  Clock Path Skew:        5.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=489, routed)         6.385     7.848    reset_IBUF
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.972 r  pong_bg[41,78][1]_i_10/O
                         net (fo=147, routed)         5.608    13.580    pong_bg[41,78][1]_i_10_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I2_O)        0.124    13.704 r  pong_bg[3,1][1]_i_4/O
                         net (fo=134, routed)         7.067    20.771    pong_bg[3,1][1]_i_4_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.124    20.895 r  pong_bg[18,68][1]_i_2/O
                         net (fo=1, routed)           0.664    21.559    pong_bg_reg[18,68]0
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.154    21.713 r  pong_bg[18,68][1]_i_1/O
                         net (fo=1, routed)           0.000    21.713    pong_bg[18,68][1]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  pong_bg_reg[18,68][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.511     5.840    clkfx_BUFG
    SLICE_X4Y15          FDRE                                         r  pong_bg_reg[18,68][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[24,68][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.700ns  (logic 1.985ns (9.147%)  route 19.715ns (90.853%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=2)
  Clock Path Skew:        5.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=489, routed)         6.385     7.848    reset_IBUF
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.972 r  pong_bg[41,78][1]_i_10/O
                         net (fo=147, routed)         5.608    13.580    pong_bg[41,78][1]_i_10_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I2_O)        0.124    13.704 r  pong_bg[3,1][1]_i_4/O
                         net (fo=134, routed)         7.042    20.746    pong_bg[3,1][1]_i_4_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.124    20.870 r  pong_bg[24,68][1]_i_2/O
                         net (fo=1, routed)           0.680    21.550    pong_bg_reg[24,68]0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.150    21.700 r  pong_bg[24,68][1]_i_1/O
                         net (fo=1, routed)           0.000    21.700    pong_bg[24,68][1]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  pong_bg_reg[24,68][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.512     5.841    clkfx_BUFG
    SLICE_X2Y16          FDRE                                         r  pong_bg_reg[24,68][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[20,68][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.653ns  (logic 1.959ns (9.047%)  route 19.694ns (90.953%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=2)
  Clock Path Skew:        5.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=489, routed)         6.385     7.848    reset_IBUF
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.972 r  pong_bg[41,78][1]_i_10/O
                         net (fo=147, routed)         5.608    13.580    pong_bg[41,78][1]_i_10_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I2_O)        0.124    13.704 r  pong_bg[3,1][1]_i_4/O
                         net (fo=134, routed)         7.248    20.953    pong_bg[3,1][1]_i_4_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124    21.077 r  pong_bg[20,68][1]_i_2/O
                         net (fo=1, routed)           0.452    21.529    pong_bg_reg[20,68]0
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.124    21.653 r  pong_bg[20,68][1]_i_1/O
                         net (fo=1, routed)           0.000    21.653    pong_bg[20,68][1]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  pong_bg_reg[20,68][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.513     5.842    clkfx_BUFG
    SLICE_X2Y15          FDRE                                         r  pong_bg_reg[20,68][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[4,17][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.627ns  (logic 1.985ns (9.178%)  route 19.642ns (90.822%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        5.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=489, routed)         6.385     7.848    reset_IBUF
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.972 r  pong_bg[41,78][1]_i_10/O
                         net (fo=147, routed)         5.608    13.580    pong_bg[41,78][1]_i_10_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I2_O)        0.124    13.704 r  pong_bg[3,1][1]_i_4/O
                         net (fo=134, routed)         7.196    20.901    pong_bg[3,1][1]_i_4_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    21.025 r  pong_bg[4,17][1]_i_2/O
                         net (fo=1, routed)           0.452    21.477    pong_bg_reg[4,17]0
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.150    21.627 r  pong_bg[4,17][1]_i_1/O
                         net (fo=1, routed)           0.000    21.627    pong_bg[4,17][1]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  pong_bg_reg[4,17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.505     5.834    clkfx_BUFG
    SLICE_X2Y27          FDRE                                         r  pong_bg_reg[4,17][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[14,68][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.574ns  (logic 1.987ns (9.210%)  route 19.587ns (90.790%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=2)
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=489, routed)         6.385     7.848    reset_IBUF
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.972 r  pong_bg[41,78][1]_i_10/O
                         net (fo=147, routed)         5.608    13.580    pong_bg[41,78][1]_i_10_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I2_O)        0.124    13.704 r  pong_bg[3,1][1]_i_4/O
                         net (fo=134, routed)         6.920    20.624    pong_bg[3,1][1]_i_4_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124    20.748 r  pong_bg[14,68][1]_i_2/O
                         net (fo=1, routed)           0.674    21.422    pong_bg_reg[14,68]0
    SLICE_X4Y16          LUT3 (Prop_lut3_I1_O)        0.152    21.574 r  pong_bg[14,68][1]_i_1/O
                         net (fo=1, routed)           0.000    21.574    pong_bg[14,68][1]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  pong_bg_reg[14,68][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.510     5.839    clkfx_BUFG
    SLICE_X4Y16          FDRE                                         r  pong_bg_reg[14,68][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[40,68][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.530ns  (logic 1.988ns (9.233%)  route 19.542ns (90.767%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=2)
  Clock Path Skew:        5.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=489, routed)         6.385     7.848    reset_IBUF
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124     7.972 r  pong_bg[41,78][1]_i_10/O
                         net (fo=147, routed)         5.608    13.580    pong_bg[41,78][1]_i_10_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I2_O)        0.124    13.704 r  pong_bg[3,1][1]_i_4/O
                         net (fo=134, routed)         7.049    20.753    pong_bg[3,1][1]_i_4_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I4_O)        0.124    20.877 r  pong_bg[40,68][1]_i_2/O
                         net (fo=1, routed)           0.500    21.377    pong_bg_reg[40,68]0
    SLICE_X7Y25          LUT3 (Prop_lut3_I1_O)        0.153    21.530 r  pong_bg[40,68][1]_i_1/O
                         net (fo=1, routed)           0.000    21.530    pong_bg[40,68][1]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  pong_bg_reg[40,68][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        1.500     5.829    clkfx_BUFG
    SLICE_X7Y25          FDRE                                         r  pong_bg_reg[40,68][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 down1
                            (input port)
  Destination:            down1debounce/btn_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.217ns (18.410%)  route 0.960ns (81.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  down1 (IN)
                         net (fo=0)                   0.000     0.000    down1
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  down1_IBUF_inst/O
                         net (fo=1, routed)           0.960     1.177    down1debounce/btn
    SLICE_X47Y58         FDRE                                         r  down1debounce/btn_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.831     2.358    down1debounce/clkfx_BUFG
    SLICE_X47Y58         FDRE                                         r  down1debounce/btn_sr_reg[0]/C

Slack:                    inf
  Source:                 up1
                            (input port)
  Destination:            up1debounce/btn_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.225ns (16.587%)  route 1.134ns (83.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  up1 (IN)
                         net (fo=0)                   0.000     0.000    up1
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  up1_IBUF_inst/O
                         net (fo=1, routed)           1.134     1.359    up1debounce/btn
    SLICE_X44Y55         FDRE                                         r  up1debounce/btn_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.831     2.359    up1debounce/clkfx_BUFG
    SLICE_X44Y55         FDRE                                         r  up1debounce/btn_sr_reg[0]/C

Slack:                    inf
  Source:                 down2
                            (input port)
  Destination:            down2debounce/btn_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.224ns (16.024%)  route 1.172ns (83.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  down2 (IN)
                         net (fo=0)                   0.000     0.000    down2
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  down2_IBUF_inst/O
                         net (fo=1, routed)           1.172     1.396    down2debounce/btn
    SLICE_X41Y56         FDRE                                         r  down2debounce/btn_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.831     2.358    down2debounce/clkfx_BUFG
    SLICE_X41Y56         FDRE                                         r  down2debounce/btn_sr_reg[0]/C

Slack:                    inf
  Source:                 up2
                            (input port)
  Destination:            up2debounce/btn_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.225ns (12.224%)  route 1.616ns (87.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  up2 (IN)
                         net (fo=0)                   0.000     0.000    up2
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  up2_IBUF_inst/O
                         net (fo=1, routed)           1.616     1.841    up2debounce/btn
    SLICE_X38Y61         FDRE                                         r  up2debounce/btn_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.827     2.355    up2debounce/clkfx_BUFG
    SLICE_X38Y61         FDRE                                         r  up2debounce/btn_sr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[53,71][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.011ns  (logic 0.321ns (15.964%)  route 1.690ns (84.036%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=489, routed)         1.487     1.718    reset_IBUF
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.763 r  pong_bg[31,70][1]_i_2/O
                         net (fo=65, routed)          0.203     1.966    pong_bg[31,70][1]_i_2_n_0
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.045     2.011 r  pong_bg[53,71][1]_i_1/O
                         net (fo=1, routed)           0.000     2.011    pong_bg[53,71][1]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  pong_bg_reg[53,71][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.863     2.390    clkfx_BUFG
    SLICE_X6Y50          FDRE                                         r  pong_bg_reg[53,71][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[46,71][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.036ns  (logic 0.321ns (15.766%)  route 1.715ns (84.234%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=489, routed)         1.487     1.718    reset_IBUF
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.763 r  pong_bg[31,70][1]_i_2/O
                         net (fo=65, routed)          0.228     1.991    pong_bg[31,70][1]_i_2_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I1_O)        0.045     2.036 r  pong_bg[46,71][1]_i_1/O
                         net (fo=1, routed)           0.000     2.036    pong_bg[46,71][1]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  pong_bg_reg[46,71][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.864     2.392    clkfx_BUFG
    SLICE_X2Y51          FDRE                                         r  pong_bg_reg[46,71][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[41,71][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.321ns (15.751%)  route 1.717ns (84.249%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=489, routed)         1.487     1.718    reset_IBUF
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.763 r  pong_bg[31,70][1]_i_2/O
                         net (fo=65, routed)          0.230     1.993    pong_bg[31,70][1]_i_2_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I2_O)        0.045     2.038 r  pong_bg[41,71][1]_i_1/O
                         net (fo=1, routed)           0.000     2.038    pong_bg[41,71][1]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  pong_bg_reg[41,71][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.864     2.392    clkfx_BUFG
    SLICE_X2Y51          FDRE                                         r  pong_bg_reg[41,71][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[38,3][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.063ns  (logic 0.385ns (18.662%)  route 1.678ns (81.338%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=489, routed)         1.487     1.718    reset_IBUF
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.044     1.762 r  pong_bg[58,33][1]_i_2/O
                         net (fo=161, routed)         0.191     1.953    pong_bg[58,33][1]_i_2_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I1_O)        0.110     2.063 r  pong_bg[38,3][1]_i_1/O
                         net (fo=1, routed)           0.000     2.063    pong_bg[38,3][1]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  pong_bg_reg[38,3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.865     2.392    clkfx_BUFG
    SLICE_X4Y48          FDRE                                         r  pong_bg_reg[38,3][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[58,76][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.321ns (15.252%)  route 1.784ns (84.748%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=489, routed)         1.586     1.817    reset_IBUF
    SLICE_X9Y48          LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  pong_bg[49,77][1]_i_2/O
                         net (fo=63, routed)          0.198     2.059    pong_bg[49,77][1]_i_2_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.045     2.104 r  pong_bg[58,76][1]_i_1/O
                         net (fo=1, routed)           0.000     2.104    pong_bg[58,76][1]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  pong_bg_reg[58,76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.837     2.364    clkfx_BUFG
    SLICE_X8Y48          FDRE                                         r  pong_bg_reg[58,76][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[55,71][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.130ns  (logic 0.321ns (15.072%)  route 1.809ns (84.928%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=489, routed)         1.487     1.718    reset_IBUF
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.763 r  pong_bg[31,70][1]_i_2/O
                         net (fo=65, routed)          0.322     2.085    pong_bg[31,70][1]_i_2_n_0
    SLICE_X5Y50          LUT5 (Prop_lut5_I1_O)        0.045     2.130 r  pong_bg[55,71][1]_i_1/O
                         net (fo=1, routed)           0.000     2.130    pong_bg[55,71][1]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  pong_bg_reg[55,71][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5200, routed)        0.863     2.390    clkfx_BUFG
    SLICE_X5Y50          FDRE                                         r  pong_bg_reg[55,71][1]/C





