{
    "fmcomms2": {
        "chip": "AD9361",
        "complex": true,
        "fpga": [
            "zed",
            "zc706",
            "zc702"
        ],
        "supported_rd": [
            "rx",
            "tx",
            "rx & tx"
        ],
        "ports": [
            {
                "rx": [
                    {
                        "input": false,
                        "width": 1,
                        "name": "util_ad9361_adc_pack/fifo_wr_en",
                        "count": 1,
                        "type": "valid"
                    },
                    {
                        "input": true,
                        "width": 1,
                        "name": "util_ad9361_adc_fifo/dout_valid_0",
                        "count": 1,
                        "type": "valid"
                    },
                    {
                        "input": false,
                        "width": 16,
                        "name": "util_ad9361_adc_pack/fifo_wr_data_@",
                        "count": 4,
                        "type": "data"
                    },
                    {
                        "input": true,
                        "width": 16,
                        "name": "util_ad9361_adc_fifo/dout_data_@",
                        "count": 4,
                        "type": "data"
                    }
                ],
                "tx": [
                    {
                        "input": true,
                        "width": 1,
                        "name": "util_ad9361_dac_upack/fifo_rd_valid",
                        "count": 1,
                        "type": "valid"
                    },
                    {
                        "input": false,
                        "width": 1,
                        "name": "axi_ad9361_dac_fifo/din_valid_in_0",
                        "count": 1,
                        "type": "valid"
                    },
                    {
                        "input": false,
                        "width": 16,
                        "name": "axi_ad9361_dac_fifo/din_data_@",
                        "count": 4,
                        "type": "data"
                    },
                    {
                        "input": true,
                        "width": 16,
                        "name": "util_ad9361_dac_upack/fifo_rd_data_@",
                        "count": 4,
                        "type": "data"
                    }
                ]
            }
        ]
    },
    "adrv9002": {
        "chip": "ADRV9002",
        "complex": true,
        "fpga": [
            "zcu102"
        ],
        "supported_rd": [
            "rx",
            "tx",
            "rx & tx"
        ],
        "ports": [
            {
                "rx": [
                    {
                        "input": false,
                        "width": 1,
                        "name": "util_adc_1_pack/fifo_wr_en",
                        "count": 1,
                        "type": "valid"
                    },
                    {
                        "input": true,
                        "width": 1,
                        "name": "axi_adrv9001/adc_1_valid_i0",
                        "count": 1,
                        "type": "valid"
                    },
                    {
                        "input": false,
                        "width": 16,
                        "name": "util_adc_1_pack/fifo_wr_data_@",
                        "count": 4,
                        "type": "data"
                    },
                    {
                        "input": true,
                        "width": 16,
                        "name": "axi_adrv9001/adc_1_data_i@",
                        "count": 2,
                        "type": "data"
                    },
                    {
                        "input": true,
                        "width": 16,
                        "name": "axi_adrv9001/adc_1_data_q@",
                        "count": 2,
                        "type": "data"
                    }
                ],
                "tx": [
                    {
                        "input": true,
                        "width": 1,
                        "name": "util_dac_1_upack/fifo_rd_valid",
                        "count": 1,
                        "type": "valid"
                    },
                    {
                        "input": false,
                        "width": 1,
                        "name": "util_dac_1_upack/fifo_rd_en",
                        "count": 1,
                        "type": "valid"
                    },
                    {
                        "input": false,
                        "width": 16,
                        "name": "axi_adrv9001/dac_1_data_i@",
                        "count": 2,
                        "type": "data"
                    },
                    {
                        "input": false,
                        "width": 16,
                        "name": "axi_adrv9001/dac_1_data_q@",
                        "count": 2,
                        "type": "data"
                    },
                    {
                        "input": true,
                        "width": 16,
                        "name": "util_dac_1_upack/fifo_rd_data_@",
                        "count": 4,
                        "type": "data"
                    }
                ]
            }
        ]
    }
}
