From c1dfdad73f6c9271c6a70430528561a6c4cf14b7 Mon Sep 17 00:00:00 2001
From: Han Xu <b45815@freescale.com>
Date: Wed, 3 Jun 2015 14:48:09 -0500
Subject: [PATCH 1167/1594] MLK-11014: fix the NAND DMA timeout issue on
 i.MX7D

commit d3f373be111cbbc31fef682b2a96736244d2dcff from
git://git.freescale.com/imx/linux-2.6-imx.git

DMA timeout occurred when access NAND on i.MX7D, the root cause is the
CCGR for RAWNAND clock was set to 0x1 since the clock was registered by
function imx_clk_gate3, refer to commit
a521415a94b92b5a4b7fa38c171c4541eb97e6a3.

So the RAWNAND clock will be off in WAIT mode and cause the DMA
timeout. Change to use imx_clk_gate2_flags to solve this issue.

Signed-off-by: Han Xu <b45815@freescale.com>
---
 arch/arm/mach-imx/clk-imx7d.c |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx7d.c b/arch/arm/mach-imx/clk-imx7d.c
index a61c77d..32bc048 100644
--- a/arch/arm/mach-imx/clk-imx7d.c
+++ b/arch/arm/mach-imx/clk-imx7d.c
@@ -814,7 +814,7 @@ static void __init imx7d_clocks_init(struct device_node *ccm_node)
 	clks[IMX7D_ENET2_TIME_ROOT_CLK] = imx_clk_gate4("enet2_time_root_clk", "enet2_time_post_div", base + 0x4510, 0);
 	clks[IMX7D_ENET_PHY_REF_ROOT_CLK] = imx_clk_gate4("enet_phy_ref_root_clk", "enet_phy_ref_post_div", base + 0x4520, 0);
 	clks[IMX7D_EIM_ROOT_CLK] = imx_clk_gate4("eim_root_clk", "eim_post_div", base + 0x4160, 0);
-	clks[IMX7D_NAND_ROOT_CLK] = imx_clk_gate3("nand_root_clk", "nand_post_div", base + 0x4140, 0);
+	clks[IMX7D_NAND_ROOT_CLK] = imx_clk_gate2_flags("nand_root_clk", "nand_post_div", base + 0x4140, 0, CLK_SET_RATE_PARENT | CLK_SET_PARENT_ON);
 	clks[IMX7D_QSPI_ROOT_CLK] = imx_clk_gate4("qspi_root_clk", "qspi_post_div", base + 0x4150, 0);
 	clks[IMX7D_USDHC1_ROOT_CLK] = imx_clk_gate4("usdhc1_root_clk", "usdhc1_post_div", base + 0x46c0, 0);
 	clks[IMX7D_USDHC2_ROOT_CLK] = imx_clk_gate4("usdhc2_root_clk", "usdhc2_post_div", base + 0x46d0, 0);
-- 
1.7.5.4

