{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734020172859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734020172860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 13:16:12 2024 " "Processing started: Thu Dec 12 13:16:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734020172860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734020172860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734020172860 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734020173575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_store-SYN " "Found design unit 1: control_store-SYN" {  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/CONTROL_STORE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175165 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_STORE " "Found entity 1: CONTROL_STORE" {  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/CONTROL_STORE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlstore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlstore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlstore-SYN " "Found design unit 1: controlstore-SYN" {  } { { "controlStore.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/controlStore.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175169 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlStore " "Found entity 1: controlStore" {  } { { "controlStore.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/controlStore.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/decoder3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_8bit " "Found entity 1: FullAdder_8bit" {  } { { "FullAdder_8bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REG " "Found entity 1: BANK_REG" {  } { { "BANK_REG.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_extensor " "Found entity 1: MBR_extensor" {  } { { "MBR_extensor.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MBR_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_init " "Found entity 1: LV_init" {  } { { "LV_init.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/LV_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_init " "Found entity 1: CPP_init" {  } { { "CPP_init.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPP_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175508 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_TEST " "Found entity 1: RAM_TEST" {  } { { "RAM_TEST.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/RAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER4bit " "Found entity 1: REGISTER4bit" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER_ULA " "Found entity 1: SHIFTER_ULA" {  } { { "SHIFTER_ULA.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/SHIFTER_ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpc_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mpc_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MPC_GENERATOR " "Found entity 1: MPC_GENERATOR" {  } { { "MPC_GENERATOR.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MPC_GENERATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CONTROL_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microinst_compile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microinst_compile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microinst_compile-SYN " "Found design unit 1: microinst_compile-SYN" {  } { { "microinst_compile.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/microinst_compile.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175607 ""} { "Info" "ISGN_ENTITY_NAME" "1 microinst_compile " "Found entity 1: microinst_compile" {  } { { "microinst_compile.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/microinst_compile.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020175609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020175609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734020176027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:inst4 " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 328 232 432 456 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_STORE CONTROL_UNIT:inst4\|CONTROL_STORE:inst5 " "Elaborating entity \"CONTROL_STORE\" for hierarchy \"CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\"" {  } { { "CONTROL_UNIT.bdf" "inst5" { Schematic "C:/Users/elcio/Documents/MIC1/CONTROL_UNIT.bdf" { { 168 952 1168 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\"" {  } { { "CONTROL_STORE.vhd" "altsyncram_component" { Text "C:/Users/elcio/Documents/MIC1/CONTROL_STORE.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\"" {  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/CONTROL_STORE.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734020176181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file microprogram.mif " "Parameter \"init_file\" = \"microprogram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176182 ""}  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/elcio/Documents/MIC1/CONTROL_STORE.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734020176182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ag81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ag81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ag81 " "Found entity 1: altsyncram_ag81" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/elcio/Documents/MIC1/db/altsyncram_ag81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734020176302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734020176302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ag81 CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated " "Elaborating entity \"altsyncram_ag81\" for hierarchy \"CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/programas/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPC_GENERATOR CONTROL_UNIT:inst4\|MPC_GENERATOR:inst21 " "Elaborating entity \"MPC_GENERATOR\" for hierarchy \"CONTROL_UNIT:inst4\|MPC_GENERATOR:inst21\"" {  } { { "CONTROL_UNIT.bdf" "inst21" { Schematic "C:/Users/elcio/Documents/MIC1/CONTROL_UNIT.bdf" { { 168 504 736 328 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:inst " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 328 776 1000 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER_ULA DATAPATH:inst\|SHIFTER_ULA:inst " "Elaborating entity \"SHIFTER_ULA\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 232 592 784 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst " "Elaborating entity \"ULA_32bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\"" {  } { { "SHIFTER_ULA.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/SHIFTER_ULA.bdf" { { 392 104 288 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4 " "Elaborating entity \"ULA_8bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\"" {  } { { "ULA_32bit.bdf" "inst4" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_32bit.bdf" { { 1216 632 800 1408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8 " "Elaborating entity \"ULA_1bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\"" {  } { { "ULA_8bit.bdf" "inst8" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_8bit.bdf" { { 1208 952 1048 1400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_1bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst " "Elaborating entity \"FullAdder_1bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\"" {  } { { "ULA_1bit.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 288 736 880 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborating entity \"XOR3\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "inst9" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborated megafunction instantiation \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734020176607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR4 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborating entity \"XOR4\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "inst8" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborated megafunction instantiation \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734020176639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2 " "Elaborating entity \"decoder2to4\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2\"" {  } { { "ULA_1bit.bdf" "inst2" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 400 496 592 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020176643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REG DATAPATH:inst\|BANK_REG:inst2 " "Elaborating entity \"BANK_REG\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "C:/Users/elcio/Documents/MIC1/DATAPATH.bdf" { { 192 88 312 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR DATAPATH:inst\|BANK_REG:inst2\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\"" {  } { { "BANK_REG.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { -112 328 560 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst " "Elaborating entity \"REGISTER32bit\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/MAR.bdf" { { 24 632 888 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 152 464 648 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5 " "Elaborating entity \"MBR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\"" {  } { { "BANK_REG.bdf" "inst5" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 304 312 584 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177188 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "REGISTER32bit inst " "Block or symbol \"REGISTER32bit\" of instance \"inst\" overlaps another block or symbol" {  } { { "MBR.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MBR.bdf" { { 88 488 744 280 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1734020177208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3 " "Elaborating entity \"MDR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\"" {  } { { "BANK_REG.bdf" "inst3" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 24 328 568 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H DATAPATH:inst\|BANK_REG:inst2\|H:inst10 " "Elaborating entity \"H\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\"" {  } { { "BANK_REG.bdf" "inst10" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 1144 384 576 1272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC DATAPATH:inst\|BANK_REG:inst2\|PC:inst4 " "Elaborating entity \"PC\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\"" {  } { { "BANK_REG.bdf" "inst4" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 160 312 584 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP DATAPATH:inst\|BANK_REG:inst2\|SP:inst1 " "Elaborating entity \"SP\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|SP:inst1\"" {  } { { "BANK_REG.bdf" "inst1" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 448 384 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV DATAPATH:inst\|BANK_REG:inst2\|LV:inst2 " "Elaborating entity \"LV\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\"" {  } { { "BANK_REG.bdf" "inst2" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 584 384 576 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_init DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|LV_init:inst2 " "Elaborating entity \"LV_init\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|LV_init:inst2\"" {  } { { "LV.bdf" "inst2" { Schematic "C:/Users/elcio/Documents/MIC1/LV.bdf" { { 304 480 616 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6 " "Elaborating entity \"CPP\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6\"" {  } { { "BANK_REG.bdf" "inst6" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 720 384 576 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7 " "Elaborating entity \"TOS\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7\"" {  } { { "BANK_REG.bdf" "inst7" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 872 384 576 1000 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8 " "Elaborating entity \"OPC\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8\"" {  } { { "BANK_REG.bdf" "inst8" { Schematic "C:/Users/elcio/Documents/MIC1/BANK_REG.bdf" { { 1008 384 576 1136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734020177519 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[31\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[31\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[30\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[30\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[29\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[29\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[28\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[28\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[27\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[27\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[26\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[26\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[25\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[25\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[24\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[24\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[23\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[23\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[22\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[22\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[21\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[21\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[20\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[20\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[19\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[19\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[18\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[18\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[17\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[17\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[16\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[16\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[15\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[15\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[14\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[14\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[13\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[13\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[12\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[12\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[11\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[11\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[10\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[10\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[9\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[9\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[8\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[8\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[7\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[7\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[6\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[6\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[5\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[5\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[4\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[4\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[3\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[3\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[2\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[2\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[1\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[1\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[0\]\" " "Converted tri-state node \"DATAPATH:inst\|BANK_REG:inst2\|OUT_B\[0\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] " "Converted tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734020178163 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1734020178163 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\] DATA_MEM_ADDR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"DATA_MEM_ADDR\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\] DATA_MEM_ADDR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"DATA_MEM_ADDR\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\] DATA_MEM_ADDR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"DATA_MEM_ADDR\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\] DATA_MEM_ADDR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"DATA_MEM_ADDR\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\] DATA_MEM_ADDR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"DATA_MEM_ADDR\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\] DATA_MEM_ADDR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"DATA_MEM_ADDR\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\] DATA_MEM_ADDR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"DATA_MEM_ADDR\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\] DATA_MEM_ADDR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"DATA_MEM_ADDR\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\] DATA_MEM_ADDR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"DATA_MEM_ADDR\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\] DATA_MEM_ADDR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"DATA_MEM_ADDR\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\] DATA_MEM_ADDR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"DATA_MEM_ADDR\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\] DATA_MEM_ADDR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"DATA_MEM_ADDR\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\] DATA_MEM_ADDR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"DATA_MEM_ADDR\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\] DATA_MEM_ADDR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"DATA_MEM_ADDR\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\] DATA_MEM_ADDR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"DATA_MEM_ADDR\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\] DATA_MEM_ADDR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"DATA_MEM_ADDR\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\] DATA_MEM_ADDR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"DATA_MEM_ADDR\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\] DATA_MEM_ADDR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"DATA_MEM_ADDR\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\] DATA_MEM_ADDR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"DATA_MEM_ADDR\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\] DATA_MEM_ADDR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"DATA_MEM_ADDR\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\] DATA_MEM_ADDR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"DATA_MEM_ADDR\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\] DATA_MEM_ADDR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"DATA_MEM_ADDR\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\] DATA_MEM_ADDR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"DATA_MEM_ADDR\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\] DATA_MEM_ADDR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"DATA_MEM_ADDR\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\] DATA_MEM_ADDR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"DATA_MEM_ADDR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\] DATA_MEM_ADDR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"DATA_MEM_ADDR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\] DATA_MEM_ADDR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"DATA_MEM_ADDR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\] DATA_MEM_ADDR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"DATA_MEM_ADDR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\] DATA_MEM_ADDR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"DATA_MEM_ADDR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\] DATA_MEM_ADDR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"DATA_MEM_ADDR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\] DATA_MEM_ADDR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"DATA_MEM_ADDR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\] DATA_MEM_ADDR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"DATA_MEM_ADDR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\] DATA_MEM_OUT\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"DATA_MEM_OUT\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\] DATA_MEM_OUT\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"DATA_MEM_OUT\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\] DATA_MEM_OUT\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"DATA_MEM_OUT\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\] DATA_MEM_OUT\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"DATA_MEM_OUT\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\] DATA_MEM_OUT\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"DATA_MEM_OUT\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\] DATA_MEM_OUT\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"DATA_MEM_OUT\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\] DATA_MEM_OUT\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"DATA_MEM_OUT\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\] DATA_MEM_OUT\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"DATA_MEM_OUT\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\] DATA_MEM_OUT\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"DATA_MEM_OUT\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\] DATA_MEM_OUT\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"DATA_MEM_OUT\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\] DATA_MEM_OUT\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"DATA_MEM_OUT\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\] DATA_MEM_OUT\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"DATA_MEM_OUT\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\] DATA_MEM_OUT\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"DATA_MEM_OUT\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\] DATA_MEM_OUT\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"DATA_MEM_OUT\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\] DATA_MEM_OUT\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"DATA_MEM_OUT\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\] DATA_MEM_OUT\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"DATA_MEM_OUT\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\] DATA_MEM_OUT\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"DATA_MEM_OUT\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\] DATA_MEM_OUT\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"DATA_MEM_OUT\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\] DATA_MEM_OUT\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"DATA_MEM_OUT\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\] DATA_MEM_OUT\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"DATA_MEM_OUT\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\] DATA_MEM_OUT\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"DATA_MEM_OUT\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\] DATA_MEM_OUT\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"DATA_MEM_OUT\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\] DATA_MEM_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"DATA_MEM_OUT\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\] DATA_MEM_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"DATA_MEM_OUT\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\] DATA_MEM_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"DATA_MEM_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\] DATA_MEM_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"DATA_MEM_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\] DATA_MEM_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"DATA_MEM_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\] DATA_MEM_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"DATA_MEM_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\] DATA_MEM_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"DATA_MEM_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\] DATA_MEM_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"DATA_MEM_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\] DATA_MEM_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"DATA_MEM_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\] DATA_MEM_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"DATA_MEM_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] CONTROL_UNIT:inst4\|inst2\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"CONTROL_UNIT:inst4\|inst2\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] CONTROL_UNIT:inst4\|inst2\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"CONTROL_UNIT:inst4\|inst2\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] CONTROL_UNIT:inst4\|inst2\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"CONTROL_UNIT:inst4\|inst2\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] CONTROL_UNIT:inst4\|inst2\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"CONTROL_UNIT:inst4\|inst2\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] CONTROL_UNIT:inst4\|inst2\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"CONTROL_UNIT:inst4\|inst2\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] CONTROL_UNIT:inst4\|inst2\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"CONTROL_UNIT:inst4\|inst2\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] CONTROL_UNIT:inst4\|inst2\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"CONTROL_UNIT:inst4\|inst2\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] CONTROL_UNIT:inst4\|inst2\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"CONTROL_UNIT:inst4\|inst2\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734020179039 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1734020179039 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER8bit.bdf" { { 728 1080 1144 808 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER8bit.bdf" { { 160 1080 1144 240 "inst16" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1734020179063 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1734020179063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734020180901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734020180901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "970 " "Implemented 970 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734020181259 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734020181259 ""} { "Info" "ICUT_CUT_TM_LCELLS" "742 " "Implemented 742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734020181259 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734020181259 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734020181259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 180 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734020181302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 13:16:21 2024 " "Processing ended: Thu Dec 12 13:16:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734020181302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734020181302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734020181302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734020181302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734020182731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734020182732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 13:16:22 2024 " "Processing started: Thu Dec 12 13:16:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734020182732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734020182732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734020182733 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734020182928 ""}
{ "Info" "0" "" "Project  = mic1" {  } {  } 0 0 "Project  = mic1" 0 0 "Fitter" 0 0 1734020182929 ""}
{ "Info" "0" "" "Revision = mic1" {  } {  } 0 0 "Revision = mic1" 0 0 "Fitter" 0 0 1734020182929 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1734020183170 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mic1 EP2C15AF484C6 " "Automatically selected device EP2C15AF484C6 for design mic1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1734020183396 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1734020183397 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734020183822 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734020183848 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734020184405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734020184405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734020184405 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734020184405 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 1863 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734020184417 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 1864 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734020184417 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 1865 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734020184417 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734020184417 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1734020184423 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "192 192 " "No exact pin location assignment(s) for 192 pins of 192 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_write_enable " "Pin DATA_MEM_write_enable not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_write_enable } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 176 1064 1240 192 "DATA_MEM_write_enable" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_write_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[35\] " "Pin MIR\[35\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[35] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[34\] " "Pin MIR\[34\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[34] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[33\] " "Pin MIR\[33\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[33] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[32\] " "Pin MIR\[32\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[32] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[31\] " "Pin MIR\[31\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[30\] " "Pin MIR\[30\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[29\] " "Pin MIR\[29\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[28\] " "Pin MIR\[28\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[27\] " "Pin MIR\[27\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[26\] " "Pin MIR\[26\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[25\] " "Pin MIR\[25\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[24\] " "Pin MIR\[24\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[23\] " "Pin MIR\[23\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[22\] " "Pin MIR\[22\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[21\] " "Pin MIR\[21\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[20\] " "Pin MIR\[20\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[19\] " "Pin MIR\[19\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[18\] " "Pin MIR\[18\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[17\] " "Pin MIR\[17\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[16\] " "Pin MIR\[16\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[15\] " "Pin MIR\[15\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[14\] " "Pin MIR\[14\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[13\] " "Pin MIR\[13\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[12\] " "Pin MIR\[12\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[11\] " "Pin MIR\[11\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[10\] " "Pin MIR\[10\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[9\] " "Pin MIR\[9\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[8\] " "Pin MIR\[8\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[7\] " "Pin MIR\[7\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[6\] " "Pin MIR\[6\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[5\] " "Pin MIR\[5\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[4\] " "Pin MIR\[4\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[3\] " "Pin MIR\[3\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[2\] " "Pin MIR\[2\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[1\] " "Pin MIR\[1\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[0\] " "Pin MIR\[0\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MIR[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 104 1072 1248 120 "MIR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[31\] " "Pin DATA_MEM_ADDR\[31\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[30\] " "Pin DATA_MEM_ADDR\[30\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[29\] " "Pin DATA_MEM_ADDR\[29\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[28\] " "Pin DATA_MEM_ADDR\[28\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[27\] " "Pin DATA_MEM_ADDR\[27\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[26\] " "Pin DATA_MEM_ADDR\[26\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[25\] " "Pin DATA_MEM_ADDR\[25\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[24\] " "Pin DATA_MEM_ADDR\[24\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[23\] " "Pin DATA_MEM_ADDR\[23\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[22\] " "Pin DATA_MEM_ADDR\[22\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[21\] " "Pin DATA_MEM_ADDR\[21\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[20\] " "Pin DATA_MEM_ADDR\[20\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[19\] " "Pin DATA_MEM_ADDR\[19\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[18\] " "Pin DATA_MEM_ADDR\[18\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[17\] " "Pin DATA_MEM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[16\] " "Pin DATA_MEM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[15\] " "Pin DATA_MEM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[14\] " "Pin DATA_MEM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[13\] " "Pin DATA_MEM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[12\] " "Pin DATA_MEM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[11\] " "Pin DATA_MEM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[10\] " "Pin DATA_MEM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[9\] " "Pin DATA_MEM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[8\] " "Pin DATA_MEM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[7\] " "Pin DATA_MEM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[6\] " "Pin DATA_MEM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[5\] " "Pin DATA_MEM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[4\] " "Pin DATA_MEM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[3\] " "Pin DATA_MEM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[2\] " "Pin DATA_MEM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[1\] " "Pin DATA_MEM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[0\] " "Pin DATA_MEM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 352 1224 1400 368 "DATA_MEM_ADDR" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[31\] " "Pin DATA_MEM_OUT\[31\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[30\] " "Pin DATA_MEM_OUT\[30\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[29\] " "Pin DATA_MEM_OUT\[29\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[28\] " "Pin DATA_MEM_OUT\[28\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[27\] " "Pin DATA_MEM_OUT\[27\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[26\] " "Pin DATA_MEM_OUT\[26\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[25\] " "Pin DATA_MEM_OUT\[25\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[24\] " "Pin DATA_MEM_OUT\[24\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[23\] " "Pin DATA_MEM_OUT\[23\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[22\] " "Pin DATA_MEM_OUT\[22\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[21\] " "Pin DATA_MEM_OUT\[21\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[20\] " "Pin DATA_MEM_OUT\[20\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[19\] " "Pin DATA_MEM_OUT\[19\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[18\] " "Pin DATA_MEM_OUT\[18\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[17\] " "Pin DATA_MEM_OUT\[17\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[16\] " "Pin DATA_MEM_OUT\[16\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[15\] " "Pin DATA_MEM_OUT\[15\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[14\] " "Pin DATA_MEM_OUT\[14\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[13\] " "Pin DATA_MEM_OUT\[13\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[12\] " "Pin DATA_MEM_OUT\[12\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[11\] " "Pin DATA_MEM_OUT\[11\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[10\] " "Pin DATA_MEM_OUT\[10\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[9\] " "Pin DATA_MEM_OUT\[9\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[8\] " "Pin DATA_MEM_OUT\[8\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[7\] " "Pin DATA_MEM_OUT\[7\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[6\] " "Pin DATA_MEM_OUT\[6\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[5\] " "Pin DATA_MEM_OUT\[5\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[4\] " "Pin DATA_MEM_OUT\[4\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[3\] " "Pin DATA_MEM_OUT\[3\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[2\] " "Pin DATA_MEM_OUT\[2\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[1\] " "Pin DATA_MEM_OUT\[1\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[0\] " "Pin DATA_MEM_OUT\[0\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 368 1224 1400 384 "DATA_MEM_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[7\] " "Pin MBR_OUT\[7\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MBR_OUT[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 424 1280 1456 440 "MBR_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[6\] " "Pin MBR_OUT\[6\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MBR_OUT[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 424 1280 1456 440 "MBR_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[5\] " "Pin MBR_OUT\[5\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MBR_OUT[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 424 1280 1456 440 "MBR_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[4\] " "Pin MBR_OUT\[4\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MBR_OUT[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 424 1280 1456 440 "MBR_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[3\] " "Pin MBR_OUT\[3\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MBR_OUT[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 424 1280 1456 440 "MBR_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[2\] " "Pin MBR_OUT\[2\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MBR_OUT[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 424 1280 1456 440 "MBR_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[1\] " "Pin MBR_OUT\[1\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MBR_OUT[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 424 1280 1456 440 "MBR_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[0\] " "Pin MBR_OUT\[0\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MBR_OUT[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 424 1280 1456 440 "MBR_OUT" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[8\] " "Pin MPC\[8\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MPC[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 136 1072 1248 152 "MPC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[7\] " "Pin MPC\[7\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MPC[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 136 1072 1248 152 "MPC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[6\] " "Pin MPC\[6\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MPC[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 136 1072 1248 152 "MPC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[5\] " "Pin MPC\[5\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MPC[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 136 1072 1248 152 "MPC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[4\] " "Pin MPC\[4\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MPC[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 136 1072 1248 152 "MPC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[3\] " "Pin MPC\[3\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MPC[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 136 1072 1248 152 "MPC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[2\] " "Pin MPC\[2\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MPC[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 136 1072 1248 152 "MPC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[1\] " "Pin MPC\[1\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MPC[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 136 1072 1248 152 "MPC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[0\] " "Pin MPC\[0\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { MPC[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 136 1072 1248 152 "MPC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Pin PC\[31\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Pin PC\[30\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Pin PC\[29\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Pin PC\[28\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Pin PC\[27\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Pin PC\[26\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Pin PC\[25\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Pin PC\[24\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Pin PC\[23\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Pin PC\[22\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Pin PC\[21\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Pin PC\[20\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Pin PC\[19\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Pin PC\[18\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Pin PC\[17\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Pin PC\[16\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Pin PC\[15\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Pin PC\[14\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Pin PC\[13\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Pin PC\[12\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Pin PC\[11\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Pin PC\[10\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 384 1224 1400 400 "PC" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 136 88 264 152 "CLOCK" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOADN " "Pin LOADN not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { LOADN } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 168 88 264 184 "LOADN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOADN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[31\] " "Pin DATA_MEM_IN\[31\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[31] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[30\] " "Pin DATA_MEM_IN\[30\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[30] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[29\] " "Pin DATA_MEM_IN\[29\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[29] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[28\] " "Pin DATA_MEM_IN\[28\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[28] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[27\] " "Pin DATA_MEM_IN\[27\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[27] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[26\] " "Pin DATA_MEM_IN\[26\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[26] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[25\] " "Pin DATA_MEM_IN\[25\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[25] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[24\] " "Pin DATA_MEM_IN\[24\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[24] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[23\] " "Pin DATA_MEM_IN\[23\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[23] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[22\] " "Pin DATA_MEM_IN\[22\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[22] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[21\] " "Pin DATA_MEM_IN\[21\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[21] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[20\] " "Pin DATA_MEM_IN\[20\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[20] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[19\] " "Pin DATA_MEM_IN\[19\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[19] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[18\] " "Pin DATA_MEM_IN\[18\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[18] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[17\] " "Pin DATA_MEM_IN\[17\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[17] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[16\] " "Pin DATA_MEM_IN\[16\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[16] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[15\] " "Pin DATA_MEM_IN\[15\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[14\] " "Pin DATA_MEM_IN\[14\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[13\] " "Pin DATA_MEM_IN\[13\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[12\] " "Pin DATA_MEM_IN\[12\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[11\] " "Pin DATA_MEM_IN\[11\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[10\] " "Pin DATA_MEM_IN\[10\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[9\] " "Pin DATA_MEM_IN\[9\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[8\] " "Pin DATA_MEM_IN\[8\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[7\] " "Pin DATA_MEM_IN\[7\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[6\] " "Pin DATA_MEM_IN\[6\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[5\] " "Pin DATA_MEM_IN\[5\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[4\] " "Pin DATA_MEM_IN\[4\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[3\] " "Pin DATA_MEM_IN\[3\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[2\] " "Pin DATA_MEM_IN\[2\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[1\] " "Pin DATA_MEM_IN\[1\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[0\] " "Pin DATA_MEM_IN\[0\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { DATA_MEM_IN[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 240 64 240 256 "DATA_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[7\] " "Pin PROG_MEM_IN\[7\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PROG_MEM_IN[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 208 64 240 224 "PROG_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[6\] " "Pin PROG_MEM_IN\[6\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PROG_MEM_IN[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 208 64 240 224 "PROG_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[5\] " "Pin PROG_MEM_IN\[5\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PROG_MEM_IN[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 208 64 240 224 "PROG_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[4\] " "Pin PROG_MEM_IN\[4\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PROG_MEM_IN[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 208 64 240 224 "PROG_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[3\] " "Pin PROG_MEM_IN\[3\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PROG_MEM_IN[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 208 64 240 224 "PROG_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[2\] " "Pin PROG_MEM_IN\[2\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PROG_MEM_IN[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 208 64 240 224 "PROG_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[1\] " "Pin PROG_MEM_IN\[1\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PROG_MEM_IN[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 208 64 240 224 "PROG_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[0\] " "Pin PROG_MEM_IN\[0\] not assigned to an exact location on the device" {  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { PROG_MEM_IN[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 208 64 240 224 "PROG_MEM_IN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734020184554 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1734020184554 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mic1.sdc " "Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734020184849 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1734020184853 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1734020184875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a7 " "Destination node CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/elcio/Documents/MIC1/db/altsyncram_ag81.tdf" 174 2 0 } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst4|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734020184959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a8 " "Destination node CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/elcio/Documents/MIC1/db/altsyncram_ag81.tdf" 194 2 0 } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst4|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734020184959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a9 " "Destination node CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/elcio/Documents/MIC1/db/altsyncram_ag81.tdf" 214 2 0 } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst4|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734020184959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a10 " "Destination node CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/elcio/Documents/MIC1/db/altsyncram_ag81.tdf" 234 2 0 } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst4|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734020184959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a11 " "Destination node CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a11" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/elcio/Documents/MIC1/db/altsyncram_ag81.tdf" 254 2 0 } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst4|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734020184959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a12 " "Destination node CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/elcio/Documents/MIC1/db/altsyncram_ag81.tdf" 274 2 0 } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst4|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734020184959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a13 " "Destination node CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/elcio/Documents/MIC1/db/altsyncram_ag81.tdf" 294 2 0 } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst4|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734020184959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a14 " "Destination node CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/elcio/Documents/MIC1/db/altsyncram_ag81.tdf" 314 2 0 } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst4|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734020184959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a15 " "Destination node CONTROL_UNIT:inst4\|CONTROL_STORE:inst5\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_ag81.tdf" "" { Text "C:/Users/elcio/Documents/MIC1/db/altsyncram_ag81.tdf" 334 2 0 } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst4|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734020184959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|inst13 " "Destination node DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|inst13" {  } { { "MDR.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/MDR.bdf" { { 320 512 576 400 "inst13" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734020184959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1734020184959 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1734020184959 ""}  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 136 88 264 152 "CLOCK" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184961 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184961 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 851 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|REGISTER32bit:inst1\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|REGISTER32bit:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184961 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184962 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184962 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184962 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184962 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 818 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|SP:inst1\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|SP:inst1\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184962 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184962 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 686 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184962 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst\|inst12  " "Automatically promoted node DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184963 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/REGISTER32bit.bdf" { { 208 280 344 256 "inst12" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LOADN (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node LOADN (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734020184963 ""}  } { { "e:/programas/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/programas/quartus/bin64/pin_planner.ppl" { LOADN } } } { "CPU.bdf" "" { Schematic "C:/Users/elcio/Documents/MIC1/CPU.bdf" { { 168 88 264 184 "LOADN" "" } } } } { "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programas/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOADN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734020184963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734020185145 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734020185147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734020185148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734020185150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734020185153 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734020185156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734020185156 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734020185158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734020185200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1734020185202 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734020185202 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "190 unused 3.3V 40 150 0 " "Number of I/O pins in group: 190 (unused VREF, 3.3V VCCIO, 40 input, 150 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1734020185206 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1734020185206 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1734020185206 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734020185208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734020185208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734020185208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734020185208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 38 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734020185208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734020185208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734020185208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734020185208 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1734020185208 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1734020185208 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734020185317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734020186519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734020186953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734020186969 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734020189291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734020189291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734020189403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "C:/Users/elcio/Documents/MIC1/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1734020190395 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734020190395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734020191143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1734020191145 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734020191145 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1734020191176 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734020191182 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "150 " "Found 150 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_write_enable 0 " "Pin \"DATA_MEM_write_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[35\] 0 " "Pin \"MIR\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[34\] 0 " "Pin \"MIR\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[33\] 0 " "Pin \"MIR\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[32\] 0 " "Pin \"MIR\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[31\] 0 " "Pin \"MIR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[30\] 0 " "Pin \"MIR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[29\] 0 " "Pin \"MIR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[28\] 0 " "Pin \"MIR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[27\] 0 " "Pin \"MIR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[26\] 0 " "Pin \"MIR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[25\] 0 " "Pin \"MIR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[24\] 0 " "Pin \"MIR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[23\] 0 " "Pin \"MIR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[22\] 0 " "Pin \"MIR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[21\] 0 " "Pin \"MIR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[20\] 0 " "Pin \"MIR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[19\] 0 " "Pin \"MIR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[18\] 0 " "Pin \"MIR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[17\] 0 " "Pin \"MIR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[16\] 0 " "Pin \"MIR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[15\] 0 " "Pin \"MIR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[14\] 0 " "Pin \"MIR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[13\] 0 " "Pin \"MIR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[12\] 0 " "Pin \"MIR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[11\] 0 " "Pin \"MIR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[10\] 0 " "Pin \"MIR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[9\] 0 " "Pin \"MIR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[8\] 0 " "Pin \"MIR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[7\] 0 " "Pin \"MIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[6\] 0 " "Pin \"MIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[5\] 0 " "Pin \"MIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[4\] 0 " "Pin \"MIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[3\] 0 " "Pin \"MIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[2\] 0 " "Pin \"MIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[1\] 0 " "Pin \"MIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[0\] 0 " "Pin \"MIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[31\] 0 " "Pin \"DATA_MEM_ADDR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[30\] 0 " "Pin \"DATA_MEM_ADDR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[29\] 0 " "Pin \"DATA_MEM_ADDR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[28\] 0 " "Pin \"DATA_MEM_ADDR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[27\] 0 " "Pin \"DATA_MEM_ADDR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[26\] 0 " "Pin \"DATA_MEM_ADDR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[25\] 0 " "Pin \"DATA_MEM_ADDR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[24\] 0 " "Pin \"DATA_MEM_ADDR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[23\] 0 " "Pin \"DATA_MEM_ADDR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[22\] 0 " "Pin \"DATA_MEM_ADDR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[21\] 0 " "Pin \"DATA_MEM_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[20\] 0 " "Pin \"DATA_MEM_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[19\] 0 " "Pin \"DATA_MEM_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[18\] 0 " "Pin \"DATA_MEM_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[17\] 0 " "Pin \"DATA_MEM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[16\] 0 " "Pin \"DATA_MEM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[15\] 0 " "Pin \"DATA_MEM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[14\] 0 " "Pin \"DATA_MEM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[13\] 0 " "Pin \"DATA_MEM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[12\] 0 " "Pin \"DATA_MEM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[11\] 0 " "Pin \"DATA_MEM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[10\] 0 " "Pin \"DATA_MEM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[9\] 0 " "Pin \"DATA_MEM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[8\] 0 " "Pin \"DATA_MEM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[7\] 0 " "Pin \"DATA_MEM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[6\] 0 " "Pin \"DATA_MEM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[5\] 0 " "Pin \"DATA_MEM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[4\] 0 " "Pin \"DATA_MEM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[3\] 0 " "Pin \"DATA_MEM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[2\] 0 " "Pin \"DATA_MEM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[1\] 0 " "Pin \"DATA_MEM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[0\] 0 " "Pin \"DATA_MEM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[31\] 0 " "Pin \"DATA_MEM_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[30\] 0 " "Pin \"DATA_MEM_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[29\] 0 " "Pin \"DATA_MEM_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[28\] 0 " "Pin \"DATA_MEM_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[27\] 0 " "Pin \"DATA_MEM_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[26\] 0 " "Pin \"DATA_MEM_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[25\] 0 " "Pin \"DATA_MEM_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[24\] 0 " "Pin \"DATA_MEM_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[23\] 0 " "Pin \"DATA_MEM_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[22\] 0 " "Pin \"DATA_MEM_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[21\] 0 " "Pin \"DATA_MEM_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[20\] 0 " "Pin \"DATA_MEM_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[19\] 0 " "Pin \"DATA_MEM_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[18\] 0 " "Pin \"DATA_MEM_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[17\] 0 " "Pin \"DATA_MEM_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[16\] 0 " "Pin \"DATA_MEM_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[15\] 0 " "Pin \"DATA_MEM_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[14\] 0 " "Pin \"DATA_MEM_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[13\] 0 " "Pin \"DATA_MEM_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[12\] 0 " "Pin \"DATA_MEM_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[11\] 0 " "Pin \"DATA_MEM_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[10\] 0 " "Pin \"DATA_MEM_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[9\] 0 " "Pin \"DATA_MEM_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[8\] 0 " "Pin \"DATA_MEM_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[7\] 0 " "Pin \"DATA_MEM_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[6\] 0 " "Pin \"DATA_MEM_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[5\] 0 " "Pin \"DATA_MEM_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[4\] 0 " "Pin \"DATA_MEM_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[3\] 0 " "Pin \"DATA_MEM_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[2\] 0 " "Pin \"DATA_MEM_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[1\] 0 " "Pin \"DATA_MEM_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[0\] 0 " "Pin \"DATA_MEM_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[7\] 0 " "Pin \"MBR_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[6\] 0 " "Pin \"MBR_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[5\] 0 " "Pin \"MBR_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[4\] 0 " "Pin \"MBR_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[3\] 0 " "Pin \"MBR_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[2\] 0 " "Pin \"MBR_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[1\] 0 " "Pin \"MBR_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[0\] 0 " "Pin \"MBR_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[8\] 0 " "Pin \"MPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[7\] 0 " "Pin \"MPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[6\] 0 " "Pin \"MPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[5\] 0 " "Pin \"MPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[4\] 0 " "Pin \"MPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[3\] 0 " "Pin \"MPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[2\] 0 " "Pin \"MPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[1\] 0 " "Pin \"MPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[0\] 0 " "Pin \"MPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734020191195 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1734020191195 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734020191388 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734020191421 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734020191625 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734020191800 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1734020191810 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1734020191900 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elcio/Documents/MIC1/output_files/mic1.fit.smsg " "Generated suppressed messages file C:/Users/elcio/Documents/MIC1/output_files/mic1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734020192052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734020192298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 13:16:32 2024 " "Processing ended: Thu Dec 12 13:16:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734020192298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734020192298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734020192298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734020192298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734020194447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734020194448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 13:16:34 2024 " "Processing started: Thu Dec 12 13:16:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734020194448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734020194448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734020194448 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1734020195532 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734020195574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734020196161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 13:16:36 2024 " "Processing ended: Thu Dec 12 13:16:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734020196161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734020196161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734020196161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734020196161 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734020196799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734020197699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734020197700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 13:16:37 2024 " "Processing started: Thu Dec 12 13:16:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734020197700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734020197700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mic1 -c mic1 " "Command: quartus_sta mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734020197700 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1734020197837 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734020198015 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mic1.sdc " "Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1734020198194 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1734020198195 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198201 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198201 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1734020198209 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1734020198236 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734020198254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.708 " "Worst-case setup slack is -22.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.708     -4248.645 CLOCK  " "  -22.708     -4248.645 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734020198261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.658 " "Worst-case hold slack is -2.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658       -25.583 CLOCK  " "   -2.658       -25.583 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734020198268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734020198279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734020198283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -420.836 CLOCK  " "   -1.423      -420.836 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734020198293 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1734020198512 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1734020198514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734020198552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.039 " "Worst-case setup slack is -10.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.039     -1890.224 CLOCK  " "  -10.039     -1890.224 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734020198556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.332 " "Worst-case hold slack is -1.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.332       -16.292 CLOCK  " "   -1.332       -16.292 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734020198567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734020198575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734020198583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -420.836 CLOCK  " "   -1.423      -420.836 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734020198591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734020198591 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1734020198732 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734020198780 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734020198782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734020198893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 13:16:38 2024 " "Processing ended: Thu Dec 12 13:16:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734020198893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734020198893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734020198893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734020198893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734020200186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734020200188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 13:16:40 2024 " "Processing started: Thu Dec 12 13:16:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734020200188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734020200188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mic1 -c mic1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734020200188 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "mic1.vo\", \"mic1_fast.vo mic1_v.sdo mic1_v_fast.sdo C:/Users/elcio/Documents/MIC1/simulation/modelsim/ simulation " "Generated files \"mic1.vo\", \"mic1_fast.vo\", \"mic1_v.sdo\" and \"mic1_v_fast.sdo\" in directory \"C:/Users/elcio/Documents/MIC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1734020201056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734020201115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 13:16:41 2024 " "Processing ended: Thu Dec 12 13:16:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734020201115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734020201115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734020201115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734020201115 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 190 s " "Quartus II Full Compilation was successful. 0 errors, 190 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734020201723 ""}
