# âš™ï¸ MIPS-16: 16-bit Pipelined Processor in VHDL  
> ğŸ“ *Educational MIPS CPU Architecture Implementation with Bubble Sort Demo*

---

## ğŸ§­ Table of Contents
1. [Overview](#-overview)
2. [âœ¨ Features](#-features)
3. [ğŸ§© Architecture](#-architecture)
4. [ğŸ§  Instruction Set](#-instruction-set)
5. [ğŸš€ Pipeline Stages](#-pipeline-stages)
6. [ğŸ§± Data Path & Control Logic](#-data-path--control-logic)
7. [âš”ï¸ Hazard Management](#-hazard-management)
8. [ğŸŒ€ Bubble Sort Demo Program](#-bubble-sort-demo-program)
9. [ğŸ§ª Simulation Guide](#-simulation-guide)
10. [ğŸ’» Synthesis & FPGA Notes](#-synthesis--fpga-notes)
11. [ğŸ“‚ Project Structure](#-project-structure)
12. [ğŸ§° Extending the CPU](#-extending-the-cpu)
13. [ğŸ Debugging Tips](#-debugging-tips)
14. [ğŸ¤ Contributing](#-contributing)
15. [ğŸ“œ License & Credits](#-license--credits)

---

## ğŸ§­ Overview

**MIPS-16** is a custom **16-bit pipelined CPU** written in **VHDL**, implementing a subset of the MIPS instruction set architecture.  
It is designed for **educational purposes**, demonstrating core CPU concepts such as pipelining, hazard resolution, control flow, and memory operations.

> ğŸ§® The processor executes a working **Bubble Sort** algorithm â€” proving its support for loops, branching, and memory access.

ğŸ“˜ **Repository:** [danielgavrila2/MIPS-16](https://github.com/danielgavrila2/MIPS-16)

---

## âœ¨ Features

| Feature | Description |
|----------|-------------|
| ğŸ§  **16-bit datapath** | Compact instruction set and architecture |
| ğŸª„ **5-stage pipeline** | IF â†’ ID â†’ EX â†’ MEM â†’ WB |
| âš™ï¸ **Hazard detection unit** | Manages stalls, bubbles, and forwarding |
| ğŸ§¾ **Harvard memory model** | Separate instruction & data memories |
| ğŸ’¡ **VHDL-2008 compliant** | Portable across FPGA vendors |
| ğŸ§ª **Testbenches included** | Behavioral & timing simulations |
| ğŸ”„ **Bubble sort example** | Demonstrates full program execution |

---

## ğŸ§© Architecture

![MIPS-16 Datapath Diagram](https://raw.githubusercontent.com/danielgavrila2/MIPS-16/main/docs/images/datapath.png)

### ğŸ” Overview
The MIPS-16 architecture includes:
- Register file with 8 general-purpose registers (r0â€“r7)
- ALU supporting arithmetic & logic ops
- Program Counter (PC)
- Separate instruction and data memory modules
- Control unit for decoding and pipeline control

---

## ğŸ§  Instruction Set

| Type | Mnemonic | Description |
|------|-----------|-------------|
| **R-Type** | `ADD`, `SUB`, `AND`, `OR`, `XOR`, `SLT` | Register operations |
| **I-Type** | `ADDI`, `ANDI`, `ORI`, `LW`, `SW`, `BEQ`, `BNE` | Immediate and memory operations |
| **J-Type** | `J`, `JAL` | Jumps and subroutine calls |
| **Special** | `NOP`, `HALT` | No-operation and stop execution |

ğŸ§¾ *Instruction encodings are defined in `src/constants.vhd`.*

---

## ğŸš€ Pipeline Stages

| Stage | Abbrev. | Description |
|--------|----------|-------------|
| **Instruction Fetch** | IF | Fetch instruction & PC+1 |
| **Instruction Decode** | ID | Decode opcode, read registers |
| **Execute** | EX | Perform ALU operation or branch |
| **Memory Access** | MEM | Load or store data |
| **Write Back** | WB | Write results to register file |

![Pipeline](https://raw.githubusercontent.com/danielgavrila2/MIPS-16/main/docs/images/pipeline_stages.png)

### â±ï¸ Pipeline Registers
- `IF/ID` â†’ holds instruction + PC  
- `ID/EX` â†’ holds decoded fields, operands, control bits  
- `EX/MEM` â†’ holds ALU result, memory target address  
- `MEM/WB` â†’ holds memory output or ALU result for writeback

---

## ğŸ§± Data Path & Control Logic

![Datapath Detail](https://raw.githubusercontent.com/danielgavrila2/MIPS-16/main/docs/images/datapath_detail.png)

- **Register File:** 2 read ports, 1 write port  
- **ALU:** Supports arithmetic, logic, comparisons  
- **Sign Extension:** 8â†’16-bit for immediates  
- **Control Unit:** Decodes instructions, issues control signals  
- **Memory Units:** Synchronous BRAM-style read/write operations  

---

## âš”ï¸ Hazard Management

| Hazard Type | Technique Used |
|--------------|----------------|
| **Data Hazard** | Forwarding (EXâ†’EX, MEMâ†’EX) |
| **Load-Use Hazard** | Stall & bubble insertion |
| **Control Hazard** | Flush IF/ID on taken branch |
| **Structural Hazard** | Avoided with dual-memory design |

### ğŸ” Forwarding Paths
- EX/MEM â†’ ALU input (for previous instruction results)
- MEM/WB â†’ ALU input (for memory loaded results)

---

## ğŸŒ€ Bubble Sort Demo Program

The **Bubble Sort** routine demonstrates correct instruction sequencing, memory access, branching, and data hazards.

### ğŸ§® Pseudo Assembly

```asm
        LA   r1, arr        ; Base address of array
        LI   r2, N          ; Array size
outer:  LI   r3, 0          ; i = 0
loop1:  SUB  r4, r2, r3
        ADDI r4, r4, -1     ; N - i - 1
        LI   r5, 0          ; j = 0
loop2:  ADD  r6, r1, r5
        LW   r7, 0(r6)      ; A[j]
        ADDI r6, r6, 1
        LW   r8, 0(r6)      ; A[j+1]
        SLT  r9, r8, r7     ; if (A[j+1] < A[j])
        BEQ  r9, r0, noswap
        SW   r8, -1(r6)
        ADDI r6, r6, -1
        SW   r7, 0(r6)
noswap: ADDI r5, r5, 1
        SUB  r4, r4, 1
        BNE  r4, r0, loop2
        ADDI r3, r3, 1
        SUB  r2, r2, 1
        BNE  r2, r0, loop1
        HALT
```

### ğŸ—‚ï¸ Memory Initialization
Place the encoded instructions in a memory file (e.g. `instruction.mem`, `init.coe`, or `prog.hex`).

Example line:
```
0x1234
0xABCD
0xCDEF
```

---

## ğŸ§ª Simulation Guide

### ğŸ”¹ Vivado / XSIM
```bash
vivado
# Open or create project
add_files src/*.vhd
add_files sim/tb_mips16.vhd
set_property top tb_mips16 [current_fileset]
launch_simulation
run 2000 ns
```

### ğŸ”¹ ModelSim
```bash
vcom -2008 src/*.vhd
vcom -2008 sim/tb_mips16.vhd
vsim work.tb_mips16
run 1 ms
```

ğŸ“ˆ **Observe Signals:**
- `PC`, `instruction`, `regA/B`, `ALU_result`, `mem_data`
- Forwarding signals and control lines for hazards

---

## ğŸ’» Synthesis & FPGA Notes

| Platform | Status | Notes |
|-----------|---------|-------|
| ğŸŸ© **Xilinx (Vivado)** | âœ… | Tested on Artix-7, Spartan-6 |
| ğŸŸ¨ **Intel (Quartus)** | âš ï¸ | May need memory IP adaptation |
| ğŸŸ© **Lattice / GHDL** | âœ… | Works for simulation & behavioral testing |

ğŸ’¡ *Ensure synchronous BRAM inference for instruction & data memory.*

---

## ğŸ“‚ Project Structure

```
MIPS-16/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ alu.vhd
â”‚   â”œâ”€â”€ control_unit.vhd
â”‚   â”œâ”€â”€ datapath.vhd
â”‚   â”œâ”€â”€ regfile.vhd
â”‚   â”œâ”€â”€ hazard_unit.vhd
â”‚   â”œâ”€â”€ top_mips16.vhd
â”‚   â””â”€â”€ opcodes.vhd
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ tb_mips16.vhd
â”‚   â”œâ”€â”€ instruction.mem
â”‚   â””â”€â”€ data.mem
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ images/
â”‚       â”œâ”€â”€ pipeline_stages.png
â”‚       â”œâ”€â”€ datapath.png
â”‚       â””â”€â”€ mips_banner.png
â””â”€â”€ README.md
```

---

## ğŸ§° Extending the CPU

Possible improvements:
- ğŸ§® Add **Multiply / Divide** units  
- ğŸ§­ Implement **Branch Prediction**  
- ğŸ§± Introduce **Cache memory** or unified memory  
- ğŸ” Add **Exception & Interrupt handling**  
- ğŸ”Š Implement **UART / I/O peripherals**

---

## ğŸ Debugging Tips

| Symptom | Possible Cause |
|----------|----------------|
| Stuck in loop | Branch not taken due to hazard or control bug |
| Wrong data in registers | Missing forwarding path |
| Load delay bug | Missing stall for load-use |
| No instruction fetched | PC stuck / instruction memory not initialized |

ğŸ” *Check simulation waveforms and ensure memory initialization files are correctly referenced.*

---

## ğŸ¤ Contributing

Pull requests and improvements are welcome!  
Please format VHDL using a consistent indentation style and comment your logic clearly.

1. Fork the repo  
2. Create a feature branch  
3. Commit descriptive messages  
4. Open a PR ğŸ‰  

---

## ğŸ“œ License & Credits

This project is released under the **MIT License**.  
Original author: **Daniel GavrilÄƒ**  
Contributors: Community & Open-Source enthusiasts ğŸ’™

> ğŸ“˜ Inspired by the MIPS architecture and educational CPU projects at various universities.

---
