// Seed: 3580983079
module module_0 (
    input tri id_0,
    input wand id_1,
    output tri1 id_2
    , id_8,
    output wor id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6
);
  supply1 id_9;
  id_10 :
  assert property (@(posedge 1'h0) id_9 ? 1 - id_1 ^ id_8 : id_4)
  else $display(id_9);
  wire id_11;
  wire id_12;
  `define pp_13 0
  wire id_14;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wire id_5
    , id_20,
    output wire id_6,
    output supply0 id_7,
    output wand id_8,
    output wor id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12,
    input supply1 id_13,
    output supply0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri id_18
);
  final $display(1);
  assign id_20 = id_20;
  wire id_21;
  module_0(
      id_0, id_15, id_7, id_8, id_2, id_3, id_4
  );
  assign id_8 = 1;
endmodule
