
*** Running vivado
    with args -log design_1_VQFTAXIBUS_0_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_VQFTAXIBUS_0_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_VQFTAXIBUS_0_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 338.777 ; gain = 129.758
INFO: [Synth 8-638] synthesizing module 'design_1_VQFTAXIBUS_0_bram_0' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ip/design_1_VQFTAXIBUS_0_bram_0/synth/design_1_VQFTAXIBUS_0_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_VQFTAXIBUS_0_bram_0' (9#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ip/design_1_VQFTAXIBUS_0_bram_0/synth/design_1_VQFTAXIBUS_0_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 538.367 ; gain = 329.348
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 538.367 ; gain = 329.348
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 625.715 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 625.715 ; gain = 416.695
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 625.715 ; gain = 416.695
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 625.715 ; gain = 416.695
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 625.715 ; gain = 416.695
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:01:53 . Memory (MB): peak = 625.715 ; gain = 416.695
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 644.285 ; gain = 435.266
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 644.355 ; gain = 435.336
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 654.027 ; gain = 445.008
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:15 . Memory (MB): peak = 654.027 ; gain = 445.008
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:15 . Memory (MB): peak = 654.027 ; gain = 445.008
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 654.027 ; gain = 445.008
Finished Renaming Generated Ports : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 654.027 ; gain = 445.008
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 654.027 ; gain = 445.008
Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 654.027 ; gain = 445.008

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 654.027 ; gain = 445.008
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 682.742 ; gain = 421.172
