
# SkyWater (SKY130) Open Source Program IP Catalog


| Index | IP Description                                                         | Type    | Status | Priority | Notes                                                                                                                                                                                                                                                                                                       |
|-------|------------------------------------------------------------------------|---------|--------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1 | Voltage Monitor Block                                                  | Analog  | TBD    | 1 |  8-bit Successive Approximation Analog to Digital Converter with offset calibration.                                                                                                                                                                                                                        |
| 2 | Voltage and Current Bandgap                                            | Analog  | TBD    | 1 |  1V Bandgap Voltage Reference.                                                                                                                                                                                                                                                                              |
| 3 | 500kHz 7-bit DAC                                                       | Analog  | TBD    | 1 |  0.7V Bandgap Voltage Reference.                                                                                                                                                                                                                                                                            |
| 4 | Analog Output Buffer                                                   | Analog  | TBD    | 1 |  100mA 1.8V Low Dropout Voltage Regulator.                                                                                                                                                                                                                                                                  |
| 5 | Delta Sigma Modulator ADC: 12-20 bit                                   | Analog  | TBD    | 1 |
| 6 | Temperature Sensor/ ADC                                                | Analog  | TBD    | 1 |  Voltage COntrolled Oscillator Based Analog to Digital Converter                                                                                                                                                                                                                                            |
| 7 | PLL (Freq Range from 12MHz to 100MHz)                                  | Analog  | TBD    | 1 |
| 8 | 16 bit Sigma Delta modulator                                           | Analog  | TBD    | 1 |  2-stage, frequency-compensated OpAmp                                                                                                                                                                                                                                                                       |
| 9 | High Performance Differential Output Driver                            | Analog  | TBD    | 1 |  General-Purpose OpAmp.                                                                                                                                                                                                                                                                                     |
| 10 | Low Power Comparator Pair                                              | Analog  | TBD    | 1 |  A PLL is a negative feedback control system that generates an output clock signal whose phase is related to the phase of an input clock signal. A PLL can be used to multiply a low-frequency external reference clock (generated by a crystal oscillator) up to the operating frequency of the processor. |
| 11 | Low speed oscillator                                                   | Analog  | TBD    | 1 |  A 10-bit potentiometric DAC with 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference.                                                                                                                                                                                      |
| 12 | Continuous time comparator                                             | Analog  | TBD    | 1 |  A 10-bit potentiometric DAC.                                                                                                                                                                                                                                                                               |
| 13 | Boost converter for Ovation                                            | Analog  | TBD    | 1 |  A 3.3V analog comparator.                                                                                                                                                                                                                                                                                  |
| 14 | Class AB amplifier                                                     | Analog  | TBD    | 1 |  8-bit Successive Approximation Analog to Digital Converter with offset calibration.                                                                                                                                                                                                                        |
| 15 | Initialization and Power on Reset                                      | Analog  | TBD    | 1 |  1V Bandgap Voltage Reference.                                                                                                                                                                                                                                                                              |
| 16 | Low-Speed Oscillator (100kHz or 32kHz or 1kHz)                         | Analog  | TBD    | 1 |  0.7V Bandgap Voltage Reference.                                                                                                                                                                                                                                                                            |
| 17 | 32kHz RTC Osc                                                          | Analog  | TBD    | 1 |  100mA 1.8V Low Dropout Voltage Regulator.                                                                                                                                                                                                                                                                  |
| 18 | crystal oscillator for panther                                         | Analog  | TBD    | 1 |
| 19 | Low Noise Power System                                                 | Analog  | TBD    | 1 |  Voltage COntrolled Oscillator Based Analog to Digital Converter                                                                                                                                                                                                                                            |
| 20 | positive charge pump and I/O mux.                                      | Analog  | TBD    | 1 |
| 21 | A multi function Switched Capacitor circuit                            | Analog  | TBD    | 1 |  2-stage, frequency-compensated OpAmp                                                                                                                                                                                                                                                                       |
| 22 | Four Stage Cascaded Integrater-Comb Decimation Filter                  | Digital | TBD    | 1 |  General-Purpose OpAmp.                                                                                                                                                                                                                                                                                     |
| 23 | Programmable Digital Filter                                            | Digital | TBD    | 1 |  A PLL is a negative feedback control system that generates an output clock signal whose phase is related to the phase of an input clock signal. A PLL can be used to multiply a low-frequency external reference clock (generated by a crystal oscillator) up to the operating frequency of the processor. |
| 24 | high performance differential multi-standard input buffer              | Analog  | TBD    | 1 |  A 10-bit potentiometric DAC with 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference.                                                                                                                                                                                      |
| 25 | ADC / DAC: 12 12 bit                                                   | Analog  | TBD    | 1 |  A 10-bit potentiometric DAC.                                                                                                                                                                                                                                                                               |
| 26 | This is a 1v/1.2V reference buffer, used to charge the load to 1v/1.2v | Analog  | TBD    | 1 |  A 3.3V analog comparator.                                                                                                                                                                                                                                                                                  |
| 27 | Serial Communications (I2C, SPI, UART)                                 | Digital | TBD    | 2 |  8-bit Successive Approximation Analog to Digital Converter with offset calibration.                                                                                                                                                                                                                        |
| 28 | System Resources (Power, Clock, Reset, Test control)                   | Digital | TBD    | 2 |  1V Bandgap Voltage Reference.                                                                                                                                                                                                                                                                              |
| 29 | Timers, Counters, Pulse Width Modulators                               | Digital | TBD    | 2 |  0.7V Bandgap Voltage Reference.                                                                                                                                                                                                                                                                            |
| 30 | Capsense Controller                                                    | Digital | TBD    | 2 |  100mA 1.8V Low Dropout Voltage Regulator.                                                                                                                                                                                                                                                                  |
| 31 | Serial to parallel processor that interfaces with 2 wire I2C bus       | Digital | TBD    | 2 |
| 32 | Parameterizable programmable timer/pwm/deadband block                  | Digital | TBD    | 2 |  Voltage COntrolled Oscillator Based Analog to Digital Converter                                                                                                                                                                                                                                            |
| 33 | High input impedance differential input buffer                         | Analog  | TBD    | 2 |
| 34 | High performance buffer                                                | Analog  | TBD    | 2 |  2-stage, frequency-compensated OpAmp                                                                                                                                                                                                                                                                       |
| 35 | I/O Macros                                                             | FIP     | TBD    | 2 |  General-Purpose OpAmp.                                                                                                                                                                                                                                                                                     |
| 36 | Phase Locked Loop (PLL)                                                | Digital | TBD    | 2 |  A PLL is a negative feedback control system that generates an output clock signal whose phase is related to the phase of an input clock signal. A PLL can be used to multiply a low-frequency external reference clock (generated by a crystal oscillator) up to the operating frequency of the processor. |
| 37 | Potentiometric Digital to Analog Converter (DAC)                       | Analog  | TBD    | 2 |  A 10-bit potentiometric DAC with 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference.                                                                                                                                                                                      |
| 38 | Potentiometric Digital to Analog Converter (DAC)                       | Analog  | TBD    | 2 |  A 10-bit potentiometric DAC.                                                                                                                                                                                                                                                                               |
| 39 | Analog Comparator                                                      | FIP     | TBD    | 2 |  A 3.3V analog comparator.                                                                                                                                                                                                                                                                                  |
| 40 | 8-bit SAR ADC                                                          | Digital | TBD    | 2 |  8-bit Successive Approximation Analog to Digital Converter with offset calibration.                                                                                                                                                                                                                        |
| 41 | 1.0V BGR                                                               | Digital | TBD    | 2 |  1V Bandgap Voltage Reference.                                                                                                                                                                                                                                                                              |
| 42 | 0.7V BGR                                                               | Digital | TBD    | 2 |  0.7V Bandgap Voltage Reference.                                                                                                                                                                                                                                                                            |
| 43 | 1.8V LDO                                                               | Analog  | TBD    | 2 |  100mA 1.8V Low Dropout Voltage Regulator.                                                                                                                                                                                                                                                                  |
| 44 | LDO, Power Swicth and BGR                                              | Analog  | TBD    | 2 |
| 45 | VCO ADC                                                                | FIP     | TBD    | 2 |  Voltage COntrolled Oscillator Based Analog to Digital Converter                                                                                                                                                                                                                                            |
| 46 | Analog MUX, Switch and Comparator                                      | Digital | TBD    | 2 |
| 47 | OpAmp                                                                  | Digital | TBD    | 2 |  2-stage, frequency-compensated OpAmp                                                                                                                                                                                                                                                                       |
| 48 | OpAmp                                                                  | Digital | TBD    | 2 |  General-Purpose OpAmp.                                                                                                                                                                                                                                                                                     |
| 49 | OpAmp                                                                  | Analog  | TBD    | 2 |
| 50 | DPGA                                                                   | Analog  | TBD    | 2 |



# Available Open Source IP


- ## Analog and Analog Mixed Signals (AMS)
  - [Phase Locked Loop (PLL)](https://github.com/Pramod-Krishna/PLL-Design-using-SKY130): A PLL is a negative feedback control system that generates an output clock signal whose phase is related to the phase of an input clock signal. A PLL can be used to multiply a low-frequency external reference clock (generated by a crystal oscillator) up to the operating frequency of the processor. 
  - [Potentiometric Digital to Analog Converter (DAC)](https://github.com/vsdip/avsddac_3v3_sky130_v1): A 10-bit potentiometric DAC with 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference.
  - [Potentiometric Digital to Analog Converter (DAC)](https://github.com/xzlashutosh/avsddac_3v3): A 10-bit potentiometric DAC.
  - [Analog Comparator](https://github.com/vsdip/avsdcmp_3v3_sky130): A 3.3V analog comparator.
  - [8-bit SAR ADC](https://github.com/chrische-xx/caravel_user_project_analog): 8-bit Successive Approximation Analog to Digital Converter with offset calibration.
  - [1.0V BGR](https://github.com/mabrains/Analog_blocks/tree/main/Analog_Blocks/Bandgap): 1V Bandgap Voltage Reference.
  - [0.7V BGR](https://github.com/hishamelreedy/BandGapReference_sky130): 0.7V Bandgap Voltage Reference.
  - [1.8V LDO](https://github.com/mabrains/caravel_user_project_ldo): 100mA 1.8V Low Dropout Voltage Regulator.
  - [LDO, Power Swicth and BGR](https://gitlab.com/skywater130/columbus/-/tree/master/ip)
  - [VCO ADC](https://github.com/duyhieubui/caravel_vco_adc): Voltage COntrolled Oscillator Based Analog to Digital Converter
  - [Analog MUX, Switch and Comparator](https://github.com/H-S-S-11/caravel_user_project_analog)
  - [OpAmp](https://github.com/MadhuriKadam9/caravel_avsdopamp_3v3_sky130_v2): 2-stage, frequency-compensated OpAmp
  - [OpAmp](https://github.com/diegohernando/caravel_fulgor_opamp): General-Purpose OpAmp.
  - [OpAmp](https://github.com/H-S-S-11/caravel_user_project_analog/tree/main/mag/zeroToASIC_integration)
  - [DPGA](https://github.com/daniel-santos-7/dpga-ieee-sscs-contest): Digitally Programmable Gain Amplifier. 

- ## Digital
  - [HyperRAM Controller](https://github.com/embelon/wrapped_wb_hyperram)








