#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000a2b240 .scope module, "tb_mitll_ndrot" "tb_mitll_ndrot" 2 11;
 .timescale -12 -13;
v0000000000a848e0_0 .var "clk", 0 0;
v0000000000a84d40_0 .net "out", 0 0, v0000000000a85580_0;  1 drivers
v0000000000a84c00_0 .var "reset", 0 0;
v0000000000a84a20_0 .var "set", 0 0;
S_0000000000a2ada0 .scope module, "DUT" "mitll_ndrot" 2 40, 3 10 0, S_0000000000a2b240;
 .timescale -12 -13;
    .port_info 0 /INPUT 1 "set"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0000000000a2af20_0 .var/i "cell_state", 31 0;
v00000000009e2d60_0 .net "clk", 0 0, v0000000000a848e0_0;  1 drivers
v00000000009e2e00_0 .var/real "ct_state0_reset_set", 0 0;
v00000000009e2ea0_0 .var/real "ct_state1_clk_clk", 0 0;
v00000000009e2f40_0 .var/real "delay_state1_clk_out", 0 0;
v00000000009e2fe0_0 .var "errorsignal_clk", 0 0;
v00000000009e3080_0 .var "errorsignal_reset", 0 0;
v0000000000a854e0_0 .var "errorsignal_set", 0 0;
v0000000000a85580_0 .var "out", 0 0;
v0000000000a85620_0 .var/i "outfile", 31 0;
v0000000000a856c0_0 .net "reset", 0 0, v0000000000a84c00_0;  1 drivers
v0000000000a847a0_0 .net "set", 0 0, v0000000000a84a20_0;  1 drivers
E_0000000000a273a0/0 .event negedge, v00000000009e2d60_0;
E_0000000000a273a0/1 .event posedge, v00000000009e2d60_0;
E_0000000000a273a0 .event/or E_0000000000a273a0/0, E_0000000000a273a0/1;
E_0000000000a27420/0 .event negedge, v0000000000a856c0_0;
E_0000000000a27420/1 .event posedge, v0000000000a856c0_0;
E_0000000000a27420 .event/or E_0000000000a27420/0, E_0000000000a27420/1;
E_0000000000a27520/0 .event negedge, v0000000000a847a0_0;
E_0000000000a27520/1 .event posedge, v0000000000a847a0_0;
E_0000000000a27520 .event/or E_0000000000a27520/0, E_0000000000a27520/1;
    .scope S_0000000000a2ada0;
T_0 ;
    %pushi/real 1342177280, 4069; load=10.0000
    %store/real v00000000009e2f40_0;
    %end;
    .thread T_0;
    .scope S_0000000000a2ada0;
T_1 ;
    %pushi/real 1181116006, 4068; load=4.40000
    %pushi/real 1677722, 4046; load=4.40000
    %add/wr;
    %store/real v00000000009e2e00_0;
    %end;
    .thread T_1;
    .scope S_0000000000a2ada0;
T_2 ;
    %pushi/real 1288490188, 4069; load=9.60000
    %pushi/real 3355443, 4047; load=9.60000
    %add/wr;
    %store/real v00000000009e2ea0_0;
    %end;
    .thread T_2;
    .scope S_0000000000a2ada0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a854e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009e3080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009e2fe0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000a2af20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a85580_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000000000a2ada0;
T_4 ;
    %wait E_0000000000a27520;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 46 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_4.0, 5;
    %load/vec4 v0000000000a854e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %vpi_func 3 50 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v0000000000a85620_0, 0, 32;
    %vpi_call 3 51 "$fdisplay", v0000000000a85620_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 52 "$fclose", v0000000000a85620_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000000a85580_0, 0;
T_4.2 ;
    %load/vec4 v0000000000a854e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000000000a2af20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000a2af20_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.4 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000a2ada0;
T_5 ;
    %wait E_0000000000a27420;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 70 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_5.0, 5;
    %load/vec4 v00000000009e3080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %vpi_func 3 74 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v0000000000a85620_0, 0, 32;
    %vpi_call 3 75 "$fdisplay", v0000000000a85620_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 76 "$fclose", v0000000000a85620_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000000a85580_0, 0;
T_5.2 ;
    %load/vec4 v00000000009e3080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0000000000a2af20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a854e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v00000000009e2e00_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000a854e0_0, 4;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000a2af20_0, 0, 32;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.4 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000a2ada0;
T_6 ;
    %wait E_0000000000a273a0;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 96 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_6.0, 5;
    %load/vec4 v00000000009e2fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 100 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v0000000000a85620_0, 0, 32;
    %vpi_call 3 101 "$fdisplay", v0000000000a85620_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 102 "$fclose", v0000000000a85620_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000000a85580_0, 0;
T_6.2 ;
    %load/vec4 v00000000009e2fe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0000000000a2af20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.6 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0000000000a85580_0;
    %nor/r;
    %load/real v00000000009e2f40_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000a85580_0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009e2fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v00000000009e2ea0_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v00000000009e2fe0_0, 4;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.4 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000a2b240;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a84a20_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0000000000a2b240;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a84c00_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000000000a2b240;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a848e0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000000000a2b240;
T_10 ;
    %vpi_call 2 17 "$dumpfile", "tb_mitll_ndrot.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars" {0 0 0};
    %delay 200, 0;
    %load/vec4 v0000000000a84a20_0;
    %nor/r;
    %store/vec4 v0000000000a84a20_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000a848e0_0;
    %nor/r;
    %store/vec4 v0000000000a848e0_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0000000000a848e0_0;
    %nor/r;
    %store/vec4 v0000000000a848e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000a84a20_0;
    %nor/r;
    %store/vec4 v0000000000a84a20_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000a84c00_0;
    %nor/r;
    %store/vec4 v0000000000a84c00_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000a84c00_0;
    %nor/r;
    %store/vec4 v0000000000a84c00_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000a848e0_0;
    %nor/r;
    %store/vec4 v0000000000a848e0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000000000a2b240;
T_11 ;
    %vpi_call 2 36 "$display", "\011\011time,\011set,\011reset,\011clk,\011out" {0 0 0};
    %vpi_call 2 37 "$monitor", "%d,\011%b,\011%b,\011%b,\011%b", $time, v0000000000a84a20_0, v0000000000a84c00_0, v0000000000a848e0_0, v0000000000a84d40_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000000000a2b240;
T_12 ;
    %delay 1500, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mitll_ndrot.v";
    "./mitll_ndrot.v";
