Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 17:27:03 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.707       -0.845                      2                  765        0.140        0.000                      0                  765        4.500        0.000                       0                   298  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.707       -0.845                      2                  765        0.140        0.000                      0                  765        4.500        0.000                       0                   298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.707ns,  Total Violation       -0.845ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.707ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.718ns  (logic 4.903ns (45.743%)  route 5.815ns (54.257%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.556     5.140    auto/test_shifter/CLK
    SLICE_X50Y61         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=5, routed)           0.453     6.111    auto/test_shifter/M_state_q[1]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.124     6.235 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=46, routed)          0.906     7.141    auto/test_shifter/FSM_sequential_M_state_q_reg[1]_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  auto/test_shifter/out_intermediate0__20_carry_i_8/O
                         net (fo=1, routed)           0.000     7.265    auto/test_shifter_n_30
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.815 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.815    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.972 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.501     8.474    auto/test_shifter/CO[0]
    SLICE_X50Y63         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     9.287 r  auto/test_shifter/M_track_failure_q_reg_i_37/CO[2]
                         net (fo=3, routed)           0.351     9.638    auto/test_shifter/M_track_failure_q_reg_i_37_n_1
    SLICE_X50Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    10.419 r  auto/test_shifter/M_track_failure_q_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.419    auto/test_shifter/M_track_failure_q_reg_i_36_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.673 r  auto/test_shifter/M_track_failure_q_reg_i_34/CO[0]
                         net (fo=3, routed)           0.498    11.171    auto/test_shifter/M_track_failure_q_reg_i_34_n_3
    SLICE_X52Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    12.009 r  auto/test_shifter/io_seg_OBUF[6]_inst_i_52/CO[3]
                         net (fo=4, routed)           0.641    12.649    auto/test_shifter/io_seg_OBUF[6]_inst_i_52_n_0
    SLICE_X50Y66         LUT4 (Prop_lut4_I1_O)        0.124    12.773 f  auto/test_shifter/M_track_failure_q_i_20__1/O
                         net (fo=2, routed)           0.835    13.608    auto/test_shifter/io_dip[0]_14
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    13.732 f  auto/test_shifter/M_track_failure_q_i_7__2/O
                         net (fo=8, routed)           0.463    14.195    auto/test_shifter/M_track_failure_q_i_7__2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I0_O)        0.124    14.319 f  auto/test_shifter/io_led_OBUF[9]_inst_i_19/O
                         net (fo=3, routed)           0.577    14.896    auto/test_shifter/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.020 f  auto/test_shifter/M_track_failure_q_i_12/O
                         net (fo=1, routed)           0.426    15.446    auto/test_shifter/M_track_failure_q_i_12_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    15.570 r  auto/test_shifter/M_track_failure_q_i_5_comp/O
                         net (fo=1, routed)           0.165    15.734    auto/test_shifter/M_track_failure_d
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.858 r  auto/test_shifter/M_track_failure_q_i_1__1_comp/O
                         net (fo=1, routed)           0.000    15.858    auto/test_shifter/M_track_failure_q_i_1__1_n_0
    SLICE_X52Y67         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.434    14.838    auto/test_shifter/CLK
    SLICE_X52Y67         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X52Y67         FDRE (Setup_fdre_C_D)        0.077    15.152    auto/test_shifter/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -15.858    
  -------------------------------------------------------------------
                         slack                                 -0.707    

Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.092ns  (logic 5.165ns (51.179%)  route 4.927ns (48.821%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.560     5.144    auto/test_multiply/CLK
    SLICE_X53Y52         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  auto/test_multiply/M_current_test_case_register_q_reg[3]/Q
                         net (fo=26, routed)          1.008     6.608    auto/test_multiply/alu_unit/multiplyUnit/Q[3]
    SLICE_X55Y52         LUT5 (Prop_lut5_I3_O)        0.124     6.732 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__1/O
                         net (fo=1, routed)           0.151     6.883    auto/test_multiply/alu_unit/multiplyUnit/in80
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.124     7.007 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_9/O
                         net (fo=6, routed)           0.630     7.637    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      3.841    11.478 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[1]
                         net (fo=7, routed)           1.260    12.739    auto/test_multiply/alu_unit/multiplyUnit/out0_n_104
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.863 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_36/O
                         net (fo=4, routed)           0.446    13.308    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_36_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.432 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_19__0/O
                         net (fo=1, routed)           0.154    13.587    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_19__0_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.711 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_7__1/O
                         net (fo=3, routed)           0.643    14.354    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_7__1_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.478 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_3__2/O
                         net (fo=1, routed)           0.634    15.112    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_3__2_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    15.236    auto/test_multiply/alu_unit_n_7
    SLICE_X49Y51         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.442    14.846    auto/test_multiply/CLK
    SLICE_X49Y51         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)        0.029    15.098    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -15.236    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 3.217ns (37.091%)  route 5.456ns (62.909%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.547     5.131    auto/test_adder/CLK
    SLICE_X53Y69         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  auto/test_adder/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=12, routed)          0.832     6.419    auto/test_adder/M_state_q_1[1]
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.543 r  auto/test_adder/out_intermediate0_carry_i_10/O
                         net (fo=32, routed)          0.560     7.103    auto/test_adder/out_intermediate0_carry_i_10_n_0
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.117     7.220 r  auto/test_adder/out_intermediate0_carry_i_1/O
                         net (fo=1, routed)           0.527     7.747    auto/M_alu_unit_a[0]
    SLICE_X49Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.551 r  auto/alu_unit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.551    auto/alu_unit/out_intermediate0_carry_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  auto/alu_unit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.665    auto/alu_unit/out_intermediate0_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.999 r  auto/alu_unit/out_intermediate0_carry__1/O[1]
                         net (fo=3, routed)           0.817     9.816    auto/test_adder/M_reg_current_out_q_reg[11]_0[1]
    SLICE_X51Y69         LUT5 (Prop_lut5_I1_O)        0.333    10.149 r  auto/test_adder/M_track_failure_q_i_20/O
                         net (fo=1, routed)           0.407    10.555    auto/test_adder/M_track_failure_q_i_20_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I5_O)        0.327    10.882 f  auto/test_adder/M_track_failure_q_i_14__0/O
                         net (fo=2, routed)           0.679    11.561    auto/test_adder/M_track_failure_q_i_14__0_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.152    11.713 f  auto/test_adder/M_track_failure_q_i_8__0/O
                         net (fo=3, routed)           0.833    12.546    auto/test_adder/M_track_failure_q_i_8__0_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I3_O)        0.332    12.878 r  auto/test_adder/M_track_failure_q_i_2/O
                         net (fo=2, routed)           0.464    13.342    auto/test_adder/M_track_failure_q_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.466 r  auto/test_adder/M_track_failure_q_i_1/O
                         net (fo=2, routed)           0.338    13.804    auto/test_adder/M_track_failure_d
    SLICE_X52Y68         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.432    14.836    auto/test_adder/CLK
    SLICE_X52Y68         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)       -0.045    15.028    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -13.804    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 manual/M_alufn_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 2.321ns (30.566%)  route 5.272ns (69.434%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.623     5.207    manual/CLK
    SLICE_X58Y60         FDRE                                         r  manual/M_alufn_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  manual/M_alufn_q_reg[1]/Q
                         net (fo=71, routed)          1.469     7.095    manual/aluUnit/out_intermediate0_carry_i_8__0_0[1]
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.299     7.394 r  manual/aluUnit/out_intermediate0_carry_i_10__0/O
                         net (fo=28, routed)          1.017     8.411    manual/aluUnit/out_intermediate0_carry_i_10__0_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  manual/aluUnit/out_intermediate0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.535    manual/aluUnit/out_intermediate0_carry_i_8__0_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  manual/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.085    manual/aluUnit/out_intermediate0_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  manual/aluUnit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.199    manual/aluUnit/out_intermediate0_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.438 r  manual/aluUnit/out_intermediate0_carry__1/O[2]
                         net (fo=2, routed)           0.569    10.007    manual/aluUnit/multiplyUnit/M_result_q_reg[11][2]
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.302    10.309 r  manual/aluUnit/multiplyUnit/M_result_q[10]_i_3/O
                         net (fo=1, routed)           0.676    10.985    manual/aluUnit/multiplyUnit/M_result_q[10]_i_3_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  manual/aluUnit/multiplyUnit/M_result_q[10]_i_2/O
                         net (fo=2, routed)           0.727    11.836    manual/aluUnit/multiplyUnit/M_result_q[10]_i_2_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.150    11.986 r  manual/aluUnit/multiplyUnit/M_segs_q[10]_i_1/O
                         net (fo=1, routed)           0.814    12.800    manual/M_segs_d[10]
    SLICE_X57Y63         FDRE                                         r  manual/M_segs_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.438    14.842    manual/CLK
    SLICE_X57Y63         FDRE                                         r  manual/M_segs_q_reg[10]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)       -0.305    14.760    manual/M_segs_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 manual/M_alufn_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.305ns (31.336%)  route 5.051ns (68.664%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.623     5.207    manual/CLK
    SLICE_X58Y60         FDRE                                         r  manual/M_alufn_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  manual/M_alufn_q_reg[1]/Q
                         net (fo=71, routed)          1.469     7.095    manual/aluUnit/out_intermediate0_carry_i_8__0_0[1]
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.299     7.394 r  manual/aluUnit/out_intermediate0_carry_i_10__0/O
                         net (fo=28, routed)          1.017     8.411    manual/aluUnit/out_intermediate0_carry_i_10__0_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  manual/aluUnit/out_intermediate0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.535    manual/aluUnit/out_intermediate0_carry_i_8__0_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  manual/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.085    manual/aluUnit/out_intermediate0_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.419 f  manual/aluUnit/out_intermediate0_carry__0/O[1]
                         net (fo=2, routed)           0.437     9.856    manual/aluUnit/multiplyUnit/M_result_q[7]_i_2_0[1]
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.303    10.159 f  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6/O
                         net (fo=1, routed)           0.520    10.679    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.803 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2/O
                         net (fo=1, routed)           1.018    11.820    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.152    11.972 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_1/O
                         net (fo=2, routed)           0.590    12.563    manual/M_segs_d[5]
    SLICE_X57Y61         FDRE                                         r  manual/M_segs_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.440    14.844    manual/CLK
    SLICE_X57Y61         FDRE                                         r  manual/M_segs_q_reg[5]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X57Y61         FDRE (Setup_fdre_C_D)       -0.255    14.812    manual/M_segs_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 manual/M_alufn_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.709ns (37.113%)  route 4.590ns (62.887%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.623     5.207    manual/CLK
    SLICE_X58Y60         FDRE                                         r  manual/M_alufn_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  manual/M_alufn_q_reg[1]/Q
                         net (fo=71, routed)          1.469     7.095    manual/aluUnit/out_intermediate0_carry_i_8__0_0[1]
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.299     7.394 r  manual/aluUnit/out_intermediate0_carry_i_10__0/O
                         net (fo=28, routed)          1.017     8.411    manual/aluUnit/out_intermediate0_carry_i_10__0_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  manual/aluUnit/out_intermediate0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.535    manual/aluUnit/out_intermediate0_carry_i_8__0_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  manual/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.085    manual/aluUnit/out_intermediate0_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  manual/aluUnit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.199    manual/aluUnit/out_intermediate0_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  manual/aluUnit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.313    manual/aluUnit/out_intermediate0_carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.626 r  manual/aluUnit/out_intermediate0_carry__2/O[3]
                         net (fo=5, routed)           0.634    10.260    manual/aluUnit/M_adderUnit_n
    SLICE_X56Y59         LUT5 (Prop_lut5_I0_O)        0.298    10.558 r  manual/aluUnit/M_result_q[15]_i_4/O
                         net (fo=1, routed)           0.469    11.028    manual/aluUnit/multiplyUnit/M_result_q_reg[15]_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I2_O)        0.328    11.356 r  manual/aluUnit/multiplyUnit/M_result_q[15]_i_2/O
                         net (fo=2, routed)           0.590    11.946    manual/aluUnit/multiplyUnit/M_result_q[15]_i_2_n_0
    SLICE_X56Y60         LUT3 (Prop_lut3_I0_O)        0.150    12.096 r  manual/aluUnit/multiplyUnit/M_segs_q[15]_i_1/O
                         net (fo=1, routed)           0.410    12.506    manual/M_segs_d[15]
    SLICE_X57Y62         FDRE                                         r  manual/M_segs_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.439    14.843    manual/CLK
    SLICE_X57Y62         FDRE                                         r  manual/M_segs_q_reg[15]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X57Y62         FDRE (Setup_fdre_C_D)       -0.299    14.767    manual/M_segs_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 4.374ns (59.695%)  route 2.953ns (40.305%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.649     5.233    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.242 r  manual/aluUnit/multiplyUnit/out0/P[6]
                         net (fo=1, routed)           1.005    10.247    manual/aluUnit/multiplyUnit/out0_n_99
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.371 r  manual/aluUnit/multiplyUnit/M_result_q[6]_i_3/O
                         net (fo=1, routed)           0.635    11.006    manual/aluUnit/multiplyUnit/M_result_q[6]_i_3_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.130 r  manual/aluUnit/multiplyUnit/M_result_q[6]_i_2/O
                         net (fo=2, routed)           0.689    11.819    manual/aluUnit/multiplyUnit/M_result_q[6]_i_2_n_0
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.117    11.936 r  manual/aluUnit/multiplyUnit/M_segs_q[6]_i_1/O
                         net (fo=1, routed)           0.624    12.560    manual/M_segs_d[6]
    SLICE_X58Y61         FDRE                                         r  manual/M_segs_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.505    14.909    manual/CLK
    SLICE_X58Y61         FDRE                                         r  manual/M_segs_q_reg[6]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X58Y61         FDRE (Setup_fdre_C_D)       -0.269    14.863    manual/M_segs_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 4.381ns (58.993%)  route 3.045ns (41.007%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.649     5.233    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     9.242 f  manual/aluUnit/multiplyUnit/out0/P[4]
                         net (fo=1, routed)           0.955    10.197    manual/aluUnit/multiplyUnit/out0_n_101
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.321 f  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_6/O
                         net (fo=1, routed)           0.502    10.823    manual/aluUnit/multiplyUnit/M_segs_q[4]_i_6_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.947 r  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_2/O
                         net (fo=1, routed)           0.630    11.577    manual/aluUnit/multiplyUnit/M_segs_q[4]_i_2_n_0
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.124    11.701 r  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_1/O
                         net (fo=2, routed)           0.958    12.659    manual/M_segs_d[4]
    SLICE_X57Y62         FDRE                                         r  manual/M_segs_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.439    14.843    manual/CLK
    SLICE_X57Y62         FDRE                                         r  manual/M_segs_q_reg[4]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X57Y62         FDRE (Setup_fdre_C_D)       -0.101    14.965    manual/M_segs_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 2.717ns (36.406%)  route 4.746ns (63.594%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.548     5.132    auto/test_compare/CLK
    SLICE_X57Y68         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.419     5.551 r  auto/test_compare/M_current_test_case_register_q_reg[1]/Q
                         net (fo=17, routed)          1.395     6.946    auto/test_compare/alu_unit/out_intermediate0__35_carry_i_1_0[1]
    SLICE_X56Y72         LUT5 (Prop_lut5_I1_O)        0.325     7.271 r  auto/test_compare/alu_unit/g0_b2/O
                         net (fo=13, routed)          1.067     8.338    auto/test_compare/alu_unit/in80
    SLICE_X55Y69         LUT4 (Prop_lut4_I3_O)        0.328     8.666 r  auto/test_compare/alu_unit/out_intermediate0__35_carry_i_8/O
                         net (fo=1, routed)           0.000     8.666    auto/test_compare_n_20
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.216 r  auto/alu_unit/out_intermediate0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.216    auto/alu_unit/out_intermediate0__35_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  auto/alu_unit/out_intermediate0__35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.330    auto/alu_unit/out_intermediate0__35_carry__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  auto/alu_unit/out_intermediate0__35_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.444    auto/alu_unit/out_intermediate0__35_carry__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.757 r  auto/alu_unit/out_intermediate0__35_carry__2/O[3]
                         net (fo=4, routed)           0.988    10.745    auto/test_compare/alu_unit/O[3]
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.306    11.051 r  auto/test_compare/alu_unit/M_track_failure_q_i_8/O
                         net (fo=1, routed)           0.466    11.517    auto/test_compare/alu_unit/M_track_failure_q_i_8_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    11.641 r  auto/test_compare/alu_unit/M_track_failure_q_i_3__1/O
                         net (fo=2, routed)           0.432    12.073    auto/test_compare/alu_unit/compareUnit/M_track_failure_q_reg_1
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.197 r  auto/test_compare/alu_unit/compareUnit/M_track_failure_q_i_1__0/O
                         net (fo=2, routed)           0.398    12.595    auto/test_compare/M_track_failure_d
    SLICE_X57Y71         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.431    14.835    auto/test_compare/CLK
    SLICE_X57Y71         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/C
                         clock pessimism              0.271    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)       -0.067    15.004    auto/test_compare/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 4.377ns (61.863%)  route 2.698ns (38.137%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.649     5.233    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     9.242 r  manual/aluUnit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           0.863    10.104    manual/aluUnit/multiplyUnit/out0_n_98
    SLICE_X56Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.228 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_3/O
                         net (fo=1, routed)           0.776    11.004    manual/aluUnit/multiplyUnit/M_result_q[7]_i_3_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.128 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_2/O
                         net (fo=2, routed)           0.630    11.758    manual/aluUnit/multiplyUnit/M_result_q[7]_i_2_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I1_O)        0.120    11.878 r  manual/aluUnit/multiplyUnit/M_segs_q[7]_i_1/O
                         net (fo=1, routed)           0.430    12.308    manual/M_segs_d[7]
    SLICE_X56Y62         FDRE                                         r  manual/M_segs_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.439    14.843    manual/CLK
    SLICE_X56Y62         FDRE                                         r  manual/M_segs_q_reg[7]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X56Y62         FDRE (Setup_fdre_C_D)       -0.233    14.833    manual/M_segs_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  2.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_speed_through_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.563     1.507    buttondetector_gen_0[0].buttondetector/CLK
    SLICE_X55Y58         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q
                         net (fo=1, routed)           0.087     1.735    buttondetector_gen_0[0].buttondetector/M_last_q
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.045     1.780 r  buttondetector_gen_0[0].buttondetector/M_speed_through_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    auto/test_adder/M_speed_through_q_reg[0]_1
    SLICE_X54Y58         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.833     2.023    auto/test_adder/CLK
    SLICE_X54Y58         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.120     1.640    auto/test_adder/M_speed_through_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.590     1.534    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X64Y62         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.110     1.808    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X64Y61         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.861     2.051    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X64Y61         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.059     1.610    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_out_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.806%)  route 0.156ns (45.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.557     1.501    auto/test_compare/CLK
    SLICE_X55Y68         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=57, routed)          0.156     1.798    auto/test_compare/M_state_q[0]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.048     1.846 r  auto/test_compare/M_reg_current_out_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.846    auto/test_compare/M_reg_current_out_d_reg[8]
    SLICE_X54Y68         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.825     2.015    auto/test_compare/CLK
    SLICE_X54Y68         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[8]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.131     1.645    auto/test_compare/M_reg_current_out_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_out_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.178%)  route 0.160ns (45.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.557     1.501    auto/test_compare/CLK
    SLICE_X55Y68         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=57, routed)          0.160     1.802    auto/test_compare/M_state_q[0]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.048     1.850 r  auto/test_compare/M_reg_current_out_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.850    auto/test_compare/M_reg_current_out_d_reg[9]
    SLICE_X54Y68         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.825     2.015    auto/test_compare/CLK
    SLICE_X54Y68         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[9]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.131     1.645    auto/test_compare/M_reg_current_out_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.581     1.525    buttoncond_gen_0[3].buttoncond/sync/CLK
    SLICE_X64Y73         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.116     1.805    buttoncond_gen_0[3].buttoncond/sync/M_pipe_d__2[1]
    SLICE_X64Y71         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.851     2.041    buttoncond_gen_0[3].buttoncond/sync/CLK
    SLICE_X64Y71         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.059     1.600    buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_out_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.557     1.501    auto/test_compare/CLK
    SLICE_X55Y68         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=57, routed)          0.156     1.798    auto/test_compare/M_state_q[0]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.045     1.843 r  auto/test_compare/M_reg_current_out_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.843    auto/test_compare/M_reg_current_out_d_reg[10]
    SLICE_X54Y68         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.825     2.015    auto/test_compare/CLK
    SLICE_X54Y68         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[10]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.120     1.634    auto/test_compare/M_reg_current_out_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_out_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.557     1.501    auto/test_compare/CLK
    SLICE_X55Y68         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=57, routed)          0.160     1.802    auto/test_compare/M_state_q[0]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.045     1.847 r  auto/test_compare/M_reg_current_out_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.847    auto/test_compare/M_reg_current_out_d_reg[11]
    SLICE_X54Y68         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.825     2.015    auto/test_compare/CLK
    SLICE_X54Y68         FDRE                                         r  auto/test_compare/M_reg_current_out_q_reg[11]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.121     1.635    auto/test_compare/M_reg_current_out_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.200%)  route 0.203ns (51.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.556     1.500    auto/test_adder/CLK
    SLICE_X53Y69         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=11, routed)          0.203     1.844    auto/test_adder/M_state_q_1[0]
    SLICE_X52Y70         LUT5 (Prop_lut5_I0_O)        0.048     1.892 r  auto/test_adder/M_current_test_case_register_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.892    auto/test_adder/M_current_test_case_register_q[1]_i_1__3_n_0
    SLICE_X52Y70         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.823     2.013    auto/test_adder/CLK
    SLICE_X52Y70         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.131     1.644    auto/test_adder/M_current_test_case_register_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.529%)  route 0.174ns (45.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.555     1.499    auto/test_adder/CLK
    SLICE_X52Y70         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  auto/test_adder/M_current_test_case_register_q_reg[2]/Q
                         net (fo=41, routed)          0.174     1.837    auto/test_adder/M_current_test_case_register_q_reg[3]_0[2]
    SLICE_X52Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  auto/test_adder/M_current_test_case_register_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.882    auto/test_adder/M_current_test_case_register_q[3]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.824     2.014    auto/test_adder/CLK
    SLICE_X52Y69         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[3]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.120     1.634    auto/test_adder/M_current_test_case_register_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 manual/M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.590     1.534    manual/CLK
    SLICE_X59Y61         FDRE                                         r  manual/M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  manual/M_state_q_reg[1]/Q
                         net (fo=54, routed)          0.114     1.775    manual/aluUnit/multiplyUnit/Q[1]
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.099     1.874 r  manual/aluUnit/multiplyUnit/M_result_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    manual/aluUnit_n_50
    SLICE_X59Y61         FDRE                                         r  manual/M_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.860     2.049    manual/CLK
    SLICE_X59Y61         FDRE                                         r  manual/M_result_q_reg[1]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.092     1.626    manual/M_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y61   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y61   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y66   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y66   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y66   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y61   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y61   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y61   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y61   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y62   auto/test_shifter/M_current_test_case_register_q_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65   reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   seg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   seg/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   seg/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y65   seg/ctr/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y65   seg/ctr/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y65   seg/ctr/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y61   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y61   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y61   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y61   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y61   auto/test_shifter/M_current_test_case_register_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y62   auto/test_shifter/M_current_test_case_register_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y61   auto/test_shifter/M_current_test_case_register_q_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y69   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y69   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C



