<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="rs_latch.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/rs_latch_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/rs_latch_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/rs_latch_map.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/rs_latch_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/rs_latch_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/rs_latch_timesim.vhd"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/rs_latch_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/rs_latch_synthesis.vhd"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/rs_latch_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/rs_latch_translate.vhd"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="nor_gate.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rs_latch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rs_latch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rs_latch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rs_latch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs_latch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="rs_latch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rs_latch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="rs_latch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="rs_latch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="rs_latch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="rs_latch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs_latch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rs_latch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="rs_latch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="rs_latch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="rs_latch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="rs_latch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rs_latch.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="rs_latch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rs_latch_isim_map.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rs_latch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rs_latch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rs_latch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="rs_latch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="rs_latch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="rs_latch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="rs_latch_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rs_latch_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rs_latch_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rs_latch_testbench_isim_map.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rs_latch_testbench_isim_map.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rs_latch_testbench_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rs_latch_testbench_isim_par.wdb"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rs_latch_testbench_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rs_latch_testbench_isim_translate.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_testbench_map.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_testbench_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_testbench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_testbench_translate.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="rs_latch_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1515176689" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1515176689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515188561" xil_pn:in_ck="9218806550557402878" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1515188561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="nor_gate.vhd"/>
      <outfile xil_pn:name="rs_latch.vhd"/>
      <outfile xil_pn:name="rs_latch_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515177904" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4801712536858653467" xil_pn:start_ts="1515177904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515177904" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1814734426286043687" xil_pn:start_ts="1515177904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515176689" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5140231185433491248" xil_pn:start_ts="1515176689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515188561" xil_pn:in_ck="9218806550557402878" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1515188561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="nor_gate.vhd"/>
      <outfile xil_pn:name="rs_latch.vhd"/>
      <outfile xil_pn:name="rs_latch_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515188563" xil_pn:in_ck="9218806550557402878" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7320881767462535308" xil_pn:start_ts="1515188561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rs_latch_testbench_beh.prj"/>
      <outfile xil_pn:name="rs_latch_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1515188564" xil_pn:in_ck="4575887309224238526" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6461109591599221305" xil_pn:start_ts="1515188563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rs_latch_testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1515183901" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1515183901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515183901" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3222731918819813873" xil_pn:start_ts="1515183901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515183901" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5140231185433491248" xil_pn:start_ts="1515183901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515183901" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1515183901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515183901" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3879674488935020753" xil_pn:start_ts="1515183901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515183901" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1515183901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515183901" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4809879602759393862" xil_pn:start_ts="1515183901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515183908" xil_pn:in_ck="2251976195282783167" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1998133459905869613" xil_pn:start_ts="1515183901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="rs_latch.lso"/>
      <outfile xil_pn:name="rs_latch.ngc"/>
      <outfile xil_pn:name="rs_latch.ngr"/>
      <outfile xil_pn:name="rs_latch.prj"/>
      <outfile xil_pn:name="rs_latch.stx"/>
      <outfile xil_pn:name="rs_latch.syr"/>
      <outfile xil_pn:name="rs_latch.xst"/>
      <outfile xil_pn:name="rs_latch_testbench_beh.prj"/>
      <outfile xil_pn:name="rs_latch_testbench_par.prj"/>
      <outfile xil_pn:name="rs_latch_testbench_stx_beh.prj"/>
      <outfile xil_pn:name="rs_latch_testbench_translate.prj"/>
      <outfile xil_pn:name="rs_latch_vhdl.prj"/>
      <outfile xil_pn:name="rs_latch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1515183908" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8847135016132939644" xil_pn:start_ts="1515183908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515183913" xil_pn:in_ck="5942496996817993590" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6241919678209842653" xil_pn:start_ts="1515183908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="rs_latch.bld"/>
      <outfile xil_pn:name="rs_latch.ngd"/>
      <outfile xil_pn:name="rs_latch_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1515183915" xil_pn:in_ck="5942496996817993591" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6349267131326700252" xil_pn:start_ts="1515183913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="rs_latch.pcf"/>
      <outfile xil_pn:name="rs_latch_map.map"/>
      <outfile xil_pn:name="rs_latch_map.mrp"/>
      <outfile xil_pn:name="rs_latch_map.ncd"/>
      <outfile xil_pn:name="rs_latch_map.ngm"/>
      <outfile xil_pn:name="rs_latch_map.xrpt"/>
      <outfile xil_pn:name="rs_latch_summary.xml"/>
      <outfile xil_pn:name="rs_latch_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1515184048" xil_pn:in_ck="-6784722297399856624" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1515184042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="rs_latch.ncd"/>
      <outfile xil_pn:name="rs_latch.pad"/>
      <outfile xil_pn:name="rs_latch.par"/>
      <outfile xil_pn:name="rs_latch.ptwx"/>
      <outfile xil_pn:name="rs_latch.unroutes"/>
      <outfile xil_pn:name="rs_latch.xpi"/>
      <outfile xil_pn:name="rs_latch_pad.csv"/>
      <outfile xil_pn:name="rs_latch_pad.txt"/>
      <outfile xil_pn:name="rs_latch_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1515184056" xil_pn:in_ck="5942496996817993459" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="1699822085380321827" xil_pn:start_ts="1515184054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/rs_latch_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/rs_latch_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/rs_latch_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515194347" xil_pn:in_ck="-1453379389588063060" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1515194347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen/par/rs_latch_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/rs_latch_timesim.vhd"/>
      <outfile xil_pn:name="rs_latch_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515194354" xil_pn:in_ck="8893778191123095576" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-8035719874806619284" xil_pn:start_ts="1515194347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rs_latch_testbench_isim_par.exe"/>
      <outfile xil_pn:name="rs_latch_testbench_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1515194354" xil_pn:in_ck="4575887327160107730" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-914768165908430982" xil_pn:start_ts="1515194354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rs_latch_testbench_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1515184048" xil_pn:in_ck="5942496996817993459" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1515184046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="rs_latch.twr"/>
      <outfile xil_pn:name="rs_latch.twx"/>
    </transform>
    <transform xil_pn:end_ts="1515183918" xil_pn:in_ck="-6784722297399856624" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="6778363612797083529" xil_pn:start_ts="1515183915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/rs_latch_map.nlf"/>
      <outfile xil_pn:name="netgen/map/rs_latch_map.sdf"/>
      <outfile xil_pn:name="netgen/map/rs_latch_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515188486" xil_pn:in_ck="-5275890257004247218" xil_pn:name="TRAN_copyPost-MapAbstractToPreSimulation" xil_pn:start_ts="1515188486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen/map/rs_latch_map.sdf"/>
      <outfile xil_pn:name="netgen/map/rs_latch_map.vhd"/>
      <outfile xil_pn:name="rs_latch_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515188495" xil_pn:in_ck="5986514785136471225" xil_pn:name="TRAN_ISimulatePostMapModelRunFuse" xil_pn:prop_ck="-8035719874806619284" xil_pn:start_ts="1515188486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rs_latch_testbench_isim_map.exe"/>
      <outfile xil_pn:name="rs_latch_testbench_map.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1515188495" xil_pn:in_ck="6536183155453147675" xil_pn:name="TRAN_ISimulatePostMapModel" xil_pn:prop_ck="4889218097133162" xil_pn:start_ts="1515188495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rs_latch_testbench_isim_map.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1515184007" xil_pn:in_ck="5942496996817993591" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-5526117387780837897" xil_pn:start_ts="1515184005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/rs_latch_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/rs_latch_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515188401" xil_pn:in_ck="3008253377782830617" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1515188401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen/translate/rs_latch_translate.vhd"/>
      <outfile xil_pn:name="rs_latch_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515188408" xil_pn:in_ck="3008253377782830617" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="-8035719874806619284" xil_pn:start_ts="1515188401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rs_latch_testbench_isim_translate.exe"/>
      <outfile xil_pn:name="rs_latch_testbench_translate.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1515188409" xil_pn:in_ck="2326609561250446333" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="8697806857363614106" xil_pn:start_ts="1515188408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rs_latch_testbench_isim_translate.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1515184041" xil_pn:in_ck="5942496996817993590" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="5059624152311092156" xil_pn:start_ts="1515184039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/rs_latch_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/rs_latch_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
