//=============================================================================//
//  Copyright 2007 Rick "Lick" Wong                                            //
//  This library is licensed as described in the included readme (MIT License) //
//=============================================================================//

#include "../libprism.h"
#include "ram_m3.h"

//SuperCard
static vu16 *_sc_unlock(){
    *(vu16*)0x9FFFFFE = 0xA55A;
    *(vu16*)0x9FFFFFE = 0xA55A;
    *(vu16*)0x9FFFFFE = 0x5; // RAM_RW
    *(vu16*)0x9FFFFFE = 0x5;

    return (vu16*)0x8000000;
}

static void _sc_lock(){
    *(vu16*)0x9FFFFFE = 0xA55A;
    *(vu16*)0x9FFFFFE = 0xA55A;
    *(vu16*)0x9FFFFFE = 0x3; // MEDIA
    *(vu16*)0x9FFFFFE = 0x3;
}

//M3
static vu16 *_m3_unlock(){
    u32 mode = 0x00400006; // RAM_RW
    vu16 tmp;
    tmp = *(vu16*)0x08E00002;
    tmp = *(vu16*)0x0800000E;
    tmp = *(vu16*)0x08801FFC;
    tmp = *(vu16*)0x0800104A;
    tmp = *(vu16*)0x08800612;
    tmp = *(vu16*)0x08000000;
    tmp = *(vu16*)0x08801B66;
    tmp = *(vu16*)(0x08000000 + (mode << 1));
    tmp = *(vu16*)0x0800080E;
    tmp = *(vu16*)0x08000000;
    tmp = *(vu16*)0x080001E4;
    tmp = *(vu16*)0x080001E4;
    tmp = *(vu16*)0x08000188;
    tmp = *(vu16*)0x08000188;

    return (vu16*)0x8000000;
}

static void _m3_lock(){
    u32 mode = 0x00400003; // MEDIA
    vu16 tmp;
    tmp = *(vu16*)0x08E00002;
    tmp = *(vu16*)0x0800000E;
    tmp = *(vu16*)0x08801FFC;
    tmp = *(vu16*)0x0800104A;
    tmp = *(vu16*)0x08800612;
    tmp = *(vu16*)0x08000000;
    tmp = *(vu16*)0x08801B66;
    tmp = *(vu16*)(0x08000000 + (mode << 1));
    tmp = *(vu16*)0x0800080E;
    tmp = *(vu16*)0x08000000;
    tmp = *(vu16*)0x080001E4;
    tmp = *(vu16*)0x080001E4;
    tmp = *(vu16*)0x08000188;
    tmp = *(vu16*)0x08000188;
}

//Opera DSBM
static vu16 *_opera_unlock (){
    *(vu16*)0x8240000 = 1;
    return (vu16*)0x9000000;
}

static void _opera_lock(){
    *(vu16*)0x8240000 = 0;
}

//G6
static vu16 *_g6_unlock(){
    u32 mode = 6; // RAM_RW
    vu16 tmp;
	tmp = *(vu16*)0x09000000;
	tmp = *(vu16*)0x09FFFFE0;
	tmp = *(vu16*)0x09FFFFEC;
	tmp = *(vu16*)0x09FFFFEC;
	tmp = *(vu16*)0x09FFFFEC;
	tmp = *(vu16*)0x09FFFFFC;
	tmp = *(vu16*)0x09FFFFFC;
	tmp = *(vu16*)0x09FFFFFC;
	tmp = *(vu16*)0x09FFFF4A;
	tmp = *(vu16*)0x09FFFF4A;
	tmp = *(vu16*)0x09FFFF4A;
	tmp = *(vu16*)(0x09200000 + (mode << 1));
	tmp = *(vu16*)0x09FFFFF0;
	tmp = *(vu16*)0x09FFFFE8;

    return (vu16*)0x8000000;
}

static void _g6_lock(){
    u32 mode = 3; // MEDIA
    vu16 tmp;
	tmp = *(vu16*)0x09000000;
	tmp = *(vu16*)0x09FFFFE0;
	tmp = *(vu16*)0x09FFFFEC;
	tmp = *(vu16*)0x09FFFFEC;
	tmp = *(vu16*)0x09FFFFEC;
	tmp = *(vu16*)0x09FFFFFC;
	tmp = *(vu16*)0x09FFFFFC;
	tmp = *(vu16*)0x09FFFFFC;
	tmp = *(vu16*)0x09FFFF4A;
	tmp = *(vu16*)0x09FFFF4A;
	tmp = *(vu16*)0x09FFFF4A;
	tmp = *(vu16*)(0x09200000 + (mode << 1));
	tmp = *(vu16*)0x09FFFFF0;
	tmp = *(vu16*)0x09FFFFE8;
}

//EZ
static vu16 *_ez_unlock(){
    *(vu16*)0x9FE0000 = 0xD200; // SetRompage (OS mode)
    *(vu16*)0x8000000 = 0x1500;
    *(vu16*)0x8020000 = 0xD200;
    *(vu16*)0x8040000 = 0x1500;
    *(vu16*)0x9880000 = 0x8000;
    *(vu16*)0x9FC0000 = 0x1500;

    *(vu16*)0x9FE0000 = 0xD200; // OpenNorWrite
    *(vu16*)0x8000000 = 0x1500;
    *(vu16*)0x8020000 = 0xD200;
    *(vu16*)0x8040000 = 0x1500;
    *(vu16*)0x9C40000 = 0x1500;
    *(vu16*)0x9FC0000 = 0x1500;

    return (vu16*)0x8400000;
}

static void _ez_lock(){
    *(vu16*)0x9FE0000 = 0xD200; // CloseNorWrite
    *(vu16*)0x8000000 = 0x1500;
    *(vu16*)0x8020000 = 0xD200;
    *(vu16*)0x8040000 = 0x1500;
    *(vu16*)0x9C40000 = 0xD200;
    *(vu16*)0x9FC0000 = 0x1500;
}

static vu16 *_eznew_unlock(){
    *(vu16*)0x9FE0000 = 0xD200; // SetRompage (384) //352?
    *(vu16*)0x8000000 = 0x1500;
    *(vu16*)0x8020000 = 0xD200;
    *(vu16*)0x8040000 = 0x1500;
    *(vu16*)0x9880000 = 384;
    *(vu16*)0x9FC0000 = 0x1500;

    *(vu16*)0x9FE0000 = 0xD200; // OpenNorWrite
    *(vu16*)0x8000000 = 0x1500;
    *(vu16*)0x8020000 = 0xD200;
    *(vu16*)0x8040000 = 0x1500;
    *(vu16*)0x9C40000 = 0x1500;
    *(vu16*)0x9FC0000 = 0x1500;

    return (vu16*)0x8000000;
}

static vu16 *_ezplus_unlock(){
    *(vu16*)0x9FE0000 = 0xD200; // SetRompage (192)
    *(vu16*)0x8000000 = 0x1500;
    *(vu16*)0x8020000 = 0xD200;
    *(vu16*)0x8040000 = 0x1500;
    *(vu16*)0x9880000 = 192;
    *(vu16*)0x9FC0000 = 0x1500;

    *(vu16*)0x9FE0000 = 0xD200; // OpenNorWrite
    *(vu16*)0x8000000 = 0x1500;
    *(vu16*)0x8020000 = 0xD200;
    *(vu16*)0x8040000 = 0x1500;
    *(vu16*)0x9C40000 = 0x1500;
    *(vu16*)0x9FC0000 = 0x1500;

    return (vu16*)0x8000000;
}

//RawMem
static vu16 *_raw_unlock(){return (vu16*)0x08000000;}
static void _raw_lock(){}

//DSi
static vu16 *_dsi_unlock(){return (vu16*)0x02400000;}
static void _dsi_lock(){}

//===================================//
//              Ram API !            //
//===================================//
typedef enum                 {DETECT_RAM=0, RAW_RAM, DSi_RAM, SC_RAM,      M3_RAM, OPERA_RAM, G6_RAM, EZ_RAM, EZnew_RAM,     EZplus_RAM,     M3Ext_RAM}RAM_TYPE;
static const char *_types[]={"Unknown",    "Raw",   "DSi",   "Supercard", "M3",   "DSBM",    "G6",   "EZ",   "EZ 3in1 new", "EZ 3in1 plus", "M3Ext"};

static vu16* (*_unlock)() = 0;
static void (*_lock)() = 0;
static u32 _size = 0;
static u32 _type = DETECT_RAM;
vu16 *extmem;

static bool _ram_test(){
    extmem = _unlock();

    extmem[0] = 0x1234;
    if(extmem[0] == 0x1234)        // test writability
    {
        if(_type==RAW_RAM)return true; //don't need to test non-write
        _lock();

        extmem[0] = 0x4321;
        if(extmem[0] != 0x4321)    // test non-writability
        {
            return true;
        }
        return false;
    }

    if(_lock==_ez_lock)_lock(); //make sure CloseNorWrite() if attempting EZ
    return false;
}

static void _ram_precalc_size(){
    if(_unlock == 0 || _lock == 0)
        return;
        
    extmem = _unlock();
    _size = 0;

    extmem[0] = 0x2468;
    while(extmem[_size] == 0x2468)
    {
        extmem[_size] = 0;
        _size += 512;
        extmem[_size] = 0x2468;
    }
    _size<<=1;

    //if(_type!=RAW_RAM)_lock();
}

vu16* ram_init(){
	if(IPCZ->NDSType>=NDSi){
		if(*(vu32*)0x04004000){
			_unlock = _dsi_unlock;
			_lock   = _dsi_lock;
			_type   = DSi_RAM;
			_size   = 0x00b00000; //Use 0x02400000-0x02f00000 as ExtRam in DSi Mode.
			return (extmem=_unlock());
		}
		return NULL; //DS Mode, but we need to guard access to 0x08000000.
	}

    sysSetBusOwners(BUS_OWNER_ARM9, BUS_OWNER_ARM9);

    u32 type=DETECT_RAM;
    switch(type)
    {
#if 0
        case SC_RAM:
        {
            _unlock = _sc_unlock;
            _lock   = _sc_lock;
            _type   = SC_RAM;
        }
        break;

        case M3_RAM:
        {
            _unlock = _m3_unlock;
            _lock   = _m3_lock;
            _type   = M3_RAM;
        }
        break;

        case OPERA_RAM:
        {
            _unlock = _opera_unlock;
            _lock   = _opera_lock;
            _type   = OPERA_RAM;
        }
        break;

        case G6_RAM:
        {
            _unlock = _g6_unlock;
            _lock   = _g6_lock;
            _type   = G6_RAM;
        }
        break;

        case EZ_RAM:
        {
            _unlock = _ez_unlock;
            _lock   = _ez_lock;
            _type   = EZ_RAM;
        }
        break;
#endif

        case DETECT_RAM:
        default:
        {
            _unlock = _raw_unlock;
            _lock   = _raw_lock;
            _type   = RAW_RAM;

            if(_ram_test())
            {
                break;
            }

            // try ez
            _unlock = _ez_unlock;
            _lock   = _ez_lock;
            _type   = EZ_RAM;
            
            if(_ram_test())
            {
                break;
            }

            _unlock = _eznew_unlock;
            _lock   = _ez_lock;
            _type   = EZnew_RAM;
            
            if(_ram_test())
            {
                break;
            }

            _unlock = _ezplus_unlock;
            _lock   = _ez_lock;
            _type   = EZplus_RAM;
            
            if(_ram_test())
            {
                break;
            }

            // try supercard
            _unlock = _sc_unlock;
            _lock   = _sc_lock;
            _type   = SC_RAM;

            if(_ram_test())
            {
                break;
            }

            // try m3
            _unlock = _m3_unlock;
            _lock   = _m3_lock;
            _type   = M3_RAM;

            if(_ram_test())
            {
                break;
            }

            // try opera
            _unlock = _opera_unlock;
            _lock   = _opera_lock;
            _type   = OPERA_RAM;

            if(_ram_test())
            {
                break;
            }

            // try g6
            _unlock = _g6_unlock;
            _lock   = _g6_lock;
            _type   = G6_RAM;
            
            if(_ram_test())
            {
                break;
            }

            // try m3ext
            _unlock = M3ExtPack_Start;
            _lock   = M3ExtPack_InitReadOnly;
            _type   = M3Ext_RAM;

            if(_ram_test())
            {
                break;
            }

            // fail
            _unlock = 0;
            _lock   = 0;
            _type   = DETECT_RAM;
            _size   = 0;
            extmem  = NULL;

            return NULL;
        }
        break;
    }
    
    _ram_precalc_size();
    
    return extmem; //from here it is safe to refer to extmem variable
}


u32 ram_type(){return _type;}
const char* ram_type_string(){return _types[_type];}
u32 ram_size(){return _size;}

vu16* ram_unlock(){
    sysSetBusOwners(BUS_OWNER_ARM9, BUS_OWNER_ARM9);

    if(_unlock)return (extmem=_unlock());
    return 0;
}

void ram_lock(){
    sysSetBusOwners(BUS_OWNER_ARM9, BUS_OWNER_ARM9);

    if(_lock)_lock();
    extmem=NULL;
}

/// MoonShell extmem wrapper API ///
typedef struct {
  u32 StartAdr,EndAdr,CurAdr;
  u32 *pSlot;
  u32 SlotCount;
} TBODY;

static TBODY tBody;
static int init=0;
void extmem_Init(){
	if(!init){memset(&tBody,0,sizeof(tBody));ram_init();init=1;}
	if(_type==DETECT_RAM)return;

	tBody.StartAdr=extmem;
	tBody.EndAdr=tBody.StartAdr+_size;
	tBody.CurAdr=tBody.StartAdr;
	tBody.pSlot=NULL;
	tBody.SlotCount=0;
}

void extmem_Free(){
	if(_type==DETECT_RAM)return;

	if(tBody.pSlot!=NULL){
		safefree(tBody.pSlot);
		tBody.pSlot=NULL;
		tBody.SlotCount=0;
	}
}

bool extmem_ExistMemory(){
	if(_type==DETECT_RAM)return false;
	return true;
}

u32 extmem_GetMemSize(){
	return ram_size();
}

void extmem_SetCount(u32 Count){
	if(_type==DETECT_RAM)return;

	if(tBody.pSlot!=NULL){
		_consolePrint("extmem_SetSlotCount: Already allocated pSlot.\n");
		die();
	}
      
	tBody.pSlot=(u32*)safemalloc(sizeof(u32)*Count);
	MemSet32DMA3(0,tBody.pSlot,sizeof(u32)*Count);
	tBody.SlotCount=Count;
}

bool extmem_Exists(u32 SlotIndex){
	if(_type==DETECT_RAM)return false;

	if(tBody.SlotCount<=SlotIndex){
		_consolePrintf("extmem_Exists(u32 SlotIndex=%d); SlotCount==%d limit error.\n",SlotIndex,tBody.SlotCount);
		return false;
	}
	if(tBody.pSlot[SlotIndex]==0)return false;
	return(true);
}

bool extmem_Alloc(u32 SlotIndex,u32 Size){
	if(_type==DETECT_RAM)return false;

	if(tBody.SlotCount<=SlotIndex){
		_consolePrintf("extmem_Alloc(u32 SlotIndex=%d,u32 Size=%d); SlotCount==%d limit error.\n",SlotIndex,Size,tBody.SlotCount);
		return false;
	}
      
	Size=align2(Size);
      
	u32 TermAdr=tBody.CurAdr+Size;
      
	if(tBody.EndAdr<TermAdr){
// 		_consolePrintf("extmem_Alloc(u32 SlotIndex=%d,u32 Size=%d); MemAlloc limit error.\n",SlotIndex,Size);
		return false;
	}
      
	tBody.pSlot[SlotIndex]=tBody.CurAdr;
	tBody.CurAdr=TermAdr;

	return true;
}

bool extmem_Write(u32 SlotIndex,void *pData,u32 DataSize){
	if(_type==DETECT_RAM)return false;

	if(tBody.SlotCount<=SlotIndex){
		_consolePrintf("extmem_Write(u32 SlotIndex=%d,...); SlotCount==%d limit error.\n",SlotIndex,tBody.SlotCount);
		return false;
	}
      
	u16 *pSrcData=(u16*)pData;
	u32 SrcSize=DataSize;
	u16 *pDstData=(u16*)tBody.pSlot[SlotIndex];
	u32 DstSize=align2(SrcSize);
      
	if(pDstData==NULL){
		_consolePrintf("extmem_Write(u32 SlotIndex=%d,...); pSlot[SlotIndex]==NULL not allocated error.\n",SlotIndex);
		return false;
	}

	MemCopy16DMA3(pSrcData,pDstData,DstSize);
	return true;
}

bool extmem_Read(u32 SlotIndex,void *pData,u32 DataSize){
	if(_type==DETECT_RAM)return false;

	if(tBody.SlotCount<=SlotIndex){
		_consolePrintf("extmem_Read(u32 SlotIndex=%d,...); SlotCount==%d limit error.\n",SlotIndex,tBody.SlotCount);
        return false;
	}

	u16 *pSrcData=(u16*)tBody.pSlot[SlotIndex];
//	u32 SrcSize=align2(Size);
	u16 *pDstData=(u16*)pData;
	u32 DstSize=DataSize;

	if(pSrcData==NULL){
		_consolePrintf("extmem_Read(u32 SlotIndex=%d,...); pSlot[SlotIndex]==NULL not allocated error.\n",SlotIndex);
		return(false);
	}

	MemCopy16DMA3(pSrcData,pDstData,DstSize);
	return true;
}
