[Library]
others = $MODEL_TECH/../modelsim.ini
igloo = C:/Microsemi/Libero_SoC_v11.7///Designer//lib//modelsim//precompiled/vhdl/igloo
syncad_vhdl_lib = C:\Microsemi\Libero_SoC_v11.7\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
