Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov  9 01:55:33 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       40          
HPDR-1     Warning           Port pin direction inconsistency  16          
LUTAR-1    Warning           LUT drives async reset alert      2           
TIMING-20  Warning           Non-clocked latch                 16          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (73)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (94)
5. checking no_input_delay (11)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (73)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_COMM_RW (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/o_SET_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (94)
-------------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.018        0.000                      0                  244        0.151        0.000                      0                  244        2.000        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.018        0.000                      0                  244        0.151        0.000                      0                  244        2.000        0.000                       0                   145  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 ext_memRW/ExtMem_Comm.v_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_nWE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.138ns (26.438%)  route 3.166ns (73.562%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 3.539 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.634    -0.859    ext_memRW/clk_out1
    SLICE_X2Y37          FDRE                                         r  ext_memRW/ExtMem_Comm.v_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518    -0.341 f  ext_memRW/ExtMem_Comm.v_Count_reg[11]/Q
                         net (fo=3, routed)           0.897     0.557    ext_memRW/ExtMem_Comm.v_Count_reg[11]
    SLICE_X0Y36          LUT6 (Prop_lut6_I4_O)        0.124     0.681 f  ext_memRW/w_oADDR[18]_i_4/O
                         net (fo=1, routed)           0.399     1.080    ext_memRW/w_oADDR[18]_i_4_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I0_O)        0.124     1.204 f  ext_memRW/w_oADDR[18]_i_3/O
                         net (fo=3, routed)           0.463     1.667    ext_memRW/w_oADDR[18]_i_3_n_0
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     1.791 r  ext_memRW/o_nWE_i_3/O
                         net (fo=6, routed)           0.540     2.331    ext_memRW/o_nWE_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.124     2.455 f  ext_memRW/o_nOE_i_3_comp/O
                         net (fo=1, routed)           0.395     2.850    ext_memRW/o_nOE_i_3_n_0_repN
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     2.974 r  ext_memRW/o_nWE_i_1_comp/O
                         net (fo=1, routed)           0.472     3.446    ext_memRW/o_nWE_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  ext_memRW/o_nWE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.515     3.539    ext_memRW/clk_out1
    SLICE_X1Y37          FDRE                                         r  ext_memRW/o_nWE_reg/C
                         clock pessimism              0.577     4.116    
                         clock uncertainty           -0.224     3.892    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.429     3.463    ext_memRW/o_nWE_reg
  -------------------------------------------------------------------
                         required time                          3.463    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 ext_memRW/ExtMem_Comm.v_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/w_oADDR_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.779ns (41.013%)  route 2.559ns (58.987%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 3.538 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.633    -0.860    ext_memRW/clk_out1
    SLICE_X1Y35          FDRE                                         r  ext_memRW/ExtMem_Comm.v_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  ext_memRW/ExtMem_Comm.v_Count_reg[0]/Q
                         net (fo=5, routed)           0.403    -0.001    ext_memRW/ExtMem_Comm.v_Count_reg[0]
    SLICE_X1Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.579 r  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.579    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_7_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.892 f  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8/O[3]
                         net (fo=1, routed)           0.814     1.706    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8_n_4
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.306     2.012 f  ext_memRW/o_DATA_TO_ERAM[7]_i_3/O
                         net (fo=6, routed)           0.846     2.857    ext_memRW/o_DATA_TO_ERAM[7]_i_3_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.124     2.981 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.496     3.478    ext_memRW/w_oADDR
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514     3.538    ext_memRW/clk_out1
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[12]/C
                         clock pessimism              0.577     4.115    
                         clock uncertainty           -0.224     3.891    
    SLICE_X2Y35          FDRE (Setup_fdre_C_CE)      -0.169     3.722    ext_memRW/w_oADDR_reg[12]
  -------------------------------------------------------------------
                         required time                          3.722    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 ext_memRW/ExtMem_Comm.v_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/w_oADDR_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.779ns (41.013%)  route 2.559ns (58.987%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 3.538 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.633    -0.860    ext_memRW/clk_out1
    SLICE_X1Y35          FDRE                                         r  ext_memRW/ExtMem_Comm.v_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  ext_memRW/ExtMem_Comm.v_Count_reg[0]/Q
                         net (fo=5, routed)           0.403    -0.001    ext_memRW/ExtMem_Comm.v_Count_reg[0]
    SLICE_X1Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.579 r  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.579    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_7_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.892 f  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8/O[3]
                         net (fo=1, routed)           0.814     1.706    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8_n_4
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.306     2.012 f  ext_memRW/o_DATA_TO_ERAM[7]_i_3/O
                         net (fo=6, routed)           0.846     2.857    ext_memRW/o_DATA_TO_ERAM[7]_i_3_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.124     2.981 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.496     3.478    ext_memRW/w_oADDR
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514     3.538    ext_memRW/clk_out1
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[5]/C
                         clock pessimism              0.577     4.115    
                         clock uncertainty           -0.224     3.891    
    SLICE_X2Y35          FDRE (Setup_fdre_C_CE)      -0.169     3.722    ext_memRW/w_oADDR_reg[5]
  -------------------------------------------------------------------
                         required time                          3.722    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 ext_memRW/ExtMem_Comm.v_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/w_oADDR_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.779ns (41.013%)  route 2.559ns (58.987%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 3.538 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.633    -0.860    ext_memRW/clk_out1
    SLICE_X1Y35          FDRE                                         r  ext_memRW/ExtMem_Comm.v_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  ext_memRW/ExtMem_Comm.v_Count_reg[0]/Q
                         net (fo=5, routed)           0.403    -0.001    ext_memRW/ExtMem_Comm.v_Count_reg[0]
    SLICE_X1Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.579 r  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.579    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_7_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.892 f  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8/O[3]
                         net (fo=1, routed)           0.814     1.706    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8_n_4
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.306     2.012 f  ext_memRW/o_DATA_TO_ERAM[7]_i_3/O
                         net (fo=6, routed)           0.846     2.857    ext_memRW/o_DATA_TO_ERAM[7]_i_3_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.124     2.981 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.496     3.478    ext_memRW/w_oADDR
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514     3.538    ext_memRW/clk_out1
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[6]/C
                         clock pessimism              0.577     4.115    
                         clock uncertainty           -0.224     3.891    
    SLICE_X2Y35          FDRE (Setup_fdre_C_CE)      -0.169     3.722    ext_memRW/w_oADDR_reg[6]
  -------------------------------------------------------------------
                         required time                          3.722    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.646ns (38.445%)  route 2.635ns (61.555%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.633    -0.860    ext_memRW/clk_out1
    SLICE_X0Y36          FDRE                                         r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/Q
                         net (fo=3, routed)           0.659     0.255    ext_memRW/ExtMem_Comm.v_Count_reg[8]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.780 r  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.780    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.019 f  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6/O[2]
                         net (fo=5, routed)           0.758     1.777    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.302     2.079 f  ext_memRW/o_DATA_TO_ERAM[7]_i_2/O
                         net (fo=2, routed)           0.721     2.801    ext_memRW/o_DATA_TO_ERAM[7]_i_2_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.925 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1/O
                         net (fo=9, routed)           0.497     3.422    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.513     3.537    ext_memRW/clk_out1
    SLICE_X4Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[4]/C
                         clock pessimism              0.563     4.100    
                         clock uncertainty           -0.224     3.876    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.205     3.671    ext_memRW/o_DATA_TO_ERAM_reg[4]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.646ns (38.445%)  route 2.635ns (61.555%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.633    -0.860    ext_memRW/clk_out1
    SLICE_X0Y36          FDRE                                         r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/Q
                         net (fo=3, routed)           0.659     0.255    ext_memRW/ExtMem_Comm.v_Count_reg[8]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.780 r  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.780    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.019 f  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6/O[2]
                         net (fo=5, routed)           0.758     1.777    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.302     2.079 f  ext_memRW/o_DATA_TO_ERAM[7]_i_2/O
                         net (fo=2, routed)           0.721     2.801    ext_memRW/o_DATA_TO_ERAM[7]_i_2_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.925 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1/O
                         net (fo=9, routed)           0.497     3.422    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.513     3.537    ext_memRW/clk_out1
    SLICE_X4Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[5]/C
                         clock pessimism              0.563     4.100    
                         clock uncertainty           -0.224     3.876    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.205     3.671    ext_memRW/o_DATA_TO_ERAM_reg[5]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.646ns (38.445%)  route 2.635ns (61.555%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.633    -0.860    ext_memRW/clk_out1
    SLICE_X0Y36          FDRE                                         r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/Q
                         net (fo=3, routed)           0.659     0.255    ext_memRW/ExtMem_Comm.v_Count_reg[8]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.780 r  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.780    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.019 f  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6/O[2]
                         net (fo=5, routed)           0.758     1.777    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.302     2.079 f  ext_memRW/o_DATA_TO_ERAM[7]_i_2/O
                         net (fo=2, routed)           0.721     2.801    ext_memRW/o_DATA_TO_ERAM[7]_i_2_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.925 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1/O
                         net (fo=9, routed)           0.497     3.422    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.513     3.537    ext_memRW/clk_out1
    SLICE_X4Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[6]/C
                         clock pessimism              0.563     4.100    
                         clock uncertainty           -0.224     3.876    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.205     3.671    ext_memRW/o_DATA_TO_ERAM_reg[6]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.646ns (38.445%)  route 2.635ns (61.555%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.633    -0.860    ext_memRW/clk_out1
    SLICE_X0Y36          FDRE                                         r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/Q
                         net (fo=3, routed)           0.659     0.255    ext_memRW/ExtMem_Comm.v_Count_reg[8]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.780 r  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.780    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.019 f  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6/O[2]
                         net (fo=5, routed)           0.758     1.777    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.302     2.079 f  ext_memRW/o_DATA_TO_ERAM[7]_i_2/O
                         net (fo=2, routed)           0.721     2.801    ext_memRW/o_DATA_TO_ERAM[7]_i_2_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.925 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1/O
                         net (fo=9, routed)           0.497     3.422    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.513     3.537    ext_memRW/clk_out1
    SLICE_X4Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[7]/C
                         clock pessimism              0.563     4.100    
                         clock uncertainty           -0.224     3.876    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.205     3.671    ext_memRW/o_DATA_TO_ERAM_reg[7]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.646ns (38.456%)  route 2.634ns (61.544%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.633    -0.860    ext_memRW/clk_out1
    SLICE_X0Y36          FDRE                                         r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/Q
                         net (fo=3, routed)           0.659     0.255    ext_memRW/ExtMem_Comm.v_Count_reg[8]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.780 r  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.780    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.019 f  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6/O[2]
                         net (fo=5, routed)           0.758     1.777    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.302     2.079 f  ext_memRW/o_DATA_TO_ERAM[7]_i_2/O
                         net (fo=2, routed)           0.721     2.801    ext_memRW/o_DATA_TO_ERAM[7]_i_2_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.925 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1/O
                         net (fo=9, routed)           0.496     3.420    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.513     3.537    ext_memRW/clk_out1
    SLICE_X5Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[0]/C
                         clock pessimism              0.563     4.100    
                         clock uncertainty           -0.224     3.876    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205     3.671    ext_memRW/o_DATA_TO_ERAM_reg[0]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.646ns (38.456%)  route 2.634ns (61.544%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.633    -0.860    ext_memRW/clk_out1
    SLICE_X0Y36          FDRE                                         r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  ext_memRW/ExtMem_Comm.v_Count_reg[8]/Q
                         net (fo=3, routed)           0.659     0.255    ext_memRW/ExtMem_Comm.v_Count_reg[8]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.780 r  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.780    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_8_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.019 f  ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6/O[2]
                         net (fo=5, routed)           0.758     1.777    ext_memRW/o_DATA_TO_ERAM_reg[7]_i_6_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.302     2.079 f  ext_memRW/o_DATA_TO_ERAM[7]_i_2/O
                         net (fo=2, routed)           0.721     2.801    ext_memRW/o_DATA_TO_ERAM[7]_i_2_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.925 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1/O
                         net (fo=9, routed)           0.496     3.420    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.513     3.537    ext_memRW/clk_out1
    SLICE_X5Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[1]/C
                         clock pessimism              0.563     4.100    
                         clock uncertainty           -0.224     3.876    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205     3.671    ext_memRW/o_DATA_TO_ERAM_reg[1]
  -------------------------------------------------------------------
                         required time                          3.671    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                  0.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_DATA_EMEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.593    -0.571    MEM_DIST1/clk_out1
    SLICE_X3Y38          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MEM_DIST1/o_DATA_EMEM_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.317    ext_memRW/D[0]
    SLICE_X5Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.811    ext_memRW/clk_out1
    SLICE_X5Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[0]/C
                         clock pessimism              0.273    -0.538    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.070    -0.468    ext_memRW/o_DATA_TO_ERAM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_DATA_EMEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.803%)  route 0.167ns (54.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.593    -0.571    MEM_DIST1/clk_out1
    SLICE_X3Y38          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MEM_DIST1/o_DATA_EMEM_reg[6]/Q
                         net (fo=1, routed)           0.167    -0.263    ext_memRW/D[6]
    SLICE_X4Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.811    ext_memRW/clk_out1
    SLICE_X4Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[6]/C
                         clock pessimism              0.273    -0.538    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.070    -0.468    ext_memRW/o_DATA_TO_ERAM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_DATA_EMEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.248%)  route 0.171ns (54.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.593    -0.571    MEM_DIST1/clk_out1
    SLICE_X3Y38          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MEM_DIST1/o_DATA_EMEM_reg[2]/Q
                         net (fo=1, routed)           0.171    -0.259    ext_memRW/D[2]
    SLICE_X5Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.811    ext_memRW/clk_out1
    SLICE_X5Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[2]/C
                         clock pessimism              0.273    -0.538    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.070    -0.468    ext_memRW/o_DATA_TO_ERAM_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            divOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.873%)  route 0.130ns (41.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.585    -0.579    clk_out1
    SLICE_X4Y30          FDRE                                         r  count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  count2_reg[9]/Q
                         net (fo=3, routed)           0.130    -0.308    count2_reg[9]
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  divOut_i_1/O
                         net (fo=1, routed)           0.000    -0.263    divOut_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  divOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.853    -0.818    clk_out1
    SLICE_X5Y29          FDRE                                         r  divOut_reg/C
                         clock pessimism              0.252    -0.566    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.091    -0.475    divOut_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ext_memRW/w_oDATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_iHiBYTE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.441%)  route 0.132ns (44.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.589    -0.575    ext_memRW/clk_out1
    SLICE_X6Y36          FDRE                                         r  ext_memRW/w_oDATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  ext_memRW/w_oDATA_reg[0]/Q
                         net (fo=4, routed)           0.132    -0.279    MEM_DIST1/w_iLoBYTE_reg[7]_1[0]
    SLICE_X6Y37          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.811    MEM_DIST1/clk_out1
    SLICE_X6Y37          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[0]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.059    -0.500    MEM_DIST1/w_iHiBYTE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_DATA_EMEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.274%)  route 0.169ns (50.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.593    -0.571    MEM_DIST1/clk_out1
    SLICE_X2Y39          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  MEM_DIST1/o_DATA_EMEM_reg[1]/Q
                         net (fo=1, routed)           0.169    -0.238    ext_memRW/D[1]
    SLICE_X5Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.811    ext_memRW/clk_out1
    SLICE_X5Y37          FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[1]/C
                         clock pessimism              0.273    -0.538    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.066    -0.472    ext_memRW/o_DATA_TO_ERAM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ext_memRW/w_oDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_iHiBYTE_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.621%)  route 0.182ns (56.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.589    -0.575    ext_memRW/clk_out1
    SLICE_X5Y35          FDRE                                         r  ext_memRW/w_oDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  ext_memRW/w_oDATA_reg[5]/Q
                         net (fo=4, routed)           0.182    -0.252    MEM_DIST1/w_iLoBYTE_reg[7]_1[5]
    SLICE_X5Y38          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.862    -0.809    MEM_DIST1/clk_out1
    SLICE_X5Y38          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[5]_lopt_replica/C
                         clock pessimism              0.252    -0.557    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.070    -0.487    MEM_DIST1/w_iHiBYTE_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ext_memRW/w_oDATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_iLoBYTE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.520%)  route 0.120ns (48.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.589    -0.575    ext_memRW/clk_out1
    SLICE_X5Y35          FDRE                                         r  ext_memRW/w_oDATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.447 r  ext_memRW/w_oDATA_reg[6]/Q
                         net (fo=4, routed)           0.120    -0.326    MEM_DIST1/w_iLoBYTE_reg[7]_1[6]
    SLICE_X6Y35          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.859    -0.812    MEM_DIST1/clk_out1
    SLICE_X6Y35          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[6]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)        -0.002    -0.562    MEM_DIST1/w_iLoBYTE_reg[6]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/w_oADDR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.625%)  route 0.224ns (61.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.589    -0.575    MEM_DIST1/clk_out1
    SLICE_X4Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  MEM_DIST1/o_ADDR_reg[5]/Q
                         net (fo=1, routed)           0.224    -0.210    ext_memRW/w_oADDR_reg[18]_1[5]
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.861    -0.810    ext_memRW/clk_out1
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[5]/C
                         clock pessimism              0.273    -0.537    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.090    -0.447    ext_memRW/w_oADDR_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/w_oADDR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.591    -0.573    MEM_DIST1/clk_out1
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  MEM_DIST1/o_ADDR_reg[3]/Q
                         net (fo=1, routed)           0.166    -0.243    ext_memRW/w_oADDR_reg[18]_1[3]
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.861    -0.810    ext_memRW/clk_out1
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[3]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.071    -0.487    ext_memRW/w_oADDR_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y28      count2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y30      count2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y30      count2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y28      count2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y28      count2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y28      count2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y29      count2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y29      count2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y30      count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y30      count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y30      count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y30      count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y30      count2_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y30      count2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y30      count2_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y30      count2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      count2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.457ns  (logic 5.350ns (46.698%)  route 6.107ns (53.302%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=63, routed)          1.766     3.230    IV_SAVER/i_ADC_DnB_IBUF
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.150     3.380 r  IV_SAVER/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=16, routed)          4.341     7.721    o_pulse_out_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.736    11.457 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.457    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[6]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.368ns  (logic 4.706ns (50.232%)  route 4.662ns (49.768%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[6]_inst_i_2/G
    SLICE_X8Y34          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[6]_inst_i_2/Q
                         net (fo=1, routed)           0.952     1.577    io_COMM_BUS_OBUFT[6]_inst_i_2_n_0
    SLICE_X8Y31          LUT1 (Prop_lut1_I0_O)        0.124     1.701 f  io_COMM_BUS_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           3.710     5.411    io_COMM_BUS_TRI[6]
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.957     9.368 r  io_COMM_BUS_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     9.368    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[2]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 4.730ns (51.496%)  route 4.456ns (48.504%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[2]_inst_i_2/G
    SLICE_X8Y34          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[2]_inst_i_2/Q
                         net (fo=1, routed)           0.941     1.566    io_COMM_BUS_OBUFT[2]_inst_i_2_n_0
    SLICE_X9Y31          LUT1 (Prop_lut1_I0_O)        0.124     1.690 f  io_COMM_BUS_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           3.514     5.205    io_COMM_BUS_TRI[2]
    W6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.981     9.186 r  io_COMM_BUS_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     9.186    io_COMM_BUS[2]
    W6                                                                r  io_COMM_BUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[0]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.142ns  (logic 4.733ns (51.768%)  route 4.410ns (48.232%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[0]_inst_i_2/G
    SLICE_X2Y26          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[0]_inst_i_2/Q
                         net (fo=1, routed)           0.521     1.146    io_COMM_BUS_OBUFT[0]_inst_i_2_n_0
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     1.270 f  io_COMM_BUS_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           3.888     5.159    io_COMM_BUS_TRI[0]
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.984     9.142 r  io_COMM_BUS_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     9.142    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[4]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.944ns  (logic 4.721ns (52.784%)  route 4.223ns (47.216%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[4]_inst_i_2/G
    SLICE_X8Y31          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[4]_inst_i_2/Q
                         net (fo=1, routed)           0.661     1.286    io_COMM_BUS_OBUFT[4]_inst_i_2_n_0
    SLICE_X8Y31          LUT1 (Prop_lut1_I0_O)        0.124     1.410 f  io_COMM_BUS_OBUFT[4]_inst_i_1/O
                         net (fo=1, routed)           3.562     4.972    io_COMM_BUS_TRI[4]
    U5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.972     8.944 r  io_COMM_BUS_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     8.944    io_COMM_BUS[4]
    U5                                                                r  io_COMM_BUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[15]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.925ns  (logic 4.648ns (52.080%)  route 4.277ns (47.920%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[15]_inst_i_2/G
    SLICE_X7Y38          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[15]_inst_i_2/Q
                         net (fo=1, routed)           0.955     1.514    io_COMM_BUS_OBUFT[15]_inst_i_2_n_0
    SLICE_X8Y43          LUT1 (Prop_lut1_I0_O)        0.124     1.638 f  io_COMM_BUS_OBUFT[15]_inst_i_1/O
                         net (fo=1, routed)           3.322     4.960    io_COMM_BUS_TRI[15]
    T2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.965     8.925 r  io_COMM_BUS_OBUFT[15]_inst/O
                         net (fo=0)                   0.000     8.925    io_COMM_BUS[15]
    T2                                                                r  io_COMM_BUS[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[5]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.877ns  (logic 4.712ns (53.076%)  route 4.165ns (46.924%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[5]_inst_i_2/G
    SLICE_X8Y34          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[5]_inst_i_2/Q
                         net (fo=1, routed)           0.655     1.280    io_COMM_BUS_OBUFT[5]_inst_i_2_n_0
    SLICE_X8Y34          LUT1 (Prop_lut1_I0_O)        0.124     1.404 f  io_COMM_BUS_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           3.510     4.914    io_COMM_BUS_TRI[5]
    W4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.963     8.877 r  io_COMM_BUS_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     8.877    io_COMM_BUS[5]
    W4                                                                r  io_COMM_BUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[12]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.759ns  (logic 4.711ns (53.782%)  route 4.048ns (46.218%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[12]_inst_i_2/G
    SLICE_X10Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[12]_inst_i_2/Q
                         net (fo=1, routed)           0.803     1.428    io_COMM_BUS_OBUFT[12]_inst_i_2_n_0
    SLICE_X10Y40         LUT1 (Prop_lut1_I0_O)        0.124     1.552 f  io_COMM_BUS_OBUFT[12]_inst_i_1/O
                         net (fo=1, routed)           3.245     4.797    io_COMM_BUS_TRI[12]
    V2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.962     8.759 r  io_COMM_BUS_OBUFT[12]_inst/O
                         net (fo=0)                   0.000     8.759    io_COMM_BUS[12]
    V2                                                                r  io_COMM_BUS[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.709ns  (logic 4.700ns (53.972%)  route 4.008ns (46.028%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[7]_inst_i_2/G
    SLICE_X8Y31          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[7]_inst_i_2/Q
                         net (fo=1, routed)           0.655     1.280    io_COMM_BUS_OBUFT[7]_inst_i_2_n_0
    SLICE_X8Y31          LUT1 (Prop_lut1_I0_O)        0.124     1.404 f  io_COMM_BUS_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           3.353     4.757    io_COMM_BUS_TRI[7]
    U4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.951     8.709 r  io_COMM_BUS_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     8.709    io_COMM_BUS[7]
    U4                                                                r  io_COMM_BUS[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[9]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.562ns  (logic 4.714ns (55.063%)  route 3.847ns (44.937%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[9]_inst_i_2/G
    SLICE_X10Y35         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[9]_inst_i_2/Q
                         net (fo=1, routed)           0.686     1.311    io_COMM_BUS_OBUFT[9]_inst_i_2_n_0
    SLICE_X12Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.435 f  io_COMM_BUS_OBUFT[9]_inst_i_1/O
                         net (fo=1, routed)           3.161     4.596    io_COMM_BUS_TRI[9]
    W5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.965     8.562 r  io_COMM_BUS_OBUFT[9]_inst/O
                         net (fo=0)                   0.000     8.562    io_COMM_BUS[9]
    W5                                                                r  io_COMM_BUS[9] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.254ns (67.859%)  route 0.120ns (32.141%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[11]/C
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[11]/Q
                         net (fo=2, routed)           0.120     0.266    ext_ram/out[11]
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.374 r  ext_ram/r_ADDR_COUNT_u32_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.374    ext_ram/r_ADDR_COUNT_u32_reg[8]_i_1_n_4
    SLICE_X5Y33          FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.254ns (67.859%)  route 0.120ns (32.141%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[3]/C
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[3]/Q
                         net (fo=2, routed)           0.120     0.266    ext_ram/out[3]
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.374 r  ext_ram/r_ADDR_COUNT_u32_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.374    ext_ram/r_ADDR_COUNT_u32_reg[0]_i_1_n_4
    SLICE_X5Y31          FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.254ns (67.847%)  route 0.120ns (32.153%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[7]/C
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[7]/Q
                         net (fo=2, routed)           0.120     0.266    ext_ram/out[7]
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.374 r  ext_ram/r_ADDR_COUNT_u32_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.374    ext_ram/r_ADDR_COUNT_u32_reg[4]_i_1_n_4
    SLICE_X5Y32          FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.261ns (69.406%)  route 0.115ns (30.594%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[4]/C
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[4]/Q
                         net (fo=2, routed)           0.115     0.261    ext_ram/out[4]
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.376 r  ext_ram/r_ADDR_COUNT_u32_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.376    ext_ram/r_ADDR_COUNT_u32_reg[4]_i_1_n_7
    SLICE_X5Y32          FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.261ns (69.406%)  route 0.115ns (30.594%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[8]/C
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[8]/Q
                         net (fo=2, routed)           0.115     0.261    ext_ram/out[8]
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.376 r  ext_ram/r_ADDR_COUNT_u32_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.376    ext_ram/r_ADDR_COUNT_u32_reg[8]_i_1_n_7
    SLICE_X5Y33          FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.261ns (69.180%)  route 0.116ns (30.820%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[12]/C
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[12]/Q
                         net (fo=2, routed)           0.116     0.262    ext_ram/out[12]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.377 r  ext_ram/r_ADDR_COUNT_u32_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.377    ext_ram/r_ADDR_COUNT_u32_reg[12]_i_1_n_7
    SLICE_X5Y34          FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.257ns (67.897%)  route 0.122ns (32.103%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[6]/C
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[6]/Q
                         net (fo=2, routed)           0.122     0.268    ext_ram/out[6]
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.379 r  ext_ram/r_ADDR_COUNT_u32_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.379    ext_ram/r_ADDR_COUNT_u32_reg[4]_i_1_n_5
    SLICE_X5Y32          FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.257ns (67.886%)  route 0.122ns (32.114%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[10]/C
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[10]/Q
                         net (fo=2, routed)           0.122     0.268    ext_ram/out[10]
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.379 r  ext_ram/r_ADDR_COUNT_u32_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.379    ext_ram/r_ADDR_COUNT_u32_reg[8]_i_1_n_5
    SLICE_X5Y33          FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.257ns (67.886%)  route 0.122ns (32.114%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[2]/C
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[2]/Q
                         net (fo=2, routed)           0.122     0.268    ext_ram/out[2]
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.379 r  ext_ram/r_ADDR_COUNT_u32_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.379    ext_ram/r_ADDR_COUNT_u32_reg[0]_i_1_n_5
    SLICE_X5Y31          FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.297ns (72.079%)  route 0.115ns (27.921%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[4]/C
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[4]/Q
                         net (fo=2, routed)           0.115     0.261    ext_ram/out[4]
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.412 r  ext_ram/r_ADDR_COUNT_u32_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.412    ext_ram/r_ADDR_COUNT_u32_reg[4]_i_1_n_6
    SLICE_X5Y32          FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.955ns  (logic 4.342ns (43.618%)  route 5.613ns (56.382%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.622    -0.871    clk_out1
    SLICE_X5Y29          FDRE                                         r  divOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.415 r  divOut_reg/Q
                         net (fo=11, routed)          1.272     0.857    IV_SAVER/divOut
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.150     1.007 r  IV_SAVER/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=16, routed)          4.341     5.348    o_pulse_out_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.736     9.084 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.084    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iHiBYTE_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 3.976ns (40.090%)  route 5.942ns (59.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.632    -0.861    MEM_DIST1/clk_out1
    SLICE_X5Y38          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  MEM_DIST1/w_iHiBYTE_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           5.942     5.537    lopt_3
    A14                  OBUF (Prop_obuf_I_O)         3.520     9.057 r  o_ADDR_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.057    o_ADDR[12]
    A14                                                               r  o_ADDR[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iHiBYTE_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.260ns  (logic 3.981ns (42.986%)  route 5.280ns (57.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.632    -0.861    MEM_DIST1/clk_out1
    SLICE_X5Y38          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  MEM_DIST1/w_iHiBYTE_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           5.280     4.875    lopt_4
    B15                  OBUF (Prop_obuf_I_O)         3.525     8.400 r  o_ADDR_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.400    o_ADDR[13]
    B15                                                               r  o_ADDR[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iHiBYTE_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.706ns  (logic 3.977ns (45.685%)  route 4.729ns (54.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.632    -0.861    MEM_DIST1/clk_out1
    SLICE_X5Y38          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  MEM_DIST1/w_iHiBYTE_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.729     4.324    lopt_14
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.845 r  o_ADDR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.845    o_ADDR[8]
    L1                                                                r  o_ADDR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iHiBYTE_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.023ns (45.920%)  route 4.738ns (54.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.566    -0.927    MEM_DIST1/clk_out1
    SLICE_X8Y38          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  MEM_DIST1/w_iHiBYTE_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.738     4.329    lopt_1
    J1                   OBUF (Prop_obuf_I_O)         3.505     7.834 r  o_ADDR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.834    o_ADDR[10]
    J1                                                                r  o_ADDR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iHiBYTE_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.733ns  (logic 4.021ns (46.048%)  route 4.712ns (53.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.566    -0.927    MEM_DIST1/clk_out1
    SLICE_X8Y38          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  MEM_DIST1/w_iHiBYTE_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.712     4.303    lopt_2
    J3                   OBUF (Prop_obuf_I_O)         3.503     7.806 r  o_ADDR_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.806    o_ADDR[11]
    J3                                                                r  o_ADDR[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iHiBYTE_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 4.025ns (46.096%)  route 4.706ns (53.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.566    -0.927    MEM_DIST1/clk_out1
    SLICE_X8Y38          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  MEM_DIST1/w_iHiBYTE_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.706     4.298    lopt_15
    K2                   OBUF (Prop_obuf_I_O)         3.507     7.804 r  o_ADDR_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.804    o_ADDR[9]
    K2                                                                r  o_ADDR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iHiBYTE_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.645ns  (logic 3.959ns (45.794%)  route 4.686ns (54.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.632    -0.861    MEM_DIST1/clk_out1
    SLICE_X5Y38          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  MEM_DIST1/w_iHiBYTE_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.686     4.281    lopt_5
    A15                  OBUF (Prop_obuf_I_O)         3.503     7.784 r  o_ADDR_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.784    o_ADDR[14]
    A15                                                               r  o_ADDR[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iLoBYTE_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 4.025ns (46.883%)  route 4.561ns (53.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.632    -0.861    MEM_DIST1/clk_out1
    SLICE_X6Y38          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.343 r  MEM_DIST1/w_iLoBYTE_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.561     4.218    lopt_11
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.725 r  o_ADDR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.725    o_ADDR[5]
    N3                                                                r  o_ADDR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iLoBYTE_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADDR[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.603ns  (logic 4.110ns (47.772%)  route 4.493ns (52.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.566    -0.927    MEM_DIST1/clk_out1
    SLICE_X9Y38          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  MEM_DIST1/w_iLoBYTE_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.493     3.985    lopt_13
    L2                   OBUF (Prop_obuf_I_O)         3.691     7.676 r  o_ADDR_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.676    o_ADDR[7]
    L2                                                                r  o_ADDR[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/w_iLoBYTE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[1]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.863ns  (logic 0.518ns (60.011%)  route 0.345ns (39.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.445    -1.531    MEM_DIST1/clk_out1
    SLICE_X8Y35          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.418    -1.113 f  MEM_DIST1/w_iLoBYTE_reg[1]/Q
                         net (fo=1, routed)           0.345    -0.767    MEM_DIST1/o_ADDR_OBUF[1]
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.100    -0.667 r  MEM_DIST1/io_COMM_BUS_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    -0.667    MEM_DIST1_n_18
    SLICE_X8Y34          LDCE                                         r  io_COMM_BUS_OBUFT[1]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iHiBYTE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[12]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.030ns  (logic 0.539ns (52.323%)  route 0.491ns (47.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.446    -1.530    MEM_DIST1/clk_out1
    SLICE_X8Y37          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.418    -1.112 f  MEM_DIST1/w_iHiBYTE_reg[4]/Q
                         net (fo=1, routed)           0.491    -0.620    MEM_DIST1/o_ADDR_OBUF[12]
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.121    -0.499 r  MEM_DIST1/io_COMM_BUS_OBUFT[12]_inst_i_3/O
                         net (fo=1, routed)           0.000    -0.499    MEM_DIST1_n_29
    SLICE_X10Y37         LDCE                                         r  io_COMM_BUS_OBUFT[12]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iLoBYTE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[7]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.335ns  (logic 0.518ns (38.794%)  route 0.817ns (61.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.445    -1.531    MEM_DIST1/clk_out1
    SLICE_X8Y35          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.418    -1.113 f  MEM_DIST1/w_iLoBYTE_reg[7]/Q
                         net (fo=1, routed)           0.422    -0.690    MEM_DIST1/o_ADDR_OBUF[7]
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.100    -0.590 r  MEM_DIST1/io_COMM_BUS_OBUFT[7]_inst_i_3/O
                         net (fo=1, routed)           0.395    -0.195    MEM_DIST1_n_24
    SLICE_X8Y31          LDCE                                         r  io_COMM_BUS_OBUFT[7]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iHiBYTE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[10]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.346ns  (logic 0.518ns (38.472%)  route 0.828ns (61.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.446    -1.530    MEM_DIST1/clk_out1
    SLICE_X8Y37          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.418    -1.112 f  MEM_DIST1/w_iHiBYTE_reg[2]/Q
                         net (fo=1, routed)           0.550    -0.561    MEM_DIST1/o_ADDR_OBUF[10]
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.100    -0.461 r  MEM_DIST1/io_COMM_BUS_OBUFT[10]_inst_i_3/O
                         net (fo=1, routed)           0.278    -0.183    MEM_DIST1_n_27
    SLICE_X10Y38         LDCE                                         r  io_COMM_BUS_OBUFT[10]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iHiBYTE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[9]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.475ns  (logic 0.539ns (36.542%)  route 0.936ns (63.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.446    -1.530    MEM_DIST1/clk_out1
    SLICE_X8Y37          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.418    -1.112 f  MEM_DIST1/w_iHiBYTE_reg[1]/Q
                         net (fo=1, routed)           0.497    -0.615    MEM_DIST1/o_ADDR_OBUF[9]
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.121    -0.494 r  MEM_DIST1/io_COMM_BUS_OBUFT[9]_inst_i_3/O
                         net (fo=1, routed)           0.439    -0.055    MEM_DIST1_n_26
    SLICE_X10Y35         LDCE                                         r  io_COMM_BUS_OBUFT[9]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iHiBYTE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[11]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.738%)  route 0.973ns (65.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.446    -1.530    MEM_DIST1/clk_out1
    SLICE_X8Y37          FDRE                                         r  MEM_DIST1/w_iHiBYTE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.418    -1.112 f  MEM_DIST1/w_iHiBYTE_reg[3]/Q
                         net (fo=1, routed)           0.656    -0.455    MEM_DIST1/o_ADDR_OBUF[11]
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.100    -0.355 r  MEM_DIST1/io_COMM_BUS_OBUFT[11]_inst_i_3/O
                         net (fo=1, routed)           0.317    -0.038    MEM_DIST1_n_28
    SLICE_X10Y37         LDCE                                         r  io_COMM_BUS_OBUFT[11]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iLoBYTE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[5]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.434ns  (logic 0.518ns (36.116%)  route 0.916ns (63.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.512    -1.464    MEM_DIST1/clk_out1
    SLICE_X6Y35          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.418    -1.046 f  MEM_DIST1/w_iLoBYTE_reg[5]/Q
                         net (fo=1, routed)           0.631    -0.414    MEM_DIST1/o_ADDR_OBUF[5]
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.100    -0.314 r  MEM_DIST1/io_COMM_BUS_OBUFT[5]_inst_i_3/O
                         net (fo=1, routed)           0.285    -0.029    MEM_DIST1_n_22
    SLICE_X8Y34          LDCE                                         r  io_COMM_BUS_OBUFT[5]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iLoBYTE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[2]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.512ns  (logic 0.536ns (35.440%)  route 0.976ns (64.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.445    -1.531    MEM_DIST1/clk_out1
    SLICE_X8Y35          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.418    -1.113 f  MEM_DIST1/w_iLoBYTE_reg[2]/Q
                         net (fo=1, routed)           0.656    -0.456    MEM_DIST1/o_ADDR_OBUF[2]
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.118    -0.338 r  MEM_DIST1/io_COMM_BUS_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.320    -0.018    MEM_DIST1_n_19
    SLICE_X8Y34          LDCE                                         r  io_COMM_BUS_OBUFT[2]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_RUN_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.454ns  (logic 0.467ns (32.121%)  route 0.987ns (67.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.515    -1.461    MEM_DIST1/clk_out1
    SLICE_X4Y39          FDRE                                         r  MEM_DIST1/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.367    -1.094 f  MEM_DIST1/w_CMPLT_reg/Q
                         net (fo=2, routed)           0.367    -0.727    MEM_DIST1/w_CMPLT_reg_n_0
    SLICE_X5Y39          LUT2 (Prop_lut2_I1_O)        0.100    -0.627 f  MEM_DIST1/w_RUN_i_2/O
                         net (fo=1, routed)           0.620    -0.007    MEM_DIST1/w_RUN_i_2_n_0
    SLICE_X3Y39          FDCE                                         f  MEM_DIST1/w_RUN_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_iLoBYTE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[4]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.210ns (31.682%)  route 0.453ns (68.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.562    -0.602    MEM_DIST1/clk_out1
    SLICE_X8Y36          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  MEM_DIST1/w_iLoBYTE_reg[4]/Q
                         net (fo=1, routed)           0.196    -0.242    MEM_DIST1/o_ADDR_OBUF[4]
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.046    -0.196 r  MEM_DIST1/io_COMM_BUS_OBUFT[4]_inst_i_3/O
                         net (fo=1, routed)           0.257     0.061    MEM_DIST1_n_21
    SLICE_X8Y31          LDCE                                         r  io_COMM_BUS_OBUFT[4]_inst_i_2/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            ext_memRW/w_oADDR_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.891ns  (logic 1.836ns (31.165%)  route 4.055ns (68.835%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=63, routed)          2.411     3.875    ext_memRW/i_ADC_DnB_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.999 f  ext_memRW/w_oADDR[18]_i_2/O
                         net (fo=1, routed)           0.566     4.565    ext_memRW/w_oADDR[18]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     4.689 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1_comp/O
                         net (fo=1, routed)           0.582     5.271    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0_repN
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.395 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.496     5.891    ext_memRW/w_oADDR
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514    -1.462    ext_memRW/clk_out1
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[12]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            ext_memRW/w_oADDR_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.891ns  (logic 1.836ns (31.165%)  route 4.055ns (68.835%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=63, routed)          2.411     3.875    ext_memRW/i_ADC_DnB_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.999 f  ext_memRW/w_oADDR[18]_i_2/O
                         net (fo=1, routed)           0.566     4.565    ext_memRW/w_oADDR[18]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     4.689 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1_comp/O
                         net (fo=1, routed)           0.582     5.271    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0_repN
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.395 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.496     5.891    ext_memRW/w_oADDR
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514    -1.462    ext_memRW/clk_out1
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[5]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            ext_memRW/w_oADDR_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.891ns  (logic 1.836ns (31.165%)  route 4.055ns (68.835%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=63, routed)          2.411     3.875    ext_memRW/i_ADC_DnB_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.999 f  ext_memRW/w_oADDR[18]_i_2/O
                         net (fo=1, routed)           0.566     4.565    ext_memRW/w_oADDR[18]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     4.689 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1_comp/O
                         net (fo=1, routed)           0.582     5.271    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0_repN
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.395 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.496     5.891    ext_memRW/w_oADDR
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514    -1.462    ext_memRW/clk_out1
    SLICE_X2Y35          FDRE                                         r  ext_memRW/w_oADDR_reg[6]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            ext_memRW/w_oADDR_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.836ns (31.667%)  route 3.962ns (68.333%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=63, routed)          2.411     3.875    ext_memRW/i_ADC_DnB_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.999 f  ext_memRW/w_oADDR[18]_i_2/O
                         net (fo=1, routed)           0.566     4.565    ext_memRW/w_oADDR[18]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     4.689 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1_comp/O
                         net (fo=1, routed)           0.582     5.271    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0_repN
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.395 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.403     5.798    ext_memRW/w_oADDR
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514    -1.462    ext_memRW/clk_out1
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[0]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            ext_memRW/w_oADDR_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.836ns (31.667%)  route 3.962ns (68.333%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=63, routed)          2.411     3.875    ext_memRW/i_ADC_DnB_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.999 f  ext_memRW/w_oADDR[18]_i_2/O
                         net (fo=1, routed)           0.566     4.565    ext_memRW/w_oADDR[18]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     4.689 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1_comp/O
                         net (fo=1, routed)           0.582     5.271    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0_repN
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.395 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.403     5.798    ext_memRW/w_oADDR
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514    -1.462    ext_memRW/clk_out1
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[10]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            ext_memRW/w_oADDR_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.836ns (31.667%)  route 3.962ns (68.333%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=63, routed)          2.411     3.875    ext_memRW/i_ADC_DnB_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.999 f  ext_memRW/w_oADDR[18]_i_2/O
                         net (fo=1, routed)           0.566     4.565    ext_memRW/w_oADDR[18]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     4.689 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1_comp/O
                         net (fo=1, routed)           0.582     5.271    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0_repN
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.395 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.403     5.798    ext_memRW/w_oADDR
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514    -1.462    ext_memRW/clk_out1
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[11]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            ext_memRW/w_oADDR_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.836ns (31.667%)  route 3.962ns (68.333%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=63, routed)          2.411     3.875    ext_memRW/i_ADC_DnB_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.999 f  ext_memRW/w_oADDR[18]_i_2/O
                         net (fo=1, routed)           0.566     4.565    ext_memRW/w_oADDR[18]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     4.689 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1_comp/O
                         net (fo=1, routed)           0.582     5.271    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0_repN
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.395 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.403     5.798    ext_memRW/w_oADDR
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514    -1.462    ext_memRW/clk_out1
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[2]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            ext_memRW/w_oADDR_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.836ns (31.667%)  route 3.962ns (68.333%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=63, routed)          2.411     3.875    ext_memRW/i_ADC_DnB_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.999 f  ext_memRW/w_oADDR[18]_i_2/O
                         net (fo=1, routed)           0.566     4.565    ext_memRW/w_oADDR[18]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     4.689 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1_comp/O
                         net (fo=1, routed)           0.582     5.271    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0_repN
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.395 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.403     5.798    ext_memRW/w_oADDR
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514    -1.462    ext_memRW/clk_out1
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[3]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            ext_memRW/w_oADDR_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.836ns (31.667%)  route 3.962ns (68.333%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=63, routed)          2.411     3.875    ext_memRW/i_ADC_DnB_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.999 f  ext_memRW/w_oADDR[18]_i_2/O
                         net (fo=1, routed)           0.566     4.565    ext_memRW/w_oADDR[18]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     4.689 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1_comp/O
                         net (fo=1, routed)           0.582     5.271    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0_repN
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.395 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.403     5.798    ext_memRW/w_oADDR
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514    -1.462    ext_memRW/clk_out1
    SLICE_X3Y36          FDRE                                         r  ext_memRW/w_oADDR_reg[4]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            ext_memRW/w_oADDR_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.748ns  (logic 1.836ns (31.939%)  route 3.912ns (68.061%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=63, routed)          2.411     3.875    ext_memRW/i_ADC_DnB_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.124     3.999 f  ext_memRW/w_oADDR[18]_i_2/O
                         net (fo=1, routed)           0.566     4.565    ext_memRW/w_oADDR[18]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     4.689 r  ext_memRW/o_DATA_TO_ERAM[7]_i_1_comp/O
                         net (fo=1, routed)           0.582     5.271    ext_memRW/o_DATA_TO_ERAM[7]_i_1_n_0_repN
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.124     5.395 r  ext_memRW/w_oADDR[18]_i_1_comp/O
                         net (fo=16, routed)          0.354     5.748    ext_memRW/w_oADDR
    SLICE_X3Y37          FDRE                                         r  ext_memRW/w_oADDR_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         1.515    -1.461    ext_memRW/clk_out1
    SLICE_X3Y37          FDRE                                         r  ext_memRW/w_oADDR_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.191ns (63.666%)  route 0.109ns (36.334%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[12]/C
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[12]/Q
                         net (fo=2, routed)           0.109     0.255    IV_SAVER/out[12]
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.045     0.300 r  IV_SAVER/o_ADDR[12]_i_1/O
                         net (fo=1, routed)           0.000     0.300    MEM_DIST1/o_ADDR_reg[14]_0[12]
    SLICE_X4Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.858    -0.813    MEM_DIST1/clk_out1
    SLICE_X4Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[12]/C

Slack:                    inf
  Source:                 ext_memRW/w_RUN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_CMPLT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  ext_memRW/w_RUN_reg/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ext_memRW/w_RUN_reg/Q
                         net (fo=18, routed)          0.132     0.273    MEM_DIST1/w_RUN
    SLICE_X4Y39          LUT5 (Prop_lut5_I2_O)        0.045     0.318 r  MEM_DIST1/w_CMPLT_i_1/O
                         net (fo=1, routed)           0.000     0.318    MEM_DIST1/w_CMPLT_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  MEM_DIST1/w_CMPLT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.862    -0.809    MEM_DIST1/clk_out1
    SLICE_X4Y39          FDRE                                         r  MEM_DIST1/w_CMPLT_reg/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.192ns (54.809%)  route 0.158ns (45.191%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[13]/C
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[13]/Q
                         net (fo=2, routed)           0.158     0.304    IV_SAVER/out[13]
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.046     0.350 r  IV_SAVER/o_ADDR[13]_i_1/O
                         net (fo=1, routed)           0.000     0.350    MEM_DIST1/o_ADDR_reg[14]_0[13]
    SLICE_X4Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.858    -0.813    MEM_DIST1/clk_out1
    SLICE_X4Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[13]/C

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.146ns (40.892%)  route 0.211ns (59.108%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDSE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y31          FDSE (Prop_fdse_C_Q)         0.146     0.146 r  count_reg[2]/Q
                         net (fo=3, routed)           0.211     0.357    MEM_DIST1/count_reg[2]
    SLICE_X3Y38          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.864    -0.807    MEM_DIST1/clk_out1
    SLICE_X3Y38          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[2]/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.191ns (47.381%)  route 0.212ns (52.619%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[10]/C
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[10]/Q
                         net (fo=2, routed)           0.212     0.358    IV_SAVER/out[10]
    SLICE_X2Y34          LUT3 (Prop_lut3_I2_O)        0.045     0.403 r  IV_SAVER/o_ADDR[10]_i_1/O
                         net (fo=1, routed)           0.000     0.403    MEM_DIST1/o_ADDR_reg[14]_0[10]
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.811    MEM_DIST1/clk_out1
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[10]/C

Slack:                    inf
  Source:                 MEM_DIST1/w_RUN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_SET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.251ns (62.234%)  route 0.152ns (37.766%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  MEM_DIST1/w_RUN_reg/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.206     0.206 r  MEM_DIST1/w_RUN_reg/Q
                         net (fo=6, routed)           0.152     0.358    MEM_DIST1/w_RUN_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.045     0.403 r  MEM_DIST1/o_SET_i_1/O
                         net (fo=1, routed)           0.000     0.403    MEM_DIST1/o_SET_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  MEM_DIST1/o_SET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.862    -0.809    MEM_DIST1/clk_out1
    SLICE_X4Y39          FDRE                                         r  MEM_DIST1/o_SET_reg/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.191ns (46.734%)  route 0.218ns (53.266%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[8]/C
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[8]/Q
                         net (fo=2, routed)           0.218     0.364    IV_SAVER/out[8]
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  IV_SAVER/o_ADDR[8]_i_1/O
                         net (fo=1, routed)           0.000     0.409    MEM_DIST1/o_ADDR_reg[14]_0[8]
    SLICE_X4Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.858    -0.813    MEM_DIST1/clk_out1
    SLICE_X4Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[8]/C

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.146ns (35.708%)  route 0.263ns (64.292%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDSE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y31          FDSE (Prop_fdse_C_Q)         0.146     0.146 r  count_reg[1]/Q
                         net (fo=3, routed)           0.263     0.409    MEM_DIST1/count_reg[1]
    SLICE_X2Y39          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.864    -0.807    MEM_DIST1/clk_out1
    SLICE_X2Y39          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[1]/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.189ns (44.503%)  route 0.236ns (55.497%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[11]/C
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[11]/Q
                         net (fo=2, routed)           0.236     0.382    IV_SAVER/out[11]
    SLICE_X2Y34          LUT3 (Prop_lut3_I2_O)        0.043     0.425 r  IV_SAVER/o_ADDR[11]_i_1/O
                         net (fo=1, routed)           0.000     0.425    MEM_DIST1/o_ADDR_reg[14]_0[11]
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.811    MEM_DIST1/clk_out1
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[11]/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.191ns (41.537%)  route 0.269ns (58.463%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[1]/C
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[1]/Q
                         net (fo=2, routed)           0.269     0.415    IV_SAVER/out[1]
    SLICE_X2Y34          LUT3 (Prop_lut3_I2_O)        0.045     0.460 r  IV_SAVER/o_ADDR[1]_i_1/O
                         net (fo=1, routed)           0.000     0.460    MEM_DIST1/o_ADDR_reg[14]_0[1]
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.811    MEM_DIST1/clk_out1
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_ADDR_reg[1]/C





