<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="activation_accelerator.cpp:725:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 49152 has been inferred" OldID="for.inc.store.136," ID="outseq" BundleName="gmem2" VarName="out" LoopLoc="activation_accelerator.cpp:725:9" LoopName="stage_2_store" ParentFunc="activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)" Length="49152" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="activation_accelerator.cpp:676:20" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="entry.store.921" VarName="anchor_reg" ParentFunc="activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="activation_accelerator.cpp:725:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="outseq" BundleName="gmem2" VarName="out" LoopLoc="activation_accelerator.cpp:725:9" LoopName="stage_2_store" ParentFunc="activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="activation_accelerator.cpp:725:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 49152 and bit width 16 in loop 'stage_2_store' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="activation_accelerator.cpp:725:9" LoopName="stage_2_store" Length="49152" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

