Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Gupta, M., Lowell, D., Kalamatianos, J., Raasch, S., Sridharan, V., Tullsen, D., Gupta, R.","Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading",2017,"Proceedings - Design Automation Conference","Part 128280",, 65,"","",,,10.1145/3061639.3062212,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023630019&doi=10.1145%2f3061639.3062212&partnerID=40&md5=f95203a4e051cc576f4795c9a09ad3a6",Conference Paper,Scopus,2-s2.0-85023630019
"Skach, M., Aurora, M., Hsu, C., Li, Q., Tullsen, D., Tang, L., Mars, J.","Thermal Time Shifting: Decreasing Datacenter Cooling Costs with Phase Change Materials",2017,"IEEE Internet Computing",,,,"","",,,10.1109/MIC.2017.265103852,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023645483&doi=10.1109%2fMIC.2017.265103852&partnerID=40&md5=fcc5e782f17b8272d98e98643fb63b7e",Article in Press,Scopus,2-s2.0-85023645483
"Prodromou, A., Meswani, M., Jayasena, N., Loh, G., Tullsen, D.M.","MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories",2017,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 7920845,"433","444",,,10.1109/HPCA.2017.39,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019611626&doi=10.1109%2fHPCA.2017.39&partnerID=40&md5=72dc210ce8364d067a5cc4da9665c8f8",Conference Paper,Scopus,2-s2.0-85019611626
"Gupta, M., Roberts, D., Meswani, M., Sridharan, V., Tullsen, D., Gupta, R.","Reliability and performance trade-off study of heterogeneous Memories",2016,"ACM International Conference Proceeding Series","03-06-October-2016",,,"395","401",,,10.1145/2989081.2989113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995532810&doi=10.1145%2f2989081.2989113&partnerID=40&md5=6f93cf466e8f35cf638c388b5b3c7b0d",Conference Paper,Scopus,2-s2.0-84995532810
"Venkat, A., Shamasunder, S., Shacham, H., Tullsen, D.M.","HIPStR - Heterogeneous-ISA program state relocation",2016,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","02-06-April-2016",,,"727","741",,,10.1145/2872362.2872408,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975222143&doi=10.1145%2f2872362.2872408&partnerID=40&md5=97f91cf18f89d0829c28a64fd71fa314",Conference Paper,Scopus,2-s2.0-84975222143
"Breslow, A.D., Porter, L., Tiwari, A., Laurenzano, M., Carrington, L., Tullsen, D.M., Snavely, A.E.","The case for colocation of high performance computing workloads",2016,"Concurrency Computation","28","2",,"232","251",,3,10.1002/cpe.3187,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84956787173&doi=10.1002%2fcpe.3187&partnerID=40&md5=7a45c8eed11f5d43df98e8d07531bceb",Article,Scopus,2-s2.0-84956787173
"Nath, R., Tullsen, D.","The CRISP performance model for dynamic voltage and frequency scaling in a GPGPU",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","05-09-December-2015",,,"281","293",,1,10.1145/2830772.2830826,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959872863&doi=10.1145%2f2830772.2830826&partnerID=40&md5=cd0bb43c2686cab79bb527a8e7598f45",Conference Paper,Scopus,2-s2.0-84959872863
"Iyer, R., Tullsen, D.","Heterogeneous Computing [Guest editors' introduction]",2015,"IEEE Micro","35","4", 7182244,"4","5",,1,10.1109/MM.2015.82,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939434709&doi=10.1109%2fMM.2015.82&partnerID=40&md5=a36207284da0d69fca9e3d4b3efb5a74",Editorial,Scopus,2-s2.0-84939434709
"Skach, M., Arora, M., Hsu, C.-H., Li, Q., Tullsen, D., Tang, L., Mars, J.","Thermal time shifting: Leveraging phase change materials to reduce cooling costs in warehouse-scale computers",2015,"Proceedings - International Symposium on Computer Architecture","13-17-June-2015",,,"439","449",,7,10.1145/2749469.2749474,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960129384&doi=10.1145%2f2749469.2749474&partnerID=40&md5=4159ab66b51ff497dd74991955a8a3b1",Conference Paper,Scopus,2-s2.0-84960129384
"Arora, M., Manne, S., Paul, I., Jayasena, N., Tullsen, D.M.","Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems",2015,"2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015",,, 7056047,"366","377",,4,10.1109/HPCA.2015.7056047,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84934342649&doi=10.1109%2fHPCA.2015.7056047&partnerID=40&md5=386ee6d28423e1740bfa319cf35d370e",Conference Paper,Scopus,2-s2.0-84934342649
"Mahmoodi, H., Lakshmipuram, S.S., Arora, M., Asgarieh, Y., Homayoun, H., Lin, B., Tullsen, D.M.","Resistive Computation: A Critique",2014,"IEEE Computer Architecture Letters","13","2", 6574859,"89","92",,2,10.1109/L-CA.2013.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937631217&doi=10.1109%2fL-CA.2013.23&partnerID=40&md5=bf03eeabf73b40d97c7db0bf7695b762",Article,Scopus,2-s2.0-84937631217
"Arora, M., Manne, S., Eckert, Y., Paul, I., Jayasena, N., Tullsen, D.","A comparison of core power gating strategies implemented in modern hardware",2014,"Performance Evaluation Review","42","1",,"559","560",,4,10.1145/2637364.2592017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955616277&doi=10.1145%2f2637364.2592017&partnerID=40&md5=cf9d3004d38737019f52066157c145c6",Conference Paper,Scopus,2-s2.0-84955616277
"Tseng, H.-W., Tullsen, D.M.","CDTT: Compiler-generated data-triggered threads",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835973,"650","661",,2,10.1109/HPCA.2014.6835973,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904012584&doi=10.1109%2fHPCA.2014.6835973&partnerID=40&md5=509b252bc2ab22e86a059950dc791ffe",Conference Paper,Scopus,2-s2.0-84904012584
"Venkat, A., Tullsen, D.M.","Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor",2014,"Proceedings - International Symposium on Computer Architecture",,, 6853218,"121","132",,19,10.1109/ISCA.2014.6853218,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905435982&doi=10.1109%2fISCA.2014.6853218&partnerID=40&md5=127503469dfddfae7132f2fa108c716b",Conference Paper,Scopus,2-s2.0-84905435982
"Kontorinis, V., Tavana, M.K., Hajkazemi, M.H., Tullsen, D.M., Homayoun, H.","Enabling dynamic heterogeneity through core-on-core stacking",2014,"Proceedings - Design Automation Conference",,, 2596674,"","",,5,10.1145/2593069.2596674,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903152688&doi=10.1145%2f2593069.2596674&partnerID=40&md5=317b7ad1acef6522273d9e7f5738b92a",Conference Paper,Scopus,2-s2.0-84903152688
"Arora, M., Manne, S., Eckert, Y., Paul, I., Jayasena, N., Tullsen, D.","A comparison of core power gating strategies implemented in modern hardware",2014,"SIGMETRICS 2014 - Proceedings of the 2014 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems",,,,"559","560",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904331356&partnerID=40&md5=cb68d00970d53bd294dee60d8f45406c",Conference Paper,Scopus,2-s2.0-84904331356
"Kaplan, F., De Vivero, C., Howes, S., Arora, M., Homayoun, H., Burleson, W., Tullsen, D., Coskun, A.K.","Modeling and analysis of Phase Change Materials for efficient thermal management",2014,"2014 32nd IEEE International Conference on Computer Design, ICCD 2014",,, 6974690,"256","263",,3,10.1109/ICCD.2014.6974690,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919625769&doi=10.1109%2fICCD.2014.6974690&partnerID=40&md5=74f0a85dbaf60a6095ace9e648c91202",Conference Paper,Scopus,2-s2.0-84919625769
"Herrero, E., Gonzalez, J., Canal, R., Tullsen, D.","Thread row buffers: Improving memory performance isolation and throughput in multiprogrammed environments",2013,"IEEE Transactions on Computers","62","9", 6243133,"1879","1892",,5,10.1109/TC.2012.173,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881140687&doi=10.1109%2fTC.2012.173&partnerID=40&md5=a159d1646db3d027364295e412cbab56",Article,Scopus,2-s2.0-84881140687
"Li, S., Ahn, J.H., Strong, R.D., Brockman, J.B., Tullsen, D.M., Jouppi, N.P.","The McPAT framework for multicore and manycore architectures: Simultaneously modeling power, area, and timing",2013,"Transactions on Architecture and Code Optimization","10","1", 5,"","",,71,10.1145/2445572.2445577,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878608239&doi=10.1145%2f2445572.2445577&partnerID=40&md5=98590469f075e1a73436e791a6437f38",Article,Scopus,2-s2.0-84878608239
"Dhiman, G., Kontorinis, V., Ayoub, R., Zhang, L., Sadler, C., Tullsen, D., Rosing, T.S.","Themis: Energy efficient management of workloads in virtualized data centers",2013,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7640 LNCS",,,"557","566",,,10.1007/978-3-642-36949-0_65,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874448459&doi=10.1007%2f978-3-642-36949-0_65&partnerID=40&md5=86f124112fa6b3c71565fd0b9c78a866",Conference Paper,Scopus,2-s2.0-84874448459
"Nemirovsky, M., Tullsen, D.M.","Multithreading architecture",2013,"Synthesis Lectures on Computer Architecture","21",,,"1","111",,4,10.2200/S00458ED1V01Y201212CAC021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873482303&doi=10.2200%2fS00458ED1V01Y201212CAC021&partnerID=40&md5=7789a3b0d7bd47d8f34d85209510e2b7",Article,Scopus,2-s2.0-84873482303
"Kamruzzaman, M., Swanson, S., Tullsen, D.M.","Load-balanced pipeline parallelism",2013,"International Conference for High Performance Computing, Networking, Storage and Analysis, SC",,, 14,"","",,,10.1145/2503210.2503295,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899671659&doi=10.1145%2f2503210.2503295&partnerID=40&md5=4b5634c2f20dd0d14133734f8a10b853",Conference Paper,Scopus,2-s2.0-84899671659
"Strikos, N., Kontorinis, V., Dong, X., Homayoun, H., Tullsen, D.","Low-current probabilistic writes for power-efficient STT-RAM caches",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657095,"511","514",,11,10.1109/ICCD.2013.6657095,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892499952&doi=10.1109%2fICCD.2013.6657095&partnerID=40&md5=1be8e7b490c782d03407d675ca90d0e7",Conference Paper,Scopus,2-s2.0-84892499952
"Banaiyanmofrad, A., Homayoun, H., Kontorinis, V., Tullsen, D., Dutt, N.","REMEDIATE: A scalable fault-tolerant architecture for low-power NUCA cache in tiled CMPs",2013,"2013 International Green Computing Conference Proceedings, IGCC 2013",,, 6604500,"","",,5,10.1109/IGCC.2013.6604500,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886519996&doi=10.1109%2fIGCC.2013.6604500&partnerID=40&md5=16c1c212d8c310ded937b6f122a1e00e",Conference Paper,Scopus,2-s2.0-84886519996
"Seng, J.S., Tullsen, D.M., Cai, G.Z.N.","Retrospective on ""power-sensitive multithreaded architecture""",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378609,"15","16",,,10.1109/ICCD.2012.6378609,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872079651&doi=10.1109%2fICCD.2012.6378609&partnerID=40&md5=737516c9c2dc899a7e98a2dedc8586ee",Conference Paper,Scopus,2-s2.0-84872079651
"Seng, J.S., Tullsen, D.M., Cai, O.Z.N.","Power-sensitive multithreaded architecture",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378610,"17","24",,,10.1109/ICCD.2012.6378610,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872061573&doi=10.1109%2fICCD.2012.6378610&partnerID=40&md5=a7138e856567ccbcc0c9a0f85fe2abf9",Conference Paper,Scopus,2-s2.0-84872061573
"Arora, M., Nath, S., Mazumdar, S., Baden, S.B., Tullsen, D.M.","Redefining the role of the CPU in the era of CPU-GPU integration",2012,"IEEE Micro","32","6", 6266669,"4","16",,17,10.1109/MM.2012.57,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875981232&doi=10.1109%2fMM.2012.57&partnerID=40&md5=8cf9be9e483bf908cee8a0375c73785b",Article,Scopus,2-s2.0-84875981232
"Tseng, H.-W., Tullsen, D.M.","Software data-triggered threads",2012,"Proceedings of the Conference on Object-Oriented Programming Systems, Languages, and Applications, OOPSLA",,,,"703","716",,3,10.1145/2384616.2384668,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869749796&doi=10.1145%2f2384616.2384668&partnerID=40&md5=e6884b0c9c9654c9aa93ec0c74593cac",Conference Paper,Scopus,2-s2.0-84869749796
"Kamruzzaman, Md., Swanson, S., Tullsen, D.M.","Coalition threading: Combining traditional and non-traditional parallelism to maximize scalability",2012,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"273","282",,,10.1145/2370816.2370857,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867511171&doi=10.1145%2f2370816.2370857&partnerID=40&md5=5cf7315bab3cbb2592b0bf3c465817b0",Conference Paper,Scopus,2-s2.0-84867511171
"Tseng, H.-W., Tullsen, D.M.","Software data-triggered threads",2012,"ACM SIGPLAN Notices","47","10",,"703","716",,1,10.1145/2398857.2384668,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870421031&doi=10.1145%2f2398857.2384668&partnerID=40&md5=934aaa39088ede33096ec12b8acc1142",Conference Paper,Scopus,2-s2.0-84870421031
"Kamruzzaman, Md., Swanson, S., Tullsen, D.M.","Underclocked software prefetching: More cores, less energy",2012,"IEEE Micro","32","4", 6243130,"32","41",,,10.1109/MM.2012.54,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865718204&doi=10.1109%2fMM.2012.54&partnerID=40&md5=df604a39d03beed13278777ff5aa4600",Article,Scopus,2-s2.0-84865718204
"Kontorinis, V., Zhang, L.E., Aksanli, B., Sampson, J., Homayoun, H., Pettis, E., Tullsen, D.M., Simunic Rosing, T.","Managing distributed UPS energy for effective power capping in data centers",2012,"Proceedings - International Symposium on Computer Architecture",,, 6237042,"488","499",,70,10.1109/ISCA.2012.6237042,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864857098&doi=10.1109%2fISCA.2012.6237042&partnerID=40&md5=b48a0b0ec9502dc8df4cfe65a45b9f55",Conference Paper,Scopus,2-s2.0-84864857098
"Arora, M., Wang, F., Rychlik, B., Tullsen, D.","Fast cost efficient designs by building upon the Plackett and Burman method",2012,"Performance Evaluation Review","40","1 SPEC. ISS.",,"419","420",,,10.1145/2254756.2254822,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864675564&doi=10.1145%2f2254756.2254822&partnerID=40&md5=188d14e1409908c8d0fef972ff291009",Conference Paper,Scopus,2-s2.0-84864675564
"Homayoun, H., Rahmatian, M., Kontorinis, V., Golshan, S., Tullsen, D.M.","Hot peripheral thermal management to mitigate cache temperature variation",2012,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6187576,"755","763",,5,10.1109/ISQED.2012.6187576,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863668560&doi=10.1109%2fISQED.2012.6187576&partnerID=40&md5=c04b963dc484c05571e0c30cdfb05704",Conference Paper,Scopus,2-s2.0-84863668560
"Tseng, H.-W., Tullsen, D.M.","Eliminating redundant computation and exposing parallelism through data-triggered threads",2012,"IEEE Micro","32","3", 6174997,"38","47",,4,10.1109/MM.2012.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861949993&doi=10.1109%2fMM.2012.14&partnerID=40&md5=47c10c8a89f18c3370c92114fc549385",Article,Scopus,2-s2.0-84861949993
"Kamruzzaman, M., Swanson, S., Tullsen, D.M.","Inter-core prefetching for multicore processors using migrating helper threads",2012,"ACM SIGPLAN Notices","47","4",,"393","404",,,10.1145/2248487.1950411,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863816947&doi=10.1145%2f2248487.1950411&partnerID=40&md5=3d362f436e2737a18c19daff5d77b52a",Conference Paper,Scopus,2-s2.0-84863816947
"Homayoun, H., Kontorinis, V., Shayan, A., Lin, T.-W., Tullsen, D.M.","Dynamically heterogeneous cores through 3D resource pooling",2012,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6169037,"323","334",,21,10.1109/HPCA.2012.6169037,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860326635&doi=10.1109%2fHPCA.2012.6169037&partnerID=40&md5=f83629417063fac8ad3a5636b974231a",Conference Paper,Scopus,2-s2.0-84860326635
"DeVuyst, M., Venkat, A., Tullsen, D.M.","Execution migration in a heterogeneous-ISA chip multiprocessor",2012,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"261","272",,26,10.1145/2150976.2151004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858779831&doi=10.1145%2f2150976.2151004&partnerID=40&md5=c729584a276901fb0f0631404a5d04bb",Conference Paper,Scopus,2-s2.0-84858779831
"Tseng, H.-W., Tullsen, D.M.","Data-triggered threads: Eliminating redundant computation",2011,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5749727,"181","192",,14,10.1109/HPCA.2011.5749727,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955927240&doi=10.1109%2fHPCA.2011.5749727&partnerID=40&md5=a2ca63e6314bcbb18d34b454f01747ff",Conference Paper,Scopus,2-s2.0-79955927240
"Brown, J.A., Porter, L., Tullsen, D.M.","Fast thread migration via cache working set prediction",2011,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5749728,"193","204",,30,10.1109/HPCA.2011.5749728,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955900736&doi=10.1109%2fHPCA.2011.5749728&partnerID=40&md5=d06ae588f6cfbf1434a86dbf2cd5df9e",Conference Paper,Scopus,2-s2.0-79955900736
"Sarkar, S., Tullsen, D.M.","Data layout for cache performance on a multithreaded architecture",2011,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6590",,,"43","68",,,10.1007/978-3-642-19448-1_3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955086120&doi=10.1007%2f978-3-642-19448-1_3&partnerID=40&md5=df6aa0c6b963a0b357e1f0b4251eae41",Article,Scopus,2-s2.0-79955086120
"Kamruzzaman, Md., Swanson, S., Tullsen, D.M.","Inter-core prefetching for multicore processors using migrating helper threads",2011,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"393","404",,29,10.1145/1950365.1950411,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953124483&doi=10.1145%2f1950365.1950411&partnerID=40&md5=0579e9fd5cb945fc88701ec8cc6d48bd",Conference Paper,Scopus,2-s2.0-79953124483
"DeVuyst, M., Tullsen, D.M., Kim, S.W.","Runtime parallelization of legacy code on a transactional memory system",2011,"HiPEAC'11 - Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers",,,,"127","136",,12,10.1145/1944862.1944882,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952938772&doi=10.1145%2f1944862.1944882&partnerID=40&md5=5a8530b83b3a6afa40370462becb87bb",Conference Paper,Scopus,2-s2.0-79952938772
"Mazumdar, S., Tullsen, D.M., Song, J.","Inter-socket victim cacheing for platform power reduction",2010,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5647634,"509","514",,1,10.1109/ICCD.2010.5647634,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650758259&doi=10.1109%2fICCD.2010.5647634&partnerID=40&md5=d4b44325570a69d486925dafd1357bbe",Conference Paper,Scopus,2-s2.0-78650758259
"Dhiman, G., Kontorinis, V., Tullsen, D., Rosing, T., Saxe, E., Chew, J.","Dynamic workload characterization for power efficient scheduling on CMP systems",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"437","442",,12,10.1145/1840845.1840941,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957945141&doi=10.1145%2f1840845.1840941&partnerID=40&md5=f0f875d0a49d281fb30ef502be7f7a6e",Conference Paper,Scopus,2-s2.0-77957945141
"Kamruzzaman, Md., Swanson, S., Tullsen, D.M.","Software data spreading: Leveraging distributed caches to improve single thread performance",2010,"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",,,,"460","470",,9,10.1145/1806596.1806648,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954753229&doi=10.1145%2f1806596.1806648&partnerID=40&md5=90b3db0e84af81388436257c05da5259",Conference Paper,Scopus,2-s2.0-77954753229
"Kamruzzaman, M., Swanson, S., Tullsen, D.M.","Software data spreading: Leveraging distributed caches to improve single thread performance",2010,"ACM SIGPLAN Notices","45","6",,"460","470",,2,10.1145/1809028.1806648,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957590627&doi=10.1145%2f1809028.1806648&partnerID=40&md5=ffad48d1b4367fd6e752ac9f4b88bf46",Conference Paper,Scopus,2-s2.0-77957590627
"Kontorinis, V., Shayan, A., Kumar, R., Tullsen, D.M.","Reducing peak power with a table-driven adaptive processor core",2009,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"189","200",,26,10.1145/1669112.1669137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749135281&doi=10.1145%2f1669112.1669137&partnerID=40&md5=e9d3a8bbe4838008ff8fe7b95dde0e97",Conference Paper,Scopus,2-s2.0-76749135281
"Li, S., Ahn, J.H., Strong, R.D., Brockman, J.B., Tullsen, D.M., Jouppi, N.P.","McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures",2009,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"469","480",,951,10.1145/1669112.1669172,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749146060&doi=10.1145%2f1669112.1669172&partnerID=40&md5=2e717d1d1c75c442e5279b0f826b2f09",Conference Paper,Scopus,2-s2.0-76749146060
"Porter, L., Tullsen, D.M.","Creating artificial global history to improve branch prediction accuracy",2009,"Proceedings of the International Conference on Supercomputing",,, 1542315,"266","275",,8,10.1145/1542275.1542315,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449730924&doi=10.1145%2f1542275.1542315&partnerID=40&md5=cd13713a0c1cb8954ea1f61bc5aa444f",Conference Paper,Scopus,2-s2.0-70449730924
"Porter, L., Choi, B., Tullsen, D.M.","Mapping out a path from hardware transactional memory to speculative multithreading",2009,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 5260525,"313","324",,16,10.1109/PACT.2009.37,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449658286&doi=10.1109%2fPACT.2009.37&partnerID=40&md5=259de8894540eae882bf9dcb5c1bbb7d",Conference Paper,Scopus,2-s2.0-70449658286
"Coskun, A.K., Strong, R., Tullsen, D.M., Rosing, T.S.","Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors",2009,"SIGMETRICS/Performance'09 - Proceedings of the 11th International Joint Conference on Measurement and Modeling of Computer Systems","37","1", 1555369,"169","180",,75,10.1145/1555349.1555369,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349732333&doi=10.1145%2f1555349.1555369&partnerID=40&md5=31bfd72469facd007b1a4f48ff4a2363",Conference Paper,Scopus,2-s2.0-70349732333
"Strong, R., Mudigonda, J., Mogul, J.C., Binkert, N., Tullsen, D.","Fast switching of threads between cores",2009,"Operating Systems Review (ACM)","43","2",,"35","45",,14,10.1145/1531793.1531801,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952284721&doi=10.1145%2f1531793.1531801&partnerID=40&md5=5a33fa8d695b59209fa2ad6213b2247b",Conference Paper,Scopus,2-s2.0-77952284721
"Emer, J., Tullsen, D.","Top picks from the 2008 computer architecture conferences",2009,"IEEE Micro","29","1",,"6","9",,,10.1109/MM.2009.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63149144531&doi=10.1109%2fMM.2009.19&partnerID=40&md5=0ab09106730273f81c034bc949f280ab",Editorial,Scopus,2-s2.0-63149144531
"Brown, J.A., Tullsen, D.M.","The shared-thread multiprocessor",2008,"Proceedings of the International Conference on Supercomputing",,,,"73","82",,16,10.1145/1375527.1375541,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549118941&doi=10.1145%2f1375527.1375541&partnerID=40&md5=dad490ca6a3e51f1d947c6ff266ab88c",Conference Paper,Scopus,2-s2.0-57549118941
"Tullsen, D.M.","Holistic design of multiple-core architectures",2008,"Proceedings of the 7th International Symposium on Parallel and Distributed Computing, ISPDC 2008",,, 4724223,"8","9",,,10.1109/ISPDC.2008.63,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60349122654&doi=10.1109%2fISPDC.2008.63&partnerID=40&md5=3ceb7ebe199986eb51d2594b161a29b0",Conference Paper,Scopus,2-s2.0-60349122654
"Madriles, C., García-Quiñones, C., Sánchez, J., Marcuello, P., González, A., Tullsen, D.M., Wang, H., Shen, J.P.","Mitosis: A speculative multithreaded processor based on precomputation slices",2008,"IEEE Transactions on Parallel and Distributed Systems","19","7",,"914","925",,33,10.1109/TPDS.2007.70797,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64349095622&doi=10.1109%2fTPDS.2007.70797&partnerID=40&md5=479070c85a18b6a1d38fbbf19f502edc",Article,Scopus,2-s2.0-64349095622
"Tullsen, D.","Message from the program chair",2008,"ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 4510729,"iv","v",,,10.1109/ISPASS.2008.4510729,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52249124519&doi=10.1109%2fISPASS.2008.4510729&partnerID=40&md5=356624d3958f881f2529210a3baccded",Editorial,Scopus,2-s2.0-52249124519
"Sarkar, S., Tullsen, D.M.","Compiler techniques for reducing data cache miss rate on a multithreaded architecture",2008,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4917 LNCS",,,"353","368",,14,10.1007/978-3-540-77560-7_24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49949100101&doi=10.1007%2f978-3-540-77560-7_24&partnerID=40&md5=2def437f573bfb66a0e61126e6f1fefc",Conference Paper,Scopus,2-s2.0-49949100101
"Calder, B., Tullsen, D.","Transactions on Architecture and Code Optimization: Editorial",2008,"Transactions on Architecture and Code Optimization","5","1",,"","",,,10.1145/1369396.1369397,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48849091798&doi=10.1145%2f1369396.1369397&partnerID=40&md5=2f151bcd7829a316aeca108c3997e9d0",Editorial,Scopus,2-s2.0-48849091798
"Choi, B., Porter, L., Tullsen, D.M.","Accurate branch prediction for short threads",2008,"Operating Systems Review (ACM)","42","2",,"125","134",,7,10.1145/1346281.1346298,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957768049&doi=10.1145%2f1346281.1346298&partnerID=40&md5=2773efc29bba3510b2db75b34489a887",Conference Paper,Scopus,2-s2.0-77957768049
"Choi, B., Porter, L., Tullsen, D.M.","Accurate branch prediction for short threads",2008,"ACM SIGPLAN Notices","43","3",,"125","134",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650077152&partnerID=40&md5=caadebdfb90ed76fede915ca2663b20c",Article,Scopus,2-s2.0-67650077152
"Brown, J.A., Kumar, R., Tullsen, D.","Proximity-aware directory-based coherence for multi-core processor architectures",2007,"Annual ACM Symposium on Parallelism in Algorithms and Architectures",,,,"126","134",,40,10.1145/1248377.1248398,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35248892930&doi=10.1145%2f1248377.1248398&partnerID=40&md5=66949fbb0abd04734961e6ba0f2b8bf8",Conference Paper,Scopus,2-s2.0-35248892930
"Tullsen, D.","Holistic design of multi-core architectures",2007,"Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM",,, 4228063,"","",,,10.1109/IPDPS.2007.370335,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548733573&doi=10.1109%2fIPDPS.2007.370335&partnerID=40&md5=6c05e9c34fdedfe72e3f8e3dd61d1d1c",Conference Paper,Scopus,2-s2.0-34548733573
"Iyer, R., Tullsen, D.M.","Editorial: Special section on CMP architectures",2007,"IEEE Transactions on Parallel and Distributed Systems","18","8",,"1025","1027",,2,10.1109/TPDS.2007.70723,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548288480&doi=10.1109%2fTPDS.2007.70723&partnerID=40&md5=39670eb935da7e77b074d7bce378e578",Editorial,Scopus,2-s2.0-34548288480
"Kumar, R., Tullsen, D.M.","The Architecture of Efficient Multi-Core Processors: A Holistic Approach",2007,"Advances in Computers","69",,,"1","87",,,10.1016/S0065-2458(06)69001-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248654873&doi=10.1016%2fS0065-2458%2806%2969001-3&partnerID=40&md5=208d76fa7912e1bdfa0ad3b785964344",Review,Scopus,2-s2.0-34248654873
"Kumar, R., Tullsen, D.M., Jouppi, N.P.","Core architecture optimization for heterogeneous chip multiprocessors",2006,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2006",,,"23","32",,135,10.1145/1152154.1152162,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247174509&doi=10.1145%2f1152154.1152162&partnerID=40&md5=d9de8ce9acf74b09520905c03262e827",Conference Paper,Scopus,2-s2.0-34247174509
"Zhang, W., Checkoway, S., Calder, B., Tullsen, D.M.","Dynamic code value specialization using the trace cache fill unit",2006,"IEEE International Conference on Computer Design, ICCD 2006",,, 4380787,"10","16",,2,10.1109/ICCD.2006.4380787,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749126012&doi=10.1109%2fICCD.2006.4380787&partnerID=40&md5=b9fccea14de1aba9f8069e33c9580f28",Conference Paper,Scopus,2-s2.0-49749126012
"DeVuyst, M., Kumar, R., Tullsen, D.M.","Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors",2006,"20th International Parallel and Distributed Processing Symposium, IPDPS 2006","2006",, 1639374,"","",,55,10.1109/IPDPS.2006.1639374,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847122976&doi=10.1109%2fIPDPS.2006.1639374&partnerID=40&md5=b57690ffeb9b72912ae913e263aa5a98",Conference Paper,Scopus,2-s2.0-33847122976
"Zhang, W., Calder, B., Tullsen, D.M.","A self-repairing prefetcher in an event-driven dynamic optimization framework",2006,"Proceedings of the CGO 2006 - The 4th International Symposium on Code Generation and Optimization",,, 1611529,"50","64",,17,10.1109/CGO.2006.4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885986325&doi=10.1109%2fCGO.2006.4&partnerID=40&md5=072f7578ed4850898561179279733d58",Conference Paper,Scopus,2-s2.0-84885986325
"Sheldon, D., Kumar, R., Lysecky, R., Vahid, F., Tullsen, D.","Application-specific customization of parameterized FPGA soft-core processors",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110184,"261","268",,28,10.1109/ICCAD.2006.320146,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149087310&doi=10.1109%2fICCAD.2006.320146&partnerID=40&md5=c0303079dfb7a563cfff50053e50a9cb",Conference Paper,Scopus,2-s2.0-46149087310
"Sheldon, D., Kumar, R., Vahid, F., Tullsen, D., Lysecky, R.","Conjoining soft-core FPGA processors",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110254,"694","701",,10,10.1109/ICCAD.2006.320015,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149099145&doi=10.1109%2fICCAD.2006.320015&partnerID=40&md5=ed96379557de85b952f2d0759b7ea041",Conference Paper,Scopus,2-s2.0-46149099145
"Calder, B., Tullsen, D.","Introduction",2006,"ACM Transactions on Architecture and Code Optimization","3","1",,"1","2",,,10.1145/1132462.1132463,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025396458&doi=10.1145%2f1132462.1132463&partnerID=40&md5=ef7d4a2736697d3e04c702369e9ac01e",Article,Scopus,2-s2.0-85025396458
"Tuck, N., Tullsen, D.M.","Multithreaded value prediction",2005,"Proceedings - International Symposium on High-Performance Computer Architecture",,,,"5","15",,15,10.1109/HPCA.2005.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444463258&doi=10.1109%2fHPCA.2005.22&partnerID=40&md5=f88615b33f47bc6e1588a0f2d1252ea5",Conference Paper,Scopus,2-s2.0-28444463258
"Zhang, W., Calder, B., Tullsen, D.M.","An event-driven multithreaded dynamic optimization framework",2005,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2005",, 1515583,"87","98",,49,10.1109/PACT.2005.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746713689&doi=10.1109%2fPACT.2005.7&partnerID=40&md5=994adf9ed5c2acfc295f7838eba9af25",Conference Paper,Scopus,2-s2.0-33746713689
"Quiñones, C.G., Madriles, C., Sánchez, J., Marcuello, P., González, A., Tullsen, D.M.","Mitosis compiler: An infrastructure for speculative threading based on pre-computation slices",2005,"ACM SIGPLAN Notices","40","6",,"269","279",,24,10.1145/1064978.1065043,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745287738&doi=10.1145%2f1064978.1065043&partnerID=40&md5=74b23a459cba6965b73c93e41a888b6b",Article,Scopus,2-s2.0-33745287738
"Quiñones, C.G., Madriles, C., Sánchez, J., Marcuello, P., González, A., Tullsen, D.M.","Mitosis compiler: An infrastructure for speculative threading based on pre-computation slices",2005,"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",,,,"269","279",,89,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31844447800&partnerID=40&md5=ad53eaabd11ed8ac5c39af6264d34eac",Conference Paper,Scopus,2-s2.0-31844447800
"Kumar, R., Zyuban, V., Tullsen, D.M.","Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling",2005,"Proceedings - International Symposium on Computer Architecture",,,,"408","419",,256,10.1109/ISCA.2005.34,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27544456315&doi=10.1109%2fISCA.2005.34&partnerID=40&md5=aa7e441fe4355665602feef1d21c9915",Conference Paper,Scopus,2-s2.0-27544456315
"Baboescu, F., Tullsen, D.M., Rosu, G., Singh, S.","A tree based router search engine architecture with single port memories",2005,"Proceedings - International Symposium on Computer Architecture",,,,"123","133",,61,10.1109/ISCA.2005.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27544453783&doi=10.1109%2fISCA.2005.7&partnerID=40&md5=c3cd91a565d683c988aa338852e6b19d",Conference Paper,Scopus,2-s2.0-27544453783
"Kumar, R., Tullsen, D.M., Jouppi, N.P., Ranganathan, P.","Heterogeneous chip multiprocessors",2005,"Computer","38","11",,"32","38",,192,10.1109/MC.2005.379,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28244437702&doi=10.1109%2fMC.2005.379&partnerID=40&md5=c40214e2ec4cd3680b915b22a2f891c7",Article,Scopus,2-s2.0-28244437702
"Seng, J.S., Tullsen, D.M.","Architecture-level power optimization - What are the limits?",2005,"Journal of Instruction-Level Parallelism","7",,,"","",20,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24144497107&partnerID=40&md5=862e3fef3151b1db904286a8cdd5de07",Article,Scopus,2-s2.0-24144497107
"Calder, B., Tullsen, D.","Introduction",2005,"ACM Transactions on Architecture and Code Optimization","2","1",,"1","2",,,10.1145/1061267.1061268,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85024267068&doi=10.1145%2f1061267.1061268&partnerID=40&md5=5e228a7d59e2b1d6f7522492d08dc39d",Article,Scopus,2-s2.0-85024267068
"Sazeides, Y., Constantinou, T., Kumar, R., Tullsen, D.M.","The Danger of Interval-Based Power Efficiency Metrics: When Worst Is Best",2005,"IEEE Computer Architecture Letters","4","1",,"1","4",,1,10.1109/L-CA.2005.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008056730&doi=10.1109%2fL-CA.2005.2&partnerID=40&md5=1602e61aa9ae421c8f1aec6e839d5689",Article,Scopus,2-s2.0-85008056730
"Collins, J.D., Tullsen, D.M.","Clustered multithreaded architectures - Pursuing both IPC and cycle time",2004,"Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)","18",,,"1087","1096",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12444282715&partnerID=40&md5=bd3014e6ff6298f181de92d218cf623f",Conference Paper,Scopus,2-s2.0-12444282715
"Seng, J.S., Tullsen, D.M.","Exploring the potential of architecture-level power optimizations",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3164",,,"132","147",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048842214&partnerID=40&md5=e6cbefed1c0592c8f33ab6f00176d63c",Article,Scopus,2-s2.0-35048842214
"Tune, E., Kumar, R., Tullsen, D.M., Calder, B.","Balanced multithreading: Increasing throughput via a low cost multithreading hierarchy",2004,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"183","194",,28,10.1109/MICRO.2004.8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644481490&doi=10.1109%2fMICRO.2004.8&partnerID=40&md5=ae960f04997d53bb058fc43975b39058",Conference Paper,Scopus,2-s2.0-21644481490
"Collins, J.D., Tullsen, D.M., Wang, H.","Control flow optimization via dynamic reconvergence prediction",2004,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"129","140",,21,10.1109/MICRO.2004.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644487687&doi=10.1109%2fMICRO.2004.13&partnerID=40&md5=4b24f68477867bfefb6c9f20284d9d95",Conference Paper,Scopus,2-s2.0-21644487687
"Kumar, R., Jouppi, N.P., Tullsen, D.M.","Conjoined-core chip multiprocessing",2004,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"195","206",,60,10.1109/MICRO.2004.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644440721&doi=10.1109%2fMICRO.2004.12&partnerID=40&md5=a90aba76d188f8da2f1c4a90c5602bb6",Conference Paper,Scopus,2-s2.0-21644440721
"Kumar, R., Tullsen, D.M., Ranganathan, P., Jouppi, N.P., Farkas, K.I.","Single-ISA heterogeneous multi-core architectures for multithreaded workload performance",2004,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA","31",,,"64","75",,278,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4644370318&partnerID=40&md5=27ff3e1d40e955fb4fbc875fb1253a77",Conference Paper,Scopus,2-s2.0-4644370318
"Calder, B., Tullsen, D.","Introduction",2004,"ACM Transactions on Architecture and Code Optimization","1","1",,"1","2",,,10.1145/980152.980153,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85024248245&doi=10.1145%2f980152.980153&partnerID=40&md5=633ecc65cad367d9fcad45c55aa69cb4",Article,Scopus,2-s2.0-85024248245
"Tuck, N., Tullsen, D.M.","Initial observations of the simultaneous multithreading Pentium 4 processor",2003,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2003-January",, 1237999,"26","34",,77,10.1109/PACT.2003.1237999,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547715870&doi=10.1109%2fPACT.2003.1237999&partnerID=40&md5=51a75e933441c57d4a02e126baffac54",Conference Paper,Scopus,2-s2.0-34547715870
"Seng, J.S., Tullsen, D.M.","The effect of compiler optimizations on Pentium 4 power consumption",2003,"Proceedings - Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT","2003-January",, 1192355,"51","56",,29,10.1109/INTERA.2003.1192355,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941217571&doi=10.1109%2fINTERA.2003.1192355&partnerID=40&md5=db252a9af212ab5db44b090e964e5fc2",Conference Paper,Scopus,2-s2.0-84941217571
"Kumar, R., Tullsen, D.M., Jouppi, N.P., Ranganathan, P.","Processor power reduction via single-isa heterogeneous multi-core architectures",2003,"IEEE Computer Architecture Letters","2","1",,"2","",,3,10.1109/L-CA.2003.6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008065233&doi=10.1109%2fL-CA.2003.6&partnerID=40&md5=39f39720fc6270d96d091d32b93f1a56",Article,Scopus,2-s2.0-85008065233
"Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M.","Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction",2003,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2003-January",, 1253185,"81","92",,271,10.1109/MICRO.2003.1253185,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944403811&doi=10.1109%2fMICRO.2003.1253185&partnerID=40&md5=99d28da4366f82001ee5ea712782caf0",Conference Paper,Scopus,2-s2.0-84944403811
"Snavely, A., Tullsen, D.M., Voelker, G.","Symbiotic jobscheduling with priorities for a simultaneous multithreading processor",2002,"Performance Evaluation Review","30","1",,"66","76",,69,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036038691&partnerID=40&md5=37acfcd0a9a098615af714339dadcdfe",Conference Paper,Scopus,2-s2.0-0036038691
"Kumar, R., Tullsen, D.M.","Compiling for instruction cache performance on a multithreaded architecture",2002,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2002-January",, 1176269,"419","429",,16,10.1109/MICRO.2002.1176269,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948983843&doi=10.1109%2fMICRO.2002.1176269&partnerID=40&md5=88a3bf1166791a999ced6c371e43d8e2",Conference Paper,Scopus,2-s2.0-84948983843
"Tune, E.S., Tullsen, D.M., Calder, B.","Quantifying instruction criticality",2002,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2002-January",, 1106008,"104","113",,28,10.1109/PACT.2002.1106008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949133622&doi=10.1109%2fPACT.2002.1106008&partnerID=40&md5=35291131687f21e274160a05dc5ceed8",Conference Paper,Scopus,2-s2.0-52949133622
"Collins, J., Sair, S., Calder, B., Tullsen, D.M.","Pointer cache assisted prefetching",2002,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2002-January",, 1176239,"62","73",,35,10.1109/MICRO.2002.1176239,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948959230&doi=10.1109%2fMICRO.2002.1176239&partnerID=40&md5=7aa2e31a7ca39bf9764cd9f85a9b30bc",Article,Scopus,2-s2.0-84948959230
"Tullsen, D.M., Brown, J.A.","Handling long-latency loads in a simultaneous multithreading processor",2001,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"318","327",,142,10.1109/MICRO.2001.991129,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035696665&doi=10.1109%2fMICRO.2001.991129&partnerID=40&md5=84ff5ba9663496b1285b0dc3607c093c",Conference Paper,Scopus,2-s2.0-0035696665
"Seng, J.S., Tune, E.S., Tullsen, D.M.","Reducing power with dynamic critical path information",2001,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"114","123",,45,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035691414&partnerID=40&md5=db37b3cee9a378ca5ec6a573b2464bdc",Conference Paper,Scopus,2-s2.0-0035691414
"Collins, J.D., Tullsen, D.M.","Runtime identification of cache conflict misses: The adaptive miss buffer",2001,"ACM Transactions on Computer Systems","19","4",,"413","439",,6,10.1145/502912.502913,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041906916&doi=10.1145%2f502912.502913&partnerID=40&md5=dd779f94296c6fece55904f4334ce325",Article,Scopus,2-s2.0-0041906916
"Collins, J.D., Tullsen, D.M., Wang, H., Shen, J.P.","Dynamic speculative precomputation",2001,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"306","317",,106,10.1109/MICRO.2001.991128,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035691709&doi=10.1109%2fMICRO.2001.991128&partnerID=40&md5=81b5e2a61bf54e97211cf1c88adc8c80",Article,Scopus,2-s2.0-0035691709
"Tune, Eric, Liang, Dongning, Tullsen, Dean M., Calder, Brad","Dynamic prediction of critical path instructions",2001,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"185","195",,64,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034817930&partnerID=40&md5=160b584c08758e2c8c413060d82f9fbd",Conference Paper,Scopus,2-s2.0-0034817930
"Collins, J.D., Wang, H., Tullsen, D.M., Hughes, C., Lee, Y.-F., Lavery, D., Shen, J.P.","Speculative precomputation: Long-range prefetching of delinquent loads",2001,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"14","25",,188,10.1109/ISCA.2001.937427,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034839033&doi=10.1109%2fISCA.2001.937427&partnerID=40&md5=8018593269aa923e066be68458e858c7",Article,Scopus,2-s2.0-0034839033
"Snavely, A., Tullsen, D.M.","Symbiotic jobscheduling for a simultaneous multithreading processor",2000,"Operating Systems Review (ACM)","34","5",,"234","244",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0039927463&partnerID=40&md5=3fdbd5fc2811f8e01ffe29f524995ca4",Article,Scopus,2-s2.0-0039927463
"Snavely, A., Tullsen, D.M.","Symbiotic jobscheduling for a simultaneous multithreading processor",2000,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"234","244",,373,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034443570&partnerID=40&md5=20bd615eac43077181cb28b64cfdd393",Conference Paper,Scopus,2-s2.0-0034443570
"Snavely, A., Tullsen, D.M.","Symbiotic jobscheduling for a simultaneous multithreading processor",2000,"SIGPLAN Notices (ACM Special Interest Group on Programming Languages)","35","11",,"234","244",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17544381691&partnerID=40&md5=03c322b4a0f6fcc28cfed367cb75fadf",Article,Scopus,2-s2.0-17544381691
"Seng, John S., Tullsen, Dean M., Cai, George Z.N.","Power-sensitive multithreaded architecture",2000,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"199","206",,52,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033696388&partnerID=40&md5=4d4575dc4d8bc21d7f36ca5f7d2483d0",Conference Paper,Scopus,2-s2.0-0033696388
"Kreaseck, B., Tullsen, D., Calder, B.","Limits of task-based parallelism in irregular applications",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1940",,,"43","58",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944061788&partnerID=40&md5=b2dea17792df680ea97f9c1fe9e0519f",Conference Paper,Scopus,2-s2.0-84944061788
"Collins, Jamison D., Tullsen, Dean M.","Hardware identification of cache conflict misses",1999,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"126","135",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033311745&partnerID=40&md5=01e6723e92b47d4c5f4d25b7b9bdb261",Conference Paper,Scopus,2-s2.0-0033311745
"Lo, J.L., Parekh, S.S., Eggers, S.J., Levy, H.M., Tullsen, D.M.","Software-directed register deallocation for simultaneous multithreaded processors",1999,"IEEE Transactions on Parallel and Distributed Systems","10","9",,"922","933",,36,10.1109/71.798316,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033185041&doi=10.1109%2f71.798316&partnerID=40&md5=40eab795ff704fa1f6519903f9e3f2a3",Article,Scopus,2-s2.0-0033185041
"Lo, J.L., Eggers, S.J., Levy, H.M., Parekh, S.S., Tullsen, D.M.","Tuning compiler optimizations for simultaneous multithreading",1999,"International Journal of Parallel Programming","27","6",,"477","503",,1,10.1023/A:1018780200739,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033284695&doi=10.1023%2fA%3a1018780200739&partnerID=40&md5=80a2c890e66ce1a311a501c11ae55faf",Article,Scopus,2-s2.0-0033284695
"Tullsen, Dean M., Seng, John S.","Storageless value prediction using prior register values",1999,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"270","279",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032663834&partnerID=40&md5=57a357cb03daf496187db4f206c0d907",Article,Scopus,2-s2.0-0032663834
"Wallace, Steven, Tullsen, Dean M., Calder, Brad","Instruction recycling on a multiple-path processor",1999,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"44","53",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032777341&partnerID=40&md5=24c3eab492ca9f8a7e9039e4b598e181",Conference Paper,Scopus,2-s2.0-0032777341
"Calder, Brad, Reinman, Glenn, Tullsen, Dean M.","Selective value prediction",1999,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"64","74",,85,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032677692&partnerID=40&md5=6b693bf46ed4377be9f8ca99d68895d9",Article,Scopus,2-s2.0-0032677692
"Tullsen, Dean M., Lo, Jack L., Eggers, Susan J., Levy, Henry M.","Supporting fine-grained synchronization on a simultaneous multithreading processor",1999,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"54","58",,67,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032786014&partnerID=40&md5=dd6ba2b2c85ac88bb00a75d1df08a888",Conference Paper,Scopus,2-s2.0-0032786014
"Reinman, Glenn, Calder, Brad, Tullsen, Dean, Tyson, Gary, Austin, Todd","Classifying load and store instructions for memory renaming",1999,"Proceedings of the International Conference on Supercomputing",,,,"399","407",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032662279&partnerID=40&md5=7ca019830da7ed7b9c7724564669aeea",Article,Scopus,2-s2.0-0032662279
"Wallace, Steven, Calder, Brad, Tullsen, Dean M.","Threaded multiple path execution",1998,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"238","249",,63,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031594005&partnerID=40&md5=ecf374d4ce2656e843ac5634b0af2709",Conference Paper,Scopus,2-s2.0-0031594005
"Lo, Jack L., Eggers, Susan J., Levy, Henry M., Parekh, Sujay S., Tullsen, Dean M.","Tuning compiler optimizations for simultaneous multithreading",1997,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"114","124",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031364101&partnerID=40&md5=d3337ecbc1a49666069b3ed645f42c6b",Conference Paper,Scopus,2-s2.0-0031364101
"Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L., Tullsen, D.M.","Simultaneous multithreading: A platform for next-generation processors",1997,"IEEE Micro","17","5",,"12","19",,205,10.1109/40.621209,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031237789&doi=10.1109%2f40.621209&partnerID=40&md5=248de5e0805d812358acb6c24d628161",Article,Scopus,2-s2.0-0031237789
"Lo, J.L., Eggers, S.J., Emer, J.S., Levy, H.M., Stamm, R.L., Tullsen, D.M.","Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading",1997,"ACM Transactions on Computer Systems","15","3",,"322","354",,115,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031199614&partnerID=40&md5=58ae7a900533626ab24a4371e3d2eaa9",Article,Scopus,2-s2.0-0031199614
"Tullsen, Dean M.","Simulation and modeling of a simultaneous multithreading processor",1996,"CMG Proceedings","2",,,"819","828",,48,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030374418&partnerID=40&md5=7c02cd25ee4eec5b3db7cd49259e59b2",Conference Paper,Scopus,2-s2.0-0030374418
"Tullsen, Dean M., Eggers, Susan J., Emer, Joel S., Levy, Henry M., Lo, Jack L., Stamm, Rebecca L.","Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor",1996,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"191","202",,418,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029666641&partnerID=40&md5=0326267d83cdc14c78fe66699a13b028",Conference Paper,Scopus,2-s2.0-0029666641
"Tullsen, D.M., Eggers, S.J.","Effective Cache Prefetching on Bus-Based Multiprocessors",1995,"ACM Transactions on Computer Systems (TOCS)","13","1",,"57","88",,23,10.1145/200912.201006,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976656398&doi=10.1145%2f200912.201006&partnerID=40&md5=67cc1a5317a81ed242c51852e8f2752d",Article,Scopus,2-s2.0-84976656398
"Tullsen, Dean M., Eggers, Susan J., Levy, Henry M.","Simultaneous multithreading: maximizing on-chip parallelism",1995,"ACM SIGARCH (Association for Computing Nachinery Special Interest Group on Computer Architecture) - Conference Proceedings",,,,"392","403",,67,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029183524&partnerID=40&md5=fc3a0e53123101b51af06d942da5f707",Conference Paper,Scopus,2-s2.0-0029183524
"Tullsen, Dean M., Eggers, Susan J., Levy, Henry M.","Simultaneous multithreading: Maximizing on-chip parallelism",1995,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"392","403",,768,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029200683&partnerID=40&md5=eab8f6fadc52b4d92e0eda44a6e768b6",Conference Paper,Scopus,2-s2.0-0029200683
"Tullsen, Dean M., Eggers, Susan J.","Limitations of cache prefetching on a bus-based multiprocessor",1993,"Conference Proceedings - Annual Symposium on Computer Architecture",,,,"278","288",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027316717&partnerID=40&md5=76ff2d7087753dea7060e1283445b4bb",Conference Paper,Scopus,2-s2.0-0027316717
