3-input Not-OR (or NOR) gate
.cell NOR3
.origin NOR2
.inputs A2 A1 A 
.outputs Y 
pmos A2 N1 vdd vdd g 3 1 3
pmos A1 N N1 vdd g 2 1 2
pmos A Y N vdd g 1 1 1
nmos A2 Y gnd gnd 1 1 3 -1
nmos A1 Y gnd gnd 1 1 2 -1
nmos A Y gnd gnd 1 1 1 -1
.end