{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620219170155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620219170155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 05 20:52:50 2021 " "Processing started: Wed May 05 20:52:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620219170155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620219170155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder_top -c decoder_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder_top -c decoder_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620219170155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620219170563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620219170563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/workary/bishe/decoder/rtl/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/bishe/decoder/rtl/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620219180927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620219180927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/workary/bishe/decoder/rtl/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/bishe/decoder/rtl/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../rtl/testbench.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620219180929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620219180929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder " "Elaborating entity \"decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620219180963 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "jc_en decoder.v(42) " "Output port \"jc_en\" at decoder.v(42) has no driver" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620219180965 "|decoder"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "xbh_en\[0\] GND " "Pin \"xbh_en\[0\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbh_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbh_en\[1\] GND " "Pin \"xbh_en\[1\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbh_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbh_en\[2\] GND " "Pin \"xbh_en\[2\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbh_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbh_en\[3\] GND " "Pin \"xbh_en\[3\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbh_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbh_en\[4\] GND " "Pin \"xbh_en\[4\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbh_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbh_en\[5\] GND " "Pin \"xbh_en\[5\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbh_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbh_en\[6\] GND " "Pin \"xbh_en\[6\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbh_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbh_en\[7\] GND " "Pin \"xbh_en\[7\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbh_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbl_en\[0\] GND " "Pin \"xbl_en\[0\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbl_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbl_en\[1\] GND " "Pin \"xbl_en\[1\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbl_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbl_en\[2\] GND " "Pin \"xbl_en\[2\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbl_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbl_en\[3\] GND " "Pin \"xbl_en\[3\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbl_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbl_en\[4\] GND " "Pin \"xbl_en\[4\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbl_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbl_en\[5\] GND " "Pin \"xbl_en\[5\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbl_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbl_en\[6\] GND " "Pin \"xbl_en\[6\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbl_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xbl_en\[7\] GND " "Pin \"xbl_en\[7\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|xbl_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir_reg_en\[0\] GND " "Pin \"fir_reg_en\[0\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|fir_reg_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir_reg_en\[1\] GND " "Pin \"fir_reg_en\[1\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|fir_reg_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir_reg_en\[2\] GND " "Pin \"fir_reg_en\[2\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|fir_reg_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir_reg_en\[3\] GND " "Pin \"fir_reg_en\[3\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|fir_reg_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir_reg_en\[4\] GND " "Pin \"fir_reg_en\[4\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|fir_reg_en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir_reg_en\[5\] GND " "Pin \"fir_reg_en\[5\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|fir_reg_en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir_reg_en\[6\] GND " "Pin \"fir_reg_en\[6\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|fir_reg_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fir_reg_en\[7\] GND " "Pin \"fir_reg_en\[7\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|fir_reg_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "des_addr_en\[0\] GND " "Pin \"des_addr_en\[0\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|des_addr_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "des_addr_en\[1\] GND " "Pin \"des_addr_en\[1\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|des_addr_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sor_addr_en\[0\] GND " "Pin \"sor_addr_en\[0\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|sor_addr_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sor_addr_en\[1\] GND " "Pin \"sor_addr_en\[1\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|sor_addr_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lr_en\[0\] GND " "Pin \"lr_en\[0\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|lr_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lr_en\[1\] GND " "Pin \"lr_en\[1\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|lr_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lr_en\[2\] GND " "Pin \"lr_en\[2\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|lr_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lr_en\[3\] GND " "Pin \"lr_en\[3\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|lr_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hr_en\[0\] GND " "Pin \"hr_en\[0\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|hr_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hr_en\[1\] GND " "Pin \"hr_en\[1\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|hr_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hr_en\[2\] GND " "Pin \"hr_en\[2\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|hr_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hr_en\[3\] GND " "Pin \"hr_en\[3\]\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|hr_en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jc_en GND " "Pin \"jc_en\" is stuck at GND" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620219181431 "|decoder|jc_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620219181431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620219181527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620219182008 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620219182008 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[0\] " "No output dependent on input pin \"r_in\[0\]\"" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620219182048 "|decoder|r_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[1\] " "No output dependent on input pin \"r_in\[1\]\"" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620219182048 "|decoder|r_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[2\] " "No output dependent on input pin \"r_in\[2\]\"" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620219182048 "|decoder|r_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[3\] " "No output dependent on input pin \"r_in\[3\]\"" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620219182048 "|decoder|r_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[4\] " "No output dependent on input pin \"r_in\[4\]\"" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620219182048 "|decoder|r_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[5\] " "No output dependent on input pin \"r_in\[5\]\"" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620219182048 "|decoder|r_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[6\] " "No output dependent on input pin \"r_in\[6\]\"" {  } { { "../rtl/decoder.v" "" { Text "C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620219182048 "|decoder|r_in[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620219182048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620219182049 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620219182049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620219182049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620219182049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620219182068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 05 20:53:02 2021 " "Processing ended: Wed May 05 20:53:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620219182068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620219182068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620219182068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620219182068 ""}
