verilog work "VerySimpleCPU.v"
verilog work "testbench.v"
