#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Mon Feb 15 19:30:53 2016
# Process ID: 8396
# Current directory: C:/Users/kaveh/Documents/Extended Essay/GitHub/Extended-Essay/Extended-Essay-master/Extended-Essay-master/Mandelbrot_NOT_CLOCKED/Mandelbrot_NOT_CLOCKED.runs/impl_1
# Command line: vivado.exe -log Test_Block.vdi -applog -messageDb vivado.pb -mode batch -source Test_Block.tcl -notrace
# Log file: C:/Users/kaveh/Documents/Extended Essay/GitHub/Extended-Essay/Extended-Essay-master/Extended-Essay-master/Mandelbrot_NOT_CLOCKED/Mandelbrot_NOT_CLOCKED.runs/impl_1/Test_Block.vdi
# Journal file: C:/Users/kaveh/Documents/Extended Essay/GitHub/Extended-Essay/Extended-Essay-master/Extended-Essay-master/Mandelbrot_NOT_CLOCKED/Mandelbrot_NOT_CLOCKED.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Test_Block.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/kaveh/Documents/Extended Essay/GitHub/Extended-Essay/Extended-Essay-master/Extended-Essay-master/Mandelbrot_NOT_CLOCKED/Mandelbrot_NOT_CLOCKED.srcs/constrs_1/imports/basys3_master/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/kaveh/Documents/Extended Essay/GitHub/Extended-Essay/Extended-Essay-master/Extended-Essay-master/Mandelbrot_NOT_CLOCKED/Mandelbrot_NOT_CLOCKED.srcs/constrs_1/imports/basys3_master/Basys3_Master.xdc]
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 440.996 ; gain = 253.691
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 443.863 ; gain = 2.867
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 245644fb4

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 138a47896

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.454 . Memory (MB): peak = 926.293 ; gain = 0.027

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 138a47896

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.750 . Memory (MB): peak = 926.293 ; gain = 0.027

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 21 unconnected nets.
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 8 unconnected cells.
Phase 3 Sweep | Checksum: 1be3f6bb9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 926.293 ; gain = 0.027

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 926.293 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1be3f6bb9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 926.293 ; gain = 0.027

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1be3f6bb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 926.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 926.293 ; gain = 485.297
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 926.293 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/kaveh/Documents/Extended Essay/GitHub/Extended-Essay/Extended-Essay-master/Extended-Essay-master/Mandelbrot_NOT_CLOCKED/Mandelbrot_NOT_CLOCKED.runs/impl_1/Test_Block_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 926.293 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 926.293 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: ef8a52ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 926.293 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: ef8a52ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: ef8a52ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 092b4c84

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15d0f451

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 108c0c61e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 1.2.1 Place Init Design | Checksum: b3790e81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 1.2 Build Placer Netlist Model | Checksum: b3790e81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: b3790e81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 1.3 Constrain Clocks/Macros | Checksum: b3790e81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 1 Placer Initialization | Checksum: b3790e81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 2 Global Placement
SimPL: WL = 76321 (33942, 42379)
SimPL: WL = 75293 (33333, 41960)
SimPL: WL = 74832 (33137, 41695)
SimPL: WL = 74655 (33051, 41604)
SimPL: WL = 74604 (33065, 41539)
Phase 2 Global Placement | Checksum: 10aa0ca45

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10aa0ca45

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 83609a82

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10a18097f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 10a18097f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: b5ba824e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: b5ba824e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 192dc934f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 192dc934f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 192dc934f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 192dc934f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 3.7 Small Shape Detail Placement | Checksum: 192dc934f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 10406c5bd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 3 Detail Placement | Checksum: 10406c5bd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 5691d93e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 5691d93e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 5691d93e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: abed28f5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: abed28f5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 4.1.3.1 PCOPT Shape updates | Checksum: abed28f5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.720. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1868cf209

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 4.1.3 Post Placement Optimization | Checksum: 1868cf209

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 4.1 Post Commit Optimization | Checksum: 1868cf209

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1868cf209

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1868cf209

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1868cf209

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 4.4 Placer Reporting | Checksum: 1868cf209

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 143f91159

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 143f91159

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645
Ending Placer Task | Checksum: 4fcb2095

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 941.938 ; gain = 15.645
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 941.938 ; gain = 15.645
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.703 . Memory (MB): peak = 941.938 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 941.938 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 941.938 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 941.938 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 922fad4 ConstDB: 0 ShapeSum: 46a825c1 RouteDB: 0

Phase 1 Build RT Design
