#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Mar 15 13:50:49 2018
# Process ID: 2504
# Current directory: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7376 C:\Users\User\Desktop\CPE233\RAT_MCU-20180311T235217Z-001\RAT_MCU\RAT_MCU.xpr
# Log file: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/vivado.log
# Journal file: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
set_property top RAT_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Mar 15 13:52:02 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/imports/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/imports/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/FlagFF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagFF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/Flag_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/I.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity I
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/MUXTwoOne-1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxTwoOne_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/MuxFourOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxFourOne_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/MuxTwoOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxTwoOne_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/MuxTwoOne_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxTwoOne_10Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/imports/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/SCR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/SP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SP
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/imports/Debounce_OneShot_FSM/counter_for_one_shot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/imports/Debounce_OneShot_FSM/debounce_one_shot_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity db_1shot_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RatSim v0.61/RatSimulator/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/imports/assignment 1 support files/univ_sseg_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto e9df3a3dd4554e64984dc799cb686c2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAT_wrapper_behav xil_defaultlib.RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture my_alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagFF [flagff_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxTwoOne_1Bit [muxtwoone_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxFourOne_8Bit [muxfourone_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxTwoOne_8Bit [muxtwoone_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.SP [sp_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxTwoOne_10Bit [muxtwoone_10bit_default]
Compiling architecture scratch_ram of entity xil_defaultlib.Scratch_RAM [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.I [i_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.db_1shot_FSM [db_1shot_fsm_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec_uni [sseg_dec_uni_default]
Compiling architecture behavioral of entity xil_defaultlib.rat_wrapper
Built simulation snapshot RAT_wrapper_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/xsim.dir/RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/xsim.dir/RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 15 13:53:47 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 15 13:53:47 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 785.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAT_wrapper_behav -key {Behavioral:sim_1:Functional:RAT_wrapper} -tclbatch {RAT_wrapper.tcl} -view {C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/simulation_behav.wcfg
WARNING: Simulation object /simulation/IN_PORT was not found in the design.
WARNING: Simulation object /simulation/RESET was not found in the design.
WARNING: Simulation object /simulation/INT was not found in the design.
WARNING: Simulation object /simulation/OUT_PORT was not found in the design.
WARNING: Simulation object /simulation/PORT_ID was not found in the design.
WARNING: Simulation object /simulation/IO_STRB was not found in the design.
WARNING: Simulation object /simulation/uut/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /simulation/uut/my_cu/Z was not found in the design.
WARNING: Simulation object /simulation/uut/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /simulation/uut/my_alu/A was not found in the design.
WARNING: Simulation object /simulation/uut/my_alu/B was not found in the design.
WARNING: Simulation object /simulation/uut/my_prog_rom/INSTRUCTION was not found in the design.
WARNING: Simulation object /simulation/uut/my_alu/Z was not found in the design.
WARNING: Simulation object /simulation/CLK was not found in the design.
WARNING: Simulation object /simulation/CLK_period was not found in the design.
WARNING: Simulation object /simulation/uut/my_cu/RF_WR was not found in the design.
WARNING: Simulation object /simulation/uut/my_cu/RF_WR_SEL was not found in the design.
WARNING: Simulation object /simulation/uut/my_alu/RESULT was not found in the design.
WARNING: Simulation object /simulation/uut/my_cu/PS was not found in the design.
WARNING: Simulation object /simulation/uut/my_regfile/REG was not found in the design.
WARNING: Simulation object /simulation/uut/SCR/MY_RAM was not found in the design.
WARNING: Simulation object /simulation/uut/my_cu/C was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/C was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/Z was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_C_SET was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_C_CLR was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_C_LD was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_Z_LD was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_LD_SEL was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_SHAD_LD was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/CLK was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/C_OUT was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/Z_OUT was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/z_output was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/c_output was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/z_shad was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/c_shad was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/z_in was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/c_in was not found in the design.
source RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 789.391 ; gain = 3.395
set_property top simulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 15 14:21:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 15 14:21:53 2018] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/.Xil/Vivado-2504-DESKTOP-SIR6EJM/dcp9/RAT_wrapper.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/.Xil/Vivado-2504-DESKTOP-SIR6EJM/dcp9/RAT_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1134.871 ; gain = 0.414
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1134.871 ; gain = 0.414
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.770 ; gain = 389.414
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Mar 15 14:26:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Mar 15 14:28:02 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 2
[Thu Mar 15 14:29:11 2018] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 15 14:30:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1669.863 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713983A
set_property PROGRAM.FILE {C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713983A
close [ open C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd w ]
add_files C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd
update_compile_order -fileset sources_1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713983A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sim_1/new/sseg_simTemplate.vhd w ]
add_files -fileset sim_1 C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sim_1/new/sseg_simTemplate.vhd
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Mar 15 17:06:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/synth_1/runme.log
set_property top sseg [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Mar 15 17:10:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/synth_1/runme.log
set_property top sseg_simulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sim_1/new/sseg_simTemplate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto e9df3a3dd4554e64984dc799cb686c2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd:68]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sseg_simulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2155.914 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto e9df3a3dd4554e64984dc799cb686c2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd:68]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sseg_simulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/constrs_1/new/Basys3_RAT_constraints.xdc]
set_property is_enabled true [get_files  C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/clk_div_fs.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/clk_div_fs.vhd]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Mar 15 17:28:35 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto e9df3a3dd4554e64984dc799cb686c2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd:71]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sseg_simulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto e9df3a3dd4554e64984dc799cb686c2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd:71]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sseg_simulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
create_project {Letter Display} {C:/Users/User/Desktop/CPE233/Letter Display} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
import_files -norecurse C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sim_1/new/sseg_simTemplate.vhd
update_compile_order -fileset sources_1
current_project RAT_MCU
set_property is_enabled false [get_files  C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/RAT_MCU.srcs/sources_1/new/sseg.vhd]
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new
current_project {Letter Display}
file mkdir {C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new}
close [ open {C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new/clk_div.vhd} w ]
add_files {{C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new/clk_div.vhd}}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Thu Mar 15 17:40:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sim_1/imports/new/sseg_simTemplate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 039eb740668e494aba0c5fea0d3b088c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd:71]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sseg_simulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 039eb740668e494aba0c5fea0d3b088c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd:72]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sseg_simulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project RAT_MCU
current_project {Letter Display}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 039eb740668e494aba0c5fea0d3b088c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd:72]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sseg_simulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 039eb740668e494aba0c5fea0d3b088c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.sseg [sseg_default]
Compiling architecture behavioral of entity xil_defaultlib.sseg_simulation
Built simulation snapshot sseg_simulation_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/CPE233/Letter -notrace
couldn't read file "C:/Users/User/Desktop/CPE233/Letter": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 15 17:47:20 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2157.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg_simulation_behav -key {Behavioral:sim_1:Functional:sseg_simulation} -tclbatch {sseg_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source sseg_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2166.758 ; gain = 8.852
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Mar 15 17:47:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 15 17:48:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2173.129 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 039eb740668e494aba0c5fea0d3b088c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg_simulation_behav -key {Behavioral:sim_1:Functional:sseg_simulation} -tclbatch {sseg_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source sseg_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2173.129 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2173.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 039eb740668e494aba0c5fea0d3b088c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.sseg [sseg_default]
Compiling architecture behavioral of entity xil_defaultlib.sseg_simulation
Built simulation snapshot sseg_simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg_simulation_behav -key {Behavioral:sim_1:Functional:sseg_simulation} -tclbatch {sseg_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source sseg_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2173.395 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 039eb740668e494aba0c5fea0d3b088c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.sseg [sseg_default]
Compiling architecture behavioral of entity xil_defaultlib.sseg_simulation
Built simulation snapshot sseg_simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2173.395 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: sseg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2249.328 ; gain = 75.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sseg' [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd:32]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new/clk_div.vhd:17' bound to instance 'my_clk' of component 'clk_div' [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd:44]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new/clk_div.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new/clk_div.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'sseg' (2#1) [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.496 ; gain = 110.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.496 ; gain = 110.773
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2422.086 ; gain = 248.363
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2422.086 ; gain = 248.363
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183713983A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Mar 15 18:09:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Mar 15 18:10:48 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sseg_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 039eb740668e494aba0c5fea0d3b088c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sseg_simulation_behav xil_defaultlib.sseg_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.sseg [sseg_default]
Compiling architecture behavioral of entity xil_defaultlib.sseg_simulation
Built simulation snapshot sseg_simulation_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2430.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg_simulation_behav -key {Behavioral:sim_1:Functional:sseg_simulation} -tclbatch {sseg_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source sseg_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2430.523 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713983A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 15 18:12:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/impl_1/runme.log
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1
file mkdir {C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new}
close [ open {C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new/Basys3_Constraint.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new/Basys3_Constraint.xdc}}
current_project RAT_MCU
close_project
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2432.707 ; gain = 1.574
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/User/Desktop/CPE233/RAT_MCU-20180311T235217Z-001/RAT_MCU/vivado_pid2504.debug)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 15 18:18:09 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/synth_1/runme.log
[Thu Mar 15 18:18:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 15 18:20:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/synth_1/runme.log
[Thu Mar 15 18:20:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2433.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sseg' [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd:32]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new/clk_div.vhd:17' bound to instance 'my_clk' of component 'clk_div' [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new/clk_div.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/new/clk_div.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'sseg' (2#1) [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2463.836 ; gain = 30.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2463.836 ; gain = 30.137
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new/Basys3_Constraint.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/constrs_1/new/Basys3_Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2499.496 ; gain = 65.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 18:24:27 2018...
