// Seed: 2667699074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_10(
      1, ""
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  supply1 id_5;
  module_0(
      id_1, id_1, id_5, id_5, id_1, id_3, id_5, id_5, id_5
  );
  initial begin
    if (id_5) if (id_1 == id_2[1]) id_5 = 1;
  end
  wire id_6;
endmodule
