<?xml version="1.0"?>
<dblpperson name="Felipe S. Marques 0001" pid="28/3459" n="41">
<person key="homepages/28/3459" mdate="2022-03-15">
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="28/3459">Felipe S. de Marques 0001</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<note type="affiliation">University of Pelotas, Technology Development Center, Brazil</note>
<note type="affiliation">Federal University of Pelotas, Group ofArchitectures and Integrated Circuits, GACI, Brazil</note>
<note type="affiliation">Nangate Inc</note>
<url>https://orcid.org/0000-0003-1318-9992</url>
</person>
<homonyms n="1">
<h f="m/Marques:Felipe_S="><name>Felipe S. Marques</name>
</h>
</homonyms>
<homonyms n="1">
<h f="m/Marques:Felipe_S=_de"><name>Felipe S. de Marques</name>
</h>
</homonyms>
<r><inproceedings key="conf/lascas/TroinaCM25" mdate="2025-05-12">
<author pid="404/6723">Samuel Santos Troina</author>
<author pid="404/6067">Maiquel dos Santos Canabarro</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<title>Low-Code Microcontroller Programming: A Case Study with LoRa WAN Technology.</title>
<pages>1-4</pages>
<year>2025</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS64004.2025.10966323</ee>
<crossref>conf/lascas/2025</crossref>
<url>db/conf/lascas/lascas2025.html#TroinaCM25</url>
<stream>streams/conf/lascas</stream>
</inproceedings>
</r>
<r><article key="journals/dt/JuniorRM22" mdate="2022-04-27">
<author orcid="0000-0001-8615-5481" pid="274/6305">Julio Sara&#231;ol Domingues J&#250;nior</author>
<author orcid="0000-0002-7150-5685" pid="16/5173">Leomar Soares da Rosa Jr.</author>
<author orcid="0000-0003-1318-9992" pid="28/3459">Felipe de Souza Marques</author>
<title>Migortho: A Design Automation Flow for QCA Circuits.</title>
<pages>23-30</pages>
<year>2022</year>
<volume>39</volume>
<journal>IEEE Des. Test</journal>
<number>2</number>
<ee>https://doi.org/10.1109/MDAT.2021.3108072</ee>
<url>db/journals/dt/dt39.html#JuniorRM22</url>
</article>
</r>
<r><article key="journals/todaes/GoncalvesRM20" mdate="2022-03-15">
<author pid="159/4117">Stephano Machado Moreira Goncalves</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<title>SmartDR: Algorithms and Techniques for Fast Detailed Routing with Good Design Rule Handling.</title>
<pages>9:1-9:38</pages>
<year>2021</year>
<volume>26</volume>
<journal>ACM Trans. Design Autom. Electr. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1145/3417133</ee>
<url>db/journals/todaes/todaes26.html#GoncalvesRM20</url>
</article>
</r>
<r><article key="journals/tcas/GoncalvesRM20" mdate="2021-09-16">
<author orcid="0000-0001-8052-1022" pid="159/4117">St&#233;phano M. M. Gon&#231;alves</author>
<author orcid="0000-0002-7150-5685" pid="16/5173">Leomar S. da Rosa Jr.</author>
<author orcid="0000-0003-1318-9992" pid="28/3459">Felipe de Souza Marques</author>
<title>DRAPS: A Design Rule Aware Path Search Algorithm for Detailed Routing.</title>
<pages>1239-1243</pages>
<year>2020</year>
<volume>67-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TCSII.2019.2937893</ee>
<url>db/journals/tcas/tcasII67.html#GoncalvesRM20</url>
</article>
</r>
<r><inproceedings key="conf/iscas/CardosoBCRM20" mdate="2022-03-15">
<author pid="170/1368">Maicon Schneider Cardoso</author>
<author pid="227/3818">Andrei A. O. Bubolz</author>
<author pid="98/290">Jordi Cortadella</author>
<author pid="188/9035">Leomar Rosa</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<title>Transistor Placement for Automatic Cell Synthesis through Boolean Satisfiability.</title>
<pages>1-5</pages>
<year>2020</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS45731.2020.9181137</ee>
<crossref>conf/iscas/2020</crossref>
<url>db/conf/iscas/iscas2020.html#CardosoBCRM20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/DominguesRM20" mdate="2022-03-15">
<author pid="274/6305">Julio Sara&#231;ol Domingues J&#250;nior</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<title>A Straightforward Methodology for QCA Circuits Design.</title>
<pages>1-6</pages>
<year>2020</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI50935.2020.9189930</ee>
<crossref>conf/sbcci/2020</crossref>
<url>db/conf/sbcci/sbcci2020.html#DominguesRM20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/GoncalvesRM19" mdate="2022-03-15">
<author pid="159/4117">St&#233;phano M. M. Gon&#231;alves</author>
<author pid="16/5173">Leomar S. da Rosa</author>
<author pid="28/3459">Felipe S. de Marques 0001</author>
<title>An Improved Heuristic Function for A&#8727;-Based Path Search in Detailed Routing.</title>
<pages>1-5</pages>
<year>2019</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2019.8702460</ee>
<crossref>conf/iscas/2019</crossref>
<url>db/conf/iscas/iscas2019.html#GoncalvesRM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/LimaPRRMCCSB19" mdate="2025-05-09">
<author pid="234/1465">Vitor G. Lima</author>
<author orcid="0000-0001-7809-9563" pid="170/1424">Guilherme Paim</author>
<author orcid="0000-0003-2883-2768" pid="208/0128">Leandro M. G. Rocha</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author orcid="0000-0003-0521-5898" pid="39/451">Eduardo A. C. da Costa</author>
<author pid="234/1346">Vin&#237;cius V. Camargo</author>
<author pid="49/2065">Rafael Soares</author>
<author orcid="0000-0002-9018-6309" pid="84/5693">Sergio Bampi</author>
<title>Maximizing Side Channel Attack-Resistance and Energy-Efficiency of the STTL Combining Multi-Vt Transistors with Current and Capacitance Balancing.</title>
<pages>1-5</pages>
<year>2019</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2019.8702687</ee>
<crossref>conf/iscas/2019</crossref>
<url>db/conf/iscas/iscas2019.html#LimaPRRMCCSB19</url>
</inproceedings>
</r>
<r><article key="journals/tcas/CardosoSBMRM18" mdate="2025-01-19">
<author orcid="0000-0002-8967-7864" pid="170/1368">Maicon Schneider Cardoso</author>
<author orcid="0000-0002-0862-3910" pid="191/7565">Gustavo H. Smaniotto</author>
<author orcid="0000-0002-0116-9946" pid="227/3818">Andrei A. O. Bubolz</author>
<author orcid="0000-0001-5030-9215" pid="23/3940">Matheus T. Moreira</author>
<author orcid="0000-0002-7150-5685" pid="16/5173">Leomar S. da Rosa Jr.</author>
<author orcid="0000-0003-1318-9992" pid="28/3459">Felipe de Souza Marques</author>
<title>Libra: An Automatic Design Methodology for CMOS Complex Gates.</title>
<pages>1345-1349</pages>
<year>2018</year>
<volume>65-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TCSII.2018.2866231</ee>
<ee>https://www.wikidata.org/entity/Q129359684</ee>
<url>db/journals/tcas/tcasII65.html#CardosoSBMRM18</url>
</article>
</r>
<r><inproceedings key="conf/icecsys/LimaFCMJS18" mdate="2025-05-09">
<author pid="234/1465">Vitor G. Lima</author>
<author orcid="0000-0002-3533-7186" pid="234/1477">Plinio Finkenauer</author>
<author pid="234/1346">Vin&#237;cius V. Camargo</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="234/1476">Leomar R. Junior</author>
<author pid="49/2065">Rafael Iankowski Soares</author>
<title>A Novel Sizing Method Aiming Security Against Differential Power Analysis.</title>
<pages>429-432</pages>
<year>2018</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2018.8617849</ee>
<crossref>conf/icecsys/2018</crossref>
<url>db/conf/icecsys/icecsys2018.html#LimaFCMJS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/newcas/GoncalvesRM18" mdate="2022-03-15">
<author pid="159/4117">St&#233;phano M. M. Gon&#231;alves</author>
<author pid="16/5173">Leomar S. da Rosa</author>
<author pid="28/3459">Felipe S. de Marques 0001</author>
<title>A New Technique Using Tunnel Shape Information to Improve Path Search in Detailed Routing.</title>
<pages>243-247</pages>
<year>2018</year>
<booktitle>NEWCAS</booktitle>
<ee>https://doi.org/10.1109/NEWCAS.2018.8585609</ee>
<crossref>conf/newcas/2018</crossref>
<url>db/conf/newcas/newcas2018.html#GoncalvesRM18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/newcas/CardosoSBJM18" mdate="2022-03-15">
<author pid="170/1368">Maicon Schneider Cardoso</author>
<author pid="191/7565">Gustavo H. Smaniotto</author>
<author pid="227/3818">Andrei A. O. Bubolz</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<title>Area-Aware Design of Static CMOS Complex Gates.</title>
<pages>282-286</pages>
<year>2018</year>
<booktitle>NEWCAS</booktitle>
<ee>https://doi.org/10.1109/NEWCAS.2018.8585570</ee>
<crossref>conf/newcas/2018</crossref>
<url>db/conf/newcas/newcas2018.html#CardosoSBJM18</url>
</inproceedings>
</r>
<r><article key="journals/tcad/PossaniRRMR17" mdate="2022-03-15">
<author orcid="0000-0003-4334-1174" pid="121/4474">Vinicius N. Possani</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<title>Transistor Count Optimization in IG FinFET Network Design.</title>
<pages>1483-1496</pages>
<year>2017</year>
<volume>36</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCAD.2016.2629451</ee>
<url>db/journals/tcad/tcad36.html#PossaniRRMR17</url>
</article>
</r>
<r><inproceedings key="conf/icecsys/SmaniottoZCSMMR17" mdate="2022-03-15">
<author pid="191/7565">Gustavo H. Smaniotto</author>
<author pid="191/7527">Regis Zanandrea</author>
<author pid="170/1368">Maicon Schneider Cardoso</author>
<author pid="191/7562">Renato Souza de Souza</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<title>A post-processing methodology to improve the automatic design of CMOS gates at layout-level.</title>
<pages>42-45</pages>
<year>2017</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2017.8292073</ee>
<crossref>conf/icecsys/2017</crossref>
<url>db/conf/icecsys/icecsys2017.html#SmaniottoZCSMMR17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/GoncalvesRM17" mdate="2017-10-07">
<author pid="159/4117">Stephano Machado Moreira Goncalves</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<title>A survey of path search algorithms for VLSI detailed routing.</title>
<pages>1-4</pages>
<year>2017</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2017.8050432</ee>
<crossref>conf/iscas/2017</crossref>
<url>db/conf/iscas/iscas2017.html#GoncalvesRM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/SmaniottoZCSMMR17" mdate="2022-03-15">
<author pid="191/7565">Gustavo H. Smaniotto</author>
<author pid="191/7527">Regis Zanandrea</author>
<author pid="170/1368">Maicon Schneider Cardoso</author>
<author pid="191/7562">Renato Souza de Souza</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<title>Post-processing of supergate networks aiming cell layout optimization.</title>
<pages>1-4</pages>
<year>2017</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2017.8050570</ee>
<crossref>conf/iscas/2017</crossref>
<url>db/conf/iscas/iscas2017.html#SmaniottoZCSMMR17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/micai/NachtigallFM17" mdate="2023-03-24">
<author pid="233/5570">Matheus Nachtigall</author>
<author pid="181/2728">Paulo Ferreira</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<title>Simulated Annealing Applied to LUT-Based FPGA Technology Mapping.</title>
<pages>23-29</pages>
<year>2017</year>
<booktitle>MICAI (Special Session)</booktitle>
<ee>https://doi.org/10.1109/MICAI-2017.2017.00012</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/MICAI-2017.2017.00012</ee>
<crossref>conf/micai/2017s</crossref>
<url>db/conf/micai/micai2017s.html#NachtigallFM17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mwscas/CardosoSMMRM17" mdate="2023-10-10">
<author pid="170/1368">Maicon Schneider Cardoso</author>
<author pid="191/7565">Gustavo H. Smaniotto</author>
<author pid="191/7569">Joao Junior da Silva Machado</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="16/5173">Leomar S. da Rosa</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<title>Transistor placement strategies for non-series-parallel cells.</title>
<pages>523-526</pages>
<year>2017</year>
<booktitle>MWSCAS</booktitle>
<ee>https://doi.org/10.1109/MWSCAS.2017.8052975</ee>
<crossref>conf/mwscas/2017</crossref>
<url>db/conf/mwscas/mwscas2017.html#CardosoSMMRM17</url>
</inproceedings>
</r>
<r><article key="journals/tvlsi/PossaniCRRMR16" mdate="2020-03-11">
<author pid="121/4474">Vinicius Neves Possani</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<title>Graph-Based Transistor Network Generation Method for Supergate Design.</title>
<pages>692-705</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TVLSI.2015.2410764</ee>
<url>db/journals/tvlsi/tvlsi24.html#PossaniCRRMR16</url>
</article>
</r>
<r><inproceedings key="conf/lascas/CardosoZSMRM16" mdate="2017-05-25">
<author pid="170/1368">Maicon Schneider Cardoso</author>
<author pid="191/7527">Regis Zanandrea</author>
<author pid="191/7562">Renato Souza de Souza</author>
<author pid="191/7569">Joao Junior da Silva Machado</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<title>Topological characteristics of logic networks generated by a graph-based methodology.</title>
<pages>343-346</pages>
<year>2016</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2016.7451080</ee>
<crossref>conf/lascas/2016</crossref>
<url>db/conf/lascas/lascas2016.html#CardosoZSMRM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/SmaniottoMMZMR16" mdate="2023-10-10">
<author pid="191/7565">Gustavo H. Smaniotto</author>
<author pid="191/7569">Joao Junior da Silva Machado</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="60/4542">Adriel Mota Ziesemer</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<title>Optimizing cell area by applying an alternative transistor folding technique in an open source physical synthesis CAD tool.</title>
<pages>355-358</pages>
<year>2016</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2016.7451083</ee>
<crossref>conf/lascas/2016</crossref>
<url>db/conf/lascas/lascas2016.html#SmaniottoMMZMR16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mwscas/CardosoSZSRM16" mdate="2020-03-25">
<author pid="170/1368">Maicon Schneider Cardoso</author>
<author pid="191/7565">Gustavo H. Smaniotto</author>
<author pid="191/7527">Regis Zanandrea</author>
<author pid="191/7562">Renato Souza de Souza</author>
<author pid="16/5173">Leomar S. da Rosa</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<title>Physical design of supergate cells aiming geometrical optimizations.</title>
<pages>1-4</pages>
<year>2016</year>
<booktitle>MWSCAS</booktitle>
<ee>https://doi.org/10.1109/MWSCAS.2016.7870091</ee>
<crossref>conf/mwscas/2016</crossref>
<url>db/conf/mwscas/mwscas2016.html#CardosoSZSRM16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mwscas/SmaniottoMZMR16" mdate="2022-03-15">
<author pid="191/7565">Gustavo H. Smaniotto</author>
<author pid="23/3940">Matheus T. Moreira</author>
<author pid="60/4542">Adriel Mota Ziesemer</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa</author>
<title>Toward better layout design in ASTRAN CAD tool by using an efficient transistor folding.</title>
<pages>1-4</pages>
<year>2016</year>
<booktitle>MWSCAS</booktitle>
<ee>https://doi.org/10.1109/MWSCAS.2016.7870097</ee>
<crossref>conf/mwscas/2016</crossref>
<url>db/conf/mwscas/mwscas2016.html#SmaniottoMZMR16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/CardosoRM15" mdate="2018-11-06">
<author pid="170/1368">Maicon Schneider Cardoso</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<title>Evaluating Geometric Aspects of Non-Series-Parallel Cells.</title>
<pages>16:1-16:6</pages>
<year>2015</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/2800986.2801008</ee>
<crossref>conf/sbcci/2015</crossref>
<url>db/conf/sbcci/sbcci2015.html#CardosoRM15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/GoncalvesJM14" mdate="2017-05-23">
<author pid="159/4117">Stephano Machado Moreira Goncalves</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<title>A new general purpose line probe routing algorithm.</title>
<pages>658-661</pages>
<year>2014</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2014.7050071</ee>
<crossref>conf/icecsys/2014</crossref>
<url>db/conf/icecsys/icecsys2014.html#GoncalvesJM14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/PossaniRRMJ14" mdate="2022-03-15">
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<title>Exploring Independent Gates in FinFET-Based Transistor Network Generation.</title>
<pages>41:1-41:6</pages>
<year>2014</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/2660540.2661009</ee>
<crossref>conf/sbcci/2014</crossref>
<url>db/conf/sbcci/sbcci2014.html#PossaniRRMJ14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/PossaniCRRMJ13" mdate="2020-07-10">
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<title>Efficient transistor-level design of CMOS gates.</title>
<pages>191-196</pages>
<year>2013</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2483028.2483089</ee>
<crossref>conf/glvlsi/2013</crossref>
<url>db/conf/glvlsi/glvlsi2013.html#PossaniCRRMJ13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/lascas/PossaniMRCRR13" mdate="2022-03-15">
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>Transistor-level optimization of CMOS complex gates.</title>
<pages>1-4</pages>
<year>2013</year>
<booktitle>LASCAS</booktitle>
<ee>https://doi.org/10.1109/LASCAS.2013.6519029</ee>
<crossref>conf/lascas/2013</crossref>
<url>db/conf/lascas/lascas2013.html#PossaniMRCRR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/PossaniCRRMR13" mdate="2022-03-15">
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<title>Improving the methodology to build non-series-parallel transistor arrangements.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2013.6644854</ee>
<crossref>conf/sbcci/2013</crossref>
<url>db/conf/sbcci/sbcci2013.html#PossaniCRRMR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/PossaniMRCRR12" mdate="2022-03-15">
<author pid="121/4474">Vinicius N. Possani</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<title>NSP kernel finder - A methodology to find and to build non-series-parallel transistor arrangements.</title>
<pages>1-6</pages>
<year>2012</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1109/SBCCI.2012.6344452</ee>
<crossref>conf/sbcci/2012</crossref>
<url>db/conf/sbcci/sbcci2012.html#PossaniMRCRR12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbesc/VieiraDAMM12" mdate="2023-03-23">
<author pid="155/4369">Andrws Vieira</author>
<author pid="160/5667">Daniel Debastiani</author>
<author orcid="0000-0002-3421-5830" pid="80/5216">Luciano Volcan Agostini</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="78/5041">J&#250;lio C. B. de Mattos</author>
<title>Performance and Energy Consumption Analysis of Embedded Applications Based on Android Platform.</title>
<pages>59-64</pages>
<year>2012</year>
<booktitle>SBESC</booktitle>
<ee>https://doi.org/10.1109/SBESC.2012.20</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/SBESC.2012.20</ee>
<crossref>conf/sbesc/2012</crossref>
<url>db/conf/sbesc/sbesc2012.html#VieiraDAMM12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/MartinelloMRR10" mdate="2022-03-15">
<author pid="54/8189">Osvaldo Martinello</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>KL-Cuts: A new approach for logic synthesis targeting multiple output blocks.</title>
<pages>777-782</pages>
<year>2010</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2010.5456946</ee>
<ee>http://dl.acm.org/citation.cfm?id=1871112</ee>
<crossref>conf/date/2010</crossref>
<url>db/conf/date/date2010.html#MartinelloMRR10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/CallegaroMKRRR10" mdate="2018-11-06">
<author pid="49/9119">Vinicius Callegaro</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<author pid="05/9120">Carlos Eduardo Klock</author>
<author pid="16/5173">Leomar Soares da Rosa Jr.</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>SwitchCraft: a framework for transistor network design.</title>
<pages>49-53</pages>
<year>2010</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1854153.1854167</ee>
<crossref>conf/sbcci/2010</crossref>
<url>db/conf/sbcci/sbcci2010.html#CallegaroMKRRR10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/MarquesMRR10" mdate="2022-03-15">
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="54/8189">Osvaldo Martinello</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Improvements on the detection of false paths by using unateness and satisfiability.</title>
<pages>192-197</pages>
<year>2010</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1854153.1854201</ee>
<crossref>conf/sbcci/2010</crossref>
<url>db/conf/sbcci/sbcci2010.html#MarquesMRR10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/CardosoRMRR08" mdate="2023-03-23">
<author pid="94/6532">Tiago Muller Gil Cardoso</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Speed-Up of ASICs Derived from FPGAs by Transistor Network Synthesis Including Reordering.</title>
<pages>47-52</pages>
<year>2008</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2008.4479696</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ISQED.2008.168</ee>
<crossref>conf/isqed/2008</crossref>
<url>db/conf/isqed/isqed2008.html#CardosoRMRR08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/MarquesRRSR07" mdate="2022-03-15">
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="75/4916">Renato P. Ribas</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>DAG based library-free technology mapping.</title>
<pages>293-298</pages>
<year>2007</year>
<crossref>conf/glvlsi/2007</crossref>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1228784.1228857</ee>
<url>db/conf/glvlsi/glvlsi2007.html#MarquesRRSR07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/RosaRRMS07" mdate="2018-11-06">
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="28/3459">Felipe de Souza Marques</author>
<author pid="82/5578">Felipe Ribeiro Schneider</author>
<title>A comparative study of CMOS gates with minimum transistor stacks.</title>
<pages>93-98</pages>
<year>2007</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1284480.1284511</ee>
<crossref>conf/sbcci/2007</crossref>
<url>db/conf/sbcci/sbcci2007.html#RosaRRMS07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/RosaMCRSR06" mdate="2022-03-15">
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="94/6532">Tiago Muller Gil Cardoso</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Fast disjoint transistor networks from BDDs.</title>
<pages>137-142</pages>
<year>2006</year>
<crossref>conf/sbcci/2006</crossref>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1150343.1150381</ee>
<url>db/conf/sbcci/sbcci2006.html#RosaMCRSR06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/MarquesRSR05" mdate="2022-03-15">
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="75/4916">Renato P. Ribas</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>A new approach to the use of satisfiability in false path detection.</title>
<pages>308-311</pages>
<year>2005</year>
<crossref>conf/glvlsi/2005</crossref>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1057661.1057735</ee>
<url>db/conf/glvlsi/glvlsi2005.html#MarquesRSR05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/0001CPLR02" mdate="2022-06-10">
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="35/4540">Vin&#237;cius P. Correia</author>
<author pid="321/4804">A. Prado</author>
<author pid="22/680">Marcelo Lubaszewski</author>
<author pid="29/1197">Andr&#233; In&#225;cio Reis</author>
<title>Testability Properties of BDDs.</title>
<pages>83-88</pages>
<year>2002</year>
<booktitle>SBCCI</booktitle>
<ee>https://dl.acm.org/doi/10.5555/827246.827388</ee>
<crossref>conf/sbcci/2002</crossref>
<url>db/conf/sbcci/sbcci2002.html#0001CPLR02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/Hentschke0LCS002" mdate="2023-07-24">
<author pid="17/1684">Renato Fernandes Hentschke</author>
<author pid="28/3459">Felipe S. Marques 0001</author>
<author pid="l/FGdLimaKastensmidt">Fernanda Lima 0001</author>
<author pid="25/5214">Luigi Carro</author>
<author pid="00/4529">Altamiro Amadeu Susin</author>
<author pid="r/RAdaLuzReis">Ricardo Reis 0001</author>
<title>Analyzing Area and Performance Penalty of Protecting Different Digital Modules with Hamming Code and Triple Modular Redundancy.</title>
<pages>95-100</pages>
<year>2002</year>
<booktitle>SBCCI</booktitle>
<ee>https://dl.acm.org/doi/10.5555/827246.827386</ee>
<crossref>conf/sbcci/2002</crossref>
<url>db/conf/sbcci/sbcci2002.html#Hentschke0LCS002</url>
</inproceedings>
</r>
<coauthors n="47" nc="3">
<co c="0"><na f="a/Agostini:Luciano_Volcan" pid="80/5216">Luciano Volcan Agostini</na></co>
<co c="0"><na f="b/Bampi:Sergio" pid="84/5693">Sergio Bampi</na></co>
<co c="0"><na f="b/Bubolz:Andrei_A=_O=" pid="227/3818">Andrei A. O. Bubolz</na></co>
<co c="0"><na f="c/Callegaro:Vinicius" pid="49/9119">Vinicius Callegaro</na></co>
<co c="0"><na f="c/Camargo:Vin=iacute=cius_V=" pid="234/1346">Vin&#237;cius V. Camargo</na></co>
<co c="1"><na f="c/Canabarro:Maiquel_dos_Santos" pid="404/6067">Maiquel dos Santos Canabarro</na></co>
<co c="0"><na f="c/Cardoso:Maicon_Schneider" pid="170/1368">Maicon Schneider Cardoso</na></co>
<co c="0"><na f="c/Cardoso:Tiago_Muller_Gil" pid="94/6532">Tiago Muller Gil Cardoso</na></co>
<co c="0"><na f="c/Carro:Luigi" pid="25/5214">Luigi Carro</na></co>
<co c="0"><na f="c/Correia:Vin=iacute=cius_P=" pid="35/4540">Vin&#237;cius P. Correia</na></co>
<co c="0"><na f="c/Cortadella:Jordi" pid="98/290">Jordi Cortadella</na></co>
<co c="0"><na f="c/Costa:Eduardo_A=_C=_da" pid="39/451">Eduardo A. C. da Costa</na></co>
<co c="0"><na f="d/Debastiani:Daniel" pid="160/5667">Daniel Debastiani</na></co>
<co c="2"><na f="f/Ferreira:Paulo" pid="181/2728">Paulo Ferreira</na></co>
<co c="0"><na f="f/Finkenauer:Plinio" pid="234/1477">Plinio Finkenauer</na></co>
<co c="0" n="2"><na f="g/Goncalves:Stephano_Machado_Moreira" pid="159/4117">Stephano Machado Moreira Goncalves</na><na>St&#233;phano M. M. Gon&#231;alves</na></co>
<co c="0"><na f="h/Hentschke:Renato_Fernandes" pid="17/1684">Renato Fernandes Hentschke</na></co>
<co c="0"><na f="j/J=uacute=nior:Julio_Sara=ccedil=ol_Domingues" pid="274/6305">Julio Sara&#231;ol Domingues J&#250;nior</na></co>
<co c="0"><na f="j/Junior:Leomar_R=" pid="234/1476">Leomar R. Junior</na></co>
<co c="0" n="2"><na f="k/Kastensmidt:Fernanda_Lima" pid="l/FGdLimaKastensmidt">Fernanda Lima Kastensmidt</na><na>Fernanda Lima 0001</na></co>
<co c="0"><na f="k/Klock:Carlos_Eduardo" pid="05/9120">Carlos Eduardo Klock</na></co>
<co c="0"><na f="l/Lima:Vitor_G=" pid="234/1465">Vitor G. Lima</na></co>
<co c="0"><na f="l/Lubaszewski:Marcelo" pid="22/680">Marcelo Lubaszewski</na></co>
<co c="0"><na f="m/Machado:Joao_Junior_da_Silva" pid="191/7569">Joao Junior da Silva Machado</na></co>
<co c="0"><na f="m/Martinello:Osvaldo" pid="54/8189">Osvaldo Martinello</na></co>
<co c="0"><na f="m/Mattos:J=uacute=lio_C=_B=_de" pid="78/5041">J&#250;lio C. B. de Mattos</na></co>
<co c="0"><na f="m/Moreira:Matheus_T=" pid="23/3940">Matheus T. Moreira</na></co>
<co c="2"><na f="n/Nachtigall:Matheus" pid="233/5570">Matheus Nachtigall</na></co>
<co c="0"><na f="p/Paim:Guilherme" pid="170/1424">Guilherme Paim</na></co>
<co c="0" n="2"><na f="p/Possani:Vinicius_N=" pid="121/4474">Vinicius N. Possani</na><na>Vinicius Neves Possani</na></co>
<co c="0"><na f="p/Prado:A=" pid="321/4804">A. Prado</na></co>
<co c="0"><na f="r/Reis:Andr=eacute=_In=aacute=cio" pid="29/1197">Andr&#233; In&#225;cio Reis</na></co>
<co c="0" n="2"><na f="r/Reis:Ricardo_Augusto_da_Luz" pid="r/RAdaLuzReis">Ricardo Augusto da Luz Reis</na><na>Ricardo Reis 0001</na></co>
<co c="0"><na f="r/Ribas:Renato_P=" pid="75/4916">Renato P. Ribas</na></co>
<co c="0"><na f="r/Rocha:Leandro_M=_G=" pid="208/0128">Leandro M. G. Rocha</na></co>
<co c="0"><na f="r/Rosa:Leomar" pid="188/9035">Leomar Rosa</na></co>
<co c="0" n="3"><na f="r/Rosa_Jr=:Leomar_S=_da" pid="16/5173">Leomar S. da Rosa Jr.</na><na>Leomar Soares da Rosa Jr.</na><na>Leomar S. da Rosa</na></co>
<co c="0"><na f="s/Sapatnekar:Sachin_S=" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</na></co>
<co c="0"><na f="s/Schneider:Felipe_Ribeiro" pid="82/5578">Felipe Ribeiro Schneider</na></co>
<co c="0"><na f="s/Smaniotto:Gustavo_H=" pid="191/7565">Gustavo H. Smaniotto</na></co>
<co c="0" n="2"><na f="s/Soares:Rafael" pid="49/2065">Rafael Soares</na><na>Rafael Iankowski Soares</na></co>
<co c="0"><na f="s/Souza:Renato_Souza_de" pid="191/7562">Renato Souza de Souza</na></co>
<co c="0"><na f="s/Susin:Altamiro_Amadeu" pid="00/4529">Altamiro Amadeu Susin</na></co>
<co c="1"><na f="t/Troina:Samuel_Santos" pid="404/6723">Samuel Santos Troina</na></co>
<co c="0"><na f="v/Vieira:Andrws" pid="155/4369">Andrws Vieira</na></co>
<co c="0"><na f="z/Zanandrea:Regis" pid="191/7527">Regis Zanandrea</na></co>
<co c="0" n="2"><na f="z/Ziesemer:Adriel" pid="60/4542">Adriel Ziesemer</na><na>Adriel Mota Ziesemer</na></co>
</coauthors>
</dblpperson>

