Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Oct 24 09:53:31 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_102_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.032ns (39.299%)  route 1.594ns (60.701%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/Q
                         net (fo=3, unplaced)         0.368     1.321    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.486 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32/O
                         net (fo=1, unplaced)         0.000     1.486    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.839 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, unplaced)         0.008     1.847    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.967 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.967    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.027 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, unplaced)         0.546     2.573    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.626 r  bd_0_i/hls_inst/inst/i_0_reg_102[6]_i_1/O
                         net (fo=38, unplaced)        0.672     3.298    bd_0_i/hls_inst/inst/i_0_reg_1020
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_102_reg[0]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_102_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.032ns (39.299%)  route 1.594ns (60.701%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/Q
                         net (fo=3, unplaced)         0.368     1.321    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.486 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32/O
                         net (fo=1, unplaced)         0.000     1.486    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.839 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, unplaced)         0.008     1.847    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.967 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.967    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.027 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, unplaced)         0.546     2.573    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.626 r  bd_0_i/hls_inst/inst/i_0_reg_102[6]_i_1/O
                         net (fo=38, unplaced)        0.672     3.298    bd_0_i/hls_inst/inst/i_0_reg_1020
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_102_reg[1]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_102_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.032ns (39.299%)  route 1.594ns (60.701%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/Q
                         net (fo=3, unplaced)         0.368     1.321    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.486 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32/O
                         net (fo=1, unplaced)         0.000     1.486    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.839 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, unplaced)         0.008     1.847    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.967 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.967    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.027 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, unplaced)         0.546     2.573    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.626 r  bd_0_i/hls_inst/inst/i_0_reg_102[6]_i_1/O
                         net (fo=38, unplaced)        0.672     3.298    bd_0_i/hls_inst/inst/i_0_reg_1020
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_102_reg[2]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_102_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.032ns (39.299%)  route 1.594ns (60.701%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/Q
                         net (fo=3, unplaced)         0.368     1.321    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.486 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32/O
                         net (fo=1, unplaced)         0.000     1.486    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.839 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, unplaced)         0.008     1.847    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.967 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.967    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.027 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, unplaced)         0.546     2.573    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.626 r  bd_0_i/hls_inst/inst/i_0_reg_102[6]_i_1/O
                         net (fo=38, unplaced)        0.672     3.298    bd_0_i/hls_inst/inst/i_0_reg_1020
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_102_reg[3]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_102_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.032ns (39.299%)  route 1.594ns (60.701%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/Q
                         net (fo=3, unplaced)         0.368     1.321    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.486 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32/O
                         net (fo=1, unplaced)         0.000     1.486    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.839 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, unplaced)         0.008     1.847    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.967 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.967    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.027 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, unplaced)         0.546     2.573    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.626 r  bd_0_i/hls_inst/inst/i_0_reg_102[6]_i_1/O
                         net (fo=38, unplaced)        0.672     3.298    bd_0_i/hls_inst/inst/i_0_reg_1020
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_102_reg[4]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_102_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.032ns (39.299%)  route 1.594ns (60.701%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/Q
                         net (fo=3, unplaced)         0.368     1.321    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.486 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32/O
                         net (fo=1, unplaced)         0.000     1.486    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.839 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, unplaced)         0.008     1.847    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.967 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.967    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.027 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, unplaced)         0.546     2.573    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.626 r  bd_0_i/hls_inst/inst/i_0_reg_102[6]_i_1/O
                         net (fo=38, unplaced)        0.672     3.298    bd_0_i/hls_inst/inst/i_0_reg_1020
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[5]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_102_reg[5]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_102_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.032ns (39.299%)  route 1.594ns (60.701%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/Q
                         net (fo=3, unplaced)         0.368     1.321    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.486 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32/O
                         net (fo=1, unplaced)         0.000     1.486    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.839 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, unplaced)         0.008     1.847    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.967 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.967    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.027 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, unplaced)         0.546     2.573    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.626 r  bd_0_i/hls_inst/inst/i_0_reg_102[6]_i_1/O
                         net (fo=38, unplaced)        0.672     3.298    bd_0_i/hls_inst/inst/i_0_reg_1020
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_102_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_102_reg[6]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_80_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 1.032ns (39.374%)  route 1.589ns (60.626%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/Q
                         net (fo=3, unplaced)         0.368     1.321    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.486 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32/O
                         net (fo=1, unplaced)         0.000     1.486    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.839 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, unplaced)         0.008     1.847    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.967 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.967    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.027 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, unplaced)         0.546     2.573    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
                         LUT4 (Prop_lut4_I2_O)        0.053     2.626 r  bd_0_i/hls_inst/inst/k_0_reg_80[31]_i_1/O
                         net (fo=31, unplaced)        0.667     3.293    bd_0_i/hls_inst/inst/k_0_reg_80
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[10]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/k_0_reg_80_reg[10]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_80_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 1.032ns (39.374%)  route 1.589ns (60.626%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/Q
                         net (fo=3, unplaced)         0.368     1.321    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.486 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32/O
                         net (fo=1, unplaced)         0.000     1.486    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.839 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, unplaced)         0.008     1.847    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.967 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.967    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.027 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, unplaced)         0.546     2.573    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
                         LUT4 (Prop_lut4_I2_O)        0.053     2.626 r  bd_0_i/hls_inst/inst/k_0_reg_80[31]_i_1/O
                         net (fo=31, unplaced)        0.667     3.293    bd_0_i/hls_inst/inst/k_0_reg_80
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[11]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/k_0_reg_80_reg[11]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_80_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 1.032ns (39.374%)  route 1.589ns (60.626%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/j_0_in_reg_92_reg[1]/Q
                         net (fo=3, unplaced)         0.368     1.321    bd_0_i/hls_inst/inst/trunc_ln1_fu_123_p4[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.486 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32/O
                         net (fo=1, unplaced)         0.000     1.486    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_32_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.839 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20/CO[3]
                         net (fo=1, unplaced)         0.008     1.847    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_20_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_11_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.967 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.967    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.027 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_i_2/CO[3]
                         net (fo=5, unplaced)         0.546     2.573    bd_0_i/hls_inst/inst/icmp_ln99_fu_133_p2
                         LUT4 (Prop_lut4_I2_O)        0.053     2.626 r  bd_0_i/hls_inst/inst/k_0_reg_80[31]_i_1/O
                         net (fo=31, unplaced)        0.667     3.293    bd_0_i/hls_inst/inst/k_0_reg_80
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=171, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_80_reg[12]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/k_0_reg_80_reg[12]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  0.944    




