# Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl
# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do prj_q5_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying D:/modeltech64_2019.2/win64/../modelsim.ini
# vlog -vlog01compat -work altera_ver {d:/intelfpga/17.1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:12 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work altera_ver d:/intelfpga/17.1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 09:24:12 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying D:/modeltech64_2019.2/win64/../modelsim.ini
# vlog -vlog01compat -work lpm_ver {d:/intelfpga/17.1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:13 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work lpm_ver d:/intelfpga/17.1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 09:24:13 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying D:/modeltech64_2019.2/win64/../modelsim.ini
# vlog -vlog01compat -work sgate_ver {d:/intelfpga/17.1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:14 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work sgate_ver d:/intelfpga/17.1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 09:24:14 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying D:/modeltech64_2019.2/win64/../modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {d:/intelfpga/17.1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:14 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver d:/intelfpga/17.1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 09:24:15 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying D:/modeltech64_2019.2/win64/../modelsim.ini
# vlog -sv -work altera_lnsim_ver {d:/intelfpga/17.1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:16 on Dec 16,2019
# vlog -reportprogress 300 -sv -work altera_lnsim_ver d:/intelfpga/17.1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 09:24:17 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclone10lp_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclone10lp_ver".
# vmap cyclone10lp_ver ./verilog_libs/cyclone10lp_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap cyclone10lp_ver ./verilog_libs/cyclone10lp_ver 
# Modifying D:/modeltech64_2019.2/win64/../modelsim.ini
# vlog -vlog01compat -work cyclone10lp_ver {d:/intelfpga/17.1/quartus/eda/sim_lib/cyclone10lp_atoms.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:17 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work cyclone10lp_ver d:/intelfpga/17.1/quartus/eda/sim_lib/cyclone10lp_atoms.v 
# -- Compiling UDP CYCLONE10LP_PRIM_DFFE
# -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS
# -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS_HIGH
# -- Compiling module cyclone10lp_dffe
# -- Compiling module cyclone10lp_mux21
# -- Compiling module cyclone10lp_mux41
# -- Compiling module cyclone10lp_and1
# -- Compiling module cyclone10lp_and16
# -- Compiling module cyclone10lp_bmux21
# -- Compiling module cyclone10lp_b17mux21
# -- Compiling module cyclone10lp_nmux21
# -- Compiling module cyclone10lp_b5mux21
# -- Compiling module cyclone10lp_latch
# -- Compiling module cyclone10lp_routing_wire
# -- Compiling module cyclone10lp_m_cntr
# -- Compiling module cyclone10lp_n_cntr
# -- Compiling module cyclone10lp_scale_cntr
# -- Compiling module cyclone10lp_pll_reg
# -- Compiling module cyclone10lp_pll
# -- Compiling module cyclone10lp_lcell_comb
# -- Compiling module cyclone10lp_ff
# -- Compiling module cyclone10lp_ram_pulse_generator
# -- Compiling module cyclone10lp_ram_register
# -- Compiling module cyclone10lp_ram_block
# -- Compiling module cyclone10lp_mac_data_reg
# -- Compiling module cyclone10lp_mac_sign_reg
# -- Compiling module cyclone10lp_mac_mult_internal
# -- Compiling module cyclone10lp_mac_mult
# -- Compiling module cyclone10lp_mac_out
# -- Compiling module cyclone10lp_io_ibuf
# -- Compiling module cyclone10lp_io_obuf
# -- Compiling module cyclone10lp_ddio_out
# -- Compiling module cyclone10lp_ddio_oe
# -- Compiling module cyclone10lp_pseudo_diff_out
# -- Compiling module cyclone10lp_io_pad
# -- Compiling module cyclone10lp_asmiblock
# -- Compiling module cyclone10lp_ena_reg
# -- Compiling module cyclone10lp_clkctrl
# -- Compiling module cyclone10lp_rublock
# -- Compiling module cyclone10lp_apfcontroller
# -- Compiling module cyclone10lp_termination_ctrl
# -- Compiling module cyclone10lp_termination_rupdn
# -- Compiling module cyclone10lp_termination
# -- Compiling module cyclone10lp_jtag
# -- Compiling module cyclone10lp_crcblock
# -- Compiling module cyclone10lp_oscillator
# 
# Top level modules:
# 	cyclone10lp_dffe
# 	cyclone10lp_and1
# 	cyclone10lp_and16
# 	cyclone10lp_bmux21
# 	cyclone10lp_b17mux21
# 	cyclone10lp_nmux21
# 	cyclone10lp_b5mux21
# 	cyclone10lp_pll_reg
# 	cyclone10lp_pll
# 	cyclone10lp_lcell_comb
# 	cyclone10lp_ff
# 	cyclone10lp_ram_block
# 	cyclone10lp_mac_mult
# 	cyclone10lp_mac_out
# 	cyclone10lp_io_ibuf
# 	cyclone10lp_io_obuf
# 	cyclone10lp_ddio_out
# 	cyclone10lp_ddio_oe
# 	cyclone10lp_pseudo_diff_out
# 	cyclone10lp_io_pad
# 	cyclone10lp_asmiblock
# 	cyclone10lp_clkctrl
# 	cyclone10lp_rublock
# 	cyclone10lp_apfcontroller
# 	cyclone10lp_termination
# 	cyclone10lp_jtag
# 	cyclone10lp_crcblock
# 	cyclone10lp_oscillator
# End time: 09:24:18 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Administrator@VT2OB6D7ZB52FZ0.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work rtl_work 
# Modifying D:/modeltech64_2019.2/win64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB {E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:18 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB" E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v 
# -- Compiling module usb_master
# 
# Top level modules:
# 	usb_master
# End time: 09:24:18 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO {E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:19 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO" E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v 
# -- Compiling module mdio_opr
# 
# Top level modules:
# 	mdio_opr
# End time: 09:24:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO {E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:19 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO" E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v 
# -- Compiling module mdio_cfg
# 
# Top level modules:
# 	mdio_cfg
# End time: 09:24:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640 {E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:19 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640" E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v 
# -- Compiling module TM1640_driver
# 
# Top level modules:
# 	TM1640_driver
# End time: 09:24:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640 {E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:19 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640" E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v 
# -- Compiling module TM1640_cfg
# 
# Top level modules:
# 	TM1640_cfg
# End time: 09:24:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC {E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:19 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC" E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v 
# -- Compiling module iic_opr
# 
# Top level modules:
# 	iic_opr
# End time: 09:24:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src {E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:19 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src" E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v 
# -- Compiling module prj_q5
# 
# Top level modules:
# 	prj_q5
# End time: 09:24:19 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP {E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:20 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP" E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v 
# -- Compiling module sysclk_source
# 
# Top level modules:
# 	sysclk_source
# End time: 09:24:20 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5 {E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:20 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5" E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v 
# -- Compiling module USB_RAM
# 
# Top level modules:
# 	USB_RAM
# End time: 09:24:20 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db {E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:20 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db" E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v 
# -- Compiling module sysclk_source_altpll
# 
# Top level modules:
# 	sysclk_source_altpll
# End time: 09:24:20 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim {E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:24:20 on Dec 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim" E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt 
# -- Compiling module prj_q5_vlg_tst
# 
# Top level modules:
# 	prj_q5_vlg_tst
# End time: 09:24:20 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 09:24:20 on Dec 16,2019
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit top_tb.
#         Searched libraries:
#             altera_ver
#             lpm_ver
#             sgate_ver
#             altera_mf_ver
#             altera_lnsim_ver
#             cyclone10lp_ver
#             rtl_work
#             work
#             work
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./prj_q5_run_msim_rtl_verilog.do PAUSED at line 49
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=+acc work.prj_q5_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc" work.prj_q5_vlg_tst 
# Start time: 09:24:20 on Dec 16,2019
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "prj_q5(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "TM1640_driver(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "iic_opr(fast)".
# Loading work.prj_q5_vlg_tst(fast)
# Loading work.prj_q5(fast)
# Loading work.sysclk_source(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.TM1640_driver(fast)
# Loading work.iic_opr(fast)
# Loading work.TM1640_cfg(fast)
# Loading work.usb_master(fast)
# Loading work.USB_RAM(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.mdio_cfg(fast)
# Loading work.mdio_opr(fast)
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: prj_q5_vlg_tst.i1.usb_master_i.USB_RAM_i.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt(197)
#    Time: 10 us  Iteration: 0  Instance: /prj_q5_vlg_tst
# Break in Module prj_q5_vlg_tst at E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt line 197
add wave -position insertpoint sim:/prj_q5_vlg_tst/i1/usb_master_i/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Administrator  Hostname: VT2OB6D7ZB52FZ0  ProcessID: 17280
#           Attempting to use alternate WLF file "./wlfti7jmm3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti7jmm3
run
# Running testbench
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.prj_q5_vlg_tst(fast)
# Loading work.prj_q5(fast)
# Loading work.sysclk_source(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.TM1640_driver(fast)
# Loading work.iic_opr(fast)
# Loading work.TM1640_cfg(fast)
# Loading work.usb_master(fast)
# Loading work.USB_RAM(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.mdio_cfg(fast)
# Loading work.mdio_opr(fast)
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: prj_q5_vlg_tst.i1.usb_master_i.USB_RAM_i.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt(197)
#    Time: 10 us  Iteration: 0  Instance: /prj_q5_vlg_tst
# Break in Module prj_q5_vlg_tst at E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt line 197
add wave -position insertpoint  \
sim:/prj_q5_vlg_tst/i1/sys_resetn
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.prj_q5_vlg_tst(fast)
# Loading work.prj_q5(fast)
# Loading work.sysclk_source(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.TM1640_driver(fast)
# Loading work.iic_opr(fast)
# Loading work.TM1640_cfg(fast)
# Loading work.usb_master(fast)
# Loading work.USB_RAM(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.mdio_cfg(fast)
# Loading work.mdio_opr(fast)
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: prj_q5_vlg_tst.i1.usb_master_i.USB_RAM_i.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt(197)
#    Time: 10 us  Iteration: 0  Instance: /prj_q5_vlg_tst
# Break in Module prj_q5_vlg_tst at E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt line 197
add wave -position insertpoint  \
sim:/prj_q5_vlg_tst/C10_CLK50M
add wave -position insertpoint  \
sim:/prj_q5_vlg_tst/i1/start_counts
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.prj_q5_vlg_tst(fast)
# Loading work.prj_q5(fast)
# Loading work.sysclk_source(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.TM1640_driver(fast)
# Loading work.iic_opr(fast)
# Loading work.TM1640_cfg(fast)
# Loading work.usb_master(fast)
# Loading work.USB_RAM(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.mdio_cfg(fast)
# Loading work.mdio_opr(fast)
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: prj_q5_vlg_tst.i1.usb_master_i.USB_RAM_i.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt(197)
#    Time: 10 us  Iteration: 0  Instance: /prj_q5_vlg_tst
# Break in Module prj_q5_vlg_tst at E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt line 197
add wave -position insertpoint  \
sim:/prj_q5_vlg_tst/i1/FLICK_1TMIS
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.prj_q5_vlg_tst(fast)
# Loading work.prj_q5(fast)
# Loading work.sysclk_source(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.TM1640_driver(fast)
# Loading work.iic_opr(fast)
# Loading work.TM1640_cfg(fast)
# Loading work.usb_master(fast)
# Loading work.USB_RAM(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.mdio_cfg(fast)
# Loading work.mdio_opr(fast)
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: prj_q5_vlg_tst.i1.usb_master_i.USB_RAM_i.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt(197)
#    Time: 10 us  Iteration: 0  Instance: /prj_q5_vlg_tst
# Break in Module prj_q5_vlg_tst at E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt line 197
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.prj_q5_vlg_tst(fast)
# Loading work.prj_q5(fast)
# Loading work.sysclk_source(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.TM1640_driver(fast)
# Loading work.iic_opr(fast)
# Loading work.TM1640_cfg(fast)
# Loading work.usb_master(fast)
# Loading work.USB_RAM(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.mdio_cfg(fast)
# Loading work.mdio_opr(fast)
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: prj_q5_vlg_tst.i1.usb_master_i.USB_RAM_i.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt(197)
#    Time: 10 us  Iteration: 0  Instance: /prj_q5_vlg_tst
# Break in Module prj_q5_vlg_tst at E:/WorkSpace/project/FPGA/prj_q5/prj_q5/simulation/modelsim/prj_q5.vt line 197
# Causality operation skipped due to absence of debug database file
# End time: 12:14:25 on Dec 16,2019, Elapsed time: 2:50:05
# Errors: 0, Warnings: 1
