
---------- Begin Simulation Statistics ----------
final_tick                                  296484000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29259                       # Simulator instruction rate (inst/s)
host_mem_usage                                 838384                       # Number of bytes of host memory used
host_op_rate                                    28996                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                               65851748                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                         585                       # Number of instructions simulated
sim_ops                                           585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1330000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            16.129032                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      5                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                  31                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                9                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               19                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              8                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               8                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     33                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.cpu0.commit.commit_stalls                    0                       # number of stalls in the commit stage due to insufficient credits
system.cpu0.cpi                              8.364779                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.364779                       # CPI: Total CPI of All Threads
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.iew.dep_stall_insts_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IntAlu           80     27.58%     27.58% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IntMult          196     67.58%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IntDiv            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatAdd            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatCmp            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatCvt            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMult            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatDiv            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMisc            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAdd            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAlu            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdCmp            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdCvt            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdMisc            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdMult            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShift            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdDiv            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAes            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::MemRead            0      0.00%     95.17% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::MemWrite           14      4.82%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::IprAccess            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.dep_stall_insts_0::total          290                       # Class of instruction blocked in Issue due to dependency
system.cpu0.iew.iew_stalls_control                  0                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu0.iew.iew_stalls_dep                    290                       # number of stalls in the iew stage due to dependency
system.cpu0.iew.iew_stalls_execbusy                78                       # number of stalls in the iew stage due to exec stage being busy
system.cpu0.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu0.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu0.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::MemRead           40     12.23%     12.23% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::MemWrite          287     87.76%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::IprAccess            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu0.iew.rob_head_stall_class_0::total          327                       # Class of instruction blocking at head of ROB
system.cpu0.iew.robfull                           327                       # number of stalls in the iew stage due to rob being full
system.cpu0.ipc                              0.119548                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.119548                       # IPC: Total IPC of All Threads
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.numCycles                            1330                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_committed_insts                   159                       # Number of Instructions Simulated
system.cpu0.pwrStateResidencyTicks::ON      296484000                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                  27                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               12                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               16                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              7                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               7                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     32                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            2                       # Number of mispredicted indirect branches.
system.cpu1.commit.commit_stalls                    0                       # number of stalls in the commit stage due to insufficient credits
system.cpu1.cpi                              9.851851                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        9.851851                       # CPI: Total CPI of All Threads
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.iew.dep_stall_insts_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IntAlu           83     30.40%     30.40% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IntMult          178     65.20%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IntDiv            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatAdd            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatCmp            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatCvt            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMult            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatDiv            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMisc            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAdd            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAlu            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdCmp            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdCvt            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdMisc            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdMult            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShift            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdDiv            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAes            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::MemRead            0      0.00%     95.60% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::MemWrite           12      4.39%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::IprAccess            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.dep_stall_insts_0::total          273                       # Class of instruction blocked in Issue due to dependency
system.cpu1.iew.iew_stalls_control                  0                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu1.iew.iew_stalls_dep                    273                       # number of stalls in the iew stage due to dependency
system.cpu1.iew.iew_stalls_execbusy                64                       # number of stalls in the iew stage due to exec stage being busy
system.cpu1.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu1.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu1.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::MemRead            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::MemWrite          287    100.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::IprAccess            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%    100.00% # Class of instruction blocking at head of ROB
system.cpu1.iew.rob_head_stall_class_0::total          287                       # Class of instruction blocking at head of ROB
system.cpu1.iew.robfull                           287                       # number of stalls in the iew stage due to rob being full
system.cpu1.ipc                              0.101503                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.101503                       # IPC: Total IPC of All Threads
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.numCycles                            1330                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_committed_insts                   135                       # Number of Instructions Simulated
system.cpu1.pwrStateResidencyTicks::ON      296484000                       # Cumulative time (in ticks) in various power states
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                  30                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect               14                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted               18                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              8                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               8                       # Number of indirect misses.
system.cpu2.branchPred.lookups                     35                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu2.commit.commit_stalls                    0                       # number of stalls in the commit stage due to insufficient credits
system.cpu2.cpi                              9.172413                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        9.172413                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.iew.dep_stall_insts_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IntAlu           85     34.97%     34.97% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IntMult          146     60.08%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IntDiv            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatAdd            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatCmp            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatCvt            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMult            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatDiv            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMisc            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAdd            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAlu            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdCmp            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdCvt            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdMisc            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdMult            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShift            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdDiv            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAes            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::MemRead            0      0.00%     95.06% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::MemWrite           12      4.93%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::IprAccess            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.dep_stall_insts_0::total          243                       # Class of instruction blocked in Issue due to dependency
system.cpu2.iew.iew_stalls_control                  0                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu2.iew.iew_stalls_dep                    243                       # number of stalls in the iew stage due to dependency
system.cpu2.iew.iew_stalls_execbusy                70                       # number of stalls in the iew stage due to exec stage being busy
system.cpu2.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu2.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu2.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::MemRead           17      7.08%      7.08% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::MemWrite          223     92.91%     99.99% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::IprAccess            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu2.iew.rob_head_stall_class_0::total          240                       # Class of instruction blocking at head of ROB
system.cpu2.iew.robfull                           240                       # number of stalls in the iew stage due to rob being full
system.cpu2.ipc                              0.109022                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.109022                       # IPC: Total IPC of All Threads
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.numCycles                            1330                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_committed_insts                   145                       # Number of Instructions Simulated
system.cpu2.pwrStateResidencyTicks::ON      296484000                       # Cumulative time (in ticks) in various power states
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                  17                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect               13                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted               17                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              8                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               8                       # Number of indirect misses.
system.cpu3.branchPred.lookups                     34                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.cpu3.commit.commit_stalls                    0                       # number of stalls in the commit stage due to insufficient credits
system.cpu3.cpi                              9.109589                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        9.109589                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.iew.dep_stall_insts_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IntAlu           87     34.25%     34.25% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IntMult          155     61.02%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IntDiv            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatAdd            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatCmp            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatCvt            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMult            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMultAcc            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatDiv            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMisc            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatSqrt            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAdd            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAddAcc            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAlu            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdCmp            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdCvt            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdMisc            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdMult            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdMultAcc            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShift            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShiftAcc            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdDiv            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSqrt            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatAdd            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatAlu            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatCmp            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatCvt            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatDiv            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatMisc            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatMult            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatMultAcc            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatSqrt            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdReduceAdd            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdReduceAlu            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdReduceCmp            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatReduceAdd            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdFloatReduceCmp            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAes            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdAesMix            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha1Hash            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha1Hash2            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha256Hash            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdSha256Hash2            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShaSigma2            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdShaSigma3            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::SimdPredAlu            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::MemRead            0      0.00%     95.27% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::MemWrite           12      4.72%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::IprAccess            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.dep_stall_insts_0::total          254                       # Class of instruction blocked in Issue due to dependency
system.cpu3.iew.iew_stalls_control                  0                       # number of stalls in the iew stage due to stalling for control flow insts in pipeline
system.cpu3.iew.iew_stalls_dep                    254                       # number of stalls in the iew stage due to dependency
system.cpu3.iew.iew_stalls_execbusy                77                       # number of stalls in the iew stage due to exec stage being busy
system.cpu3.iew.iew_stalls_membarrier               0                       # number of stalls in the iew stage due to pending mem barrier
system.cpu3.iew.iew_stalls_revec                    0                       # number of stalls in the iew stage due to stalling for revec in pipeline
system.cpu3.iew.rob_head_stall_class_0::No_OpClass            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IntAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IntMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IntDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAddAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShift            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatMult            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAes            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdAesMix            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::SimdPredAlu            0      0.00%      0.00% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::MemRead           21      7.72%      7.72% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::MemWrite          251     92.27%     99.99% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMemRead            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::FloatMemWrite            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::IprAccess            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::InstPrefetch            0      0.00%     99.99% # Class of instruction blocking at head of ROB
system.cpu3.iew.rob_head_stall_class_0::total          272                       # Class of instruction blocking at head of ROB
system.cpu3.iew.robfull                           272                       # number of stalls in the iew stage due to rob being full
system.cpu3.ipc                              0.109774                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.109774                       # IPC: Total IPC of All Threads
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.numCycles                            1330                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_committed_insts                   146                       # Number of Instructions Simulated
system.cpu3.pwrStateResidencyTicks::ON      296484000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.icaches0.L1cache.demand_accesses            22                       # Number of cache demand accesses
system.icaches0.L1cache.demand_hits                20                       # Number of cache demand hits
system.icaches0.L1cache.demand_misses               2                       # Number of cache demand misses
system.icaches0.mandatoryQueue.avg_buf_msgs     0.016542                       # Average number of messages in buffer
system.icaches0.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.icaches0.requestToNetwork.avg_buf_msgs     0.147368                       # Average number of messages in buffer
system.icaches0.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches0.responseFromNetwork.avg_buf_msgs     0.002255                       # Average number of messages in buffer
system.icaches0.responseFromNetwork.avg_stall_time 10251.880261                       # Average number of cycles messages are stalled in this MB
system.icaches0.sequencer.load_waiting_on_load            1                       # Number of times a load aliased with a pending load
system.icaches0.sequencer.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.icaches1.L1cache.demand_accesses            20                       # Number of cache demand accesses
system.icaches1.L1cache.demand_hits                16                       # Number of cache demand hits
system.icaches1.L1cache.demand_misses               4                       # Number of cache demand misses
system.icaches1.mandatoryQueue.avg_buf_msgs     0.015037                       # Average number of messages in buffer
system.icaches1.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.icaches1.requestToNetwork.avg_buf_msgs     0.297744                       # Average number of messages in buffer
system.icaches1.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches1.responseFromNetwork.avg_buf_msgs     0.004511                       # Average number of messages in buffer
system.icaches1.responseFromNetwork.avg_stall_time 12124.811936                       # Average number of cycles messages are stalled in this MB
system.icaches1.sequencer.load_waiting_on_load            1                       # Number of times a load aliased with a pending load
system.icaches1.sequencer.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.icaches2.L1cache.demand_accesses            22                       # Number of cache demand accesses
system.icaches2.L1cache.demand_hits                18                       # Number of cache demand hits
system.icaches2.L1cache.demand_misses               4                       # Number of cache demand misses
system.icaches2.mandatoryQueue.avg_buf_msgs     0.016541                       # Average number of messages in buffer
system.icaches2.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches2.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.icaches2.requestToNetwork.avg_buf_msgs     0.290225                       # Average number of messages in buffer
system.icaches2.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches2.responseFromNetwork.avg_buf_msgs     0.004511                       # Average number of messages in buffer
system.icaches2.responseFromNetwork.avg_stall_time         8000                       # Average number of cycles messages are stalled in this MB
system.icaches2.sequencer.load_waiting_on_load            1                       # Number of times a load aliased with a pending load
system.icaches2.sequencer.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.icaches3.L1cache.demand_accesses            21                       # Number of cache demand accesses
system.icaches3.L1cache.demand_hits                17                       # Number of cache demand hits
system.icaches3.L1cache.demand_misses               4                       # Number of cache demand misses
system.icaches3.mandatoryQueue.avg_buf_msgs     0.015789                       # Average number of messages in buffer
system.icaches3.mandatoryQueue.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.icaches3.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.icaches3.requestToNetwork.avg_buf_msgs     0.317292                       # Average number of messages in buffer
system.icaches3.requestToNetwork.avg_stall_time        80000                       # Average number of cycles messages are stalled in this MB
system.icaches3.responseFromNetwork.avg_buf_msgs     0.004511                       # Average number of messages in buffer
system.icaches3.responseFromNetwork.avg_stall_time 10291.730607                       # Average number of cycles messages are stalled in this MB
system.icaches3.sequencer.load_waiting_on_load            1                       # Number of times a load aliased with a pending load
system.icaches3.sequencer.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.l2_bus.pkt_count_system.l2_cntrls0.memory::system.mem_ctrl.port           14                       # Packet count per connected master and slave (bytes)
system.l2_bus.pkt_count::total                     14                       # Packet count per connected master and slave (bytes)
system.l2_bus.pkt_size_system.l2_cntrls0.memory::system.mem_ctrl.port          448                       # Cumulative packet size per connected master and slave (bytes)
system.l2_bus.pkt_size::total                     448                       # Cumulative packet size per connected master and slave (bytes)
system.l2_bus.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.l2_bus.reqLayer0.occupancy                7000                       # Layer occupancy (ticks)
system.l2_bus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.l2_bus.respLayer0.occupancy              35000                       # Layer occupancy (ticks)
system.l2_bus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2_bus.trans_dist::ReadReq                   7                       # Transaction distribution
system.l2_bus.trans_dist::ReadResp                  7                       # Transaction distribution
system.l2_cntrls0.cacheMemory.demand_accesses          111                       # Number of cache demand accesses
system.l2_cntrls0.cacheMemory.demand_hits          104                       # Number of cache demand hits
system.l2_cntrls0.cacheMemory.demand_misses            7                       # Number of cache demand misses
system.l2_cntrls0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.l2_cntrls0.requestToLLC.avg_buf_msgs     0.192481                       # Average number of messages in buffer
system.l2_cntrls0.requestToLLC.avg_stall_time 35142.086359                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls0.requestToLLC.num_msg_stalls            4                       # Number of times messages were stalled
system.l2_cntrls0.responseFromLLC.avg_buf_msgs     0.087969                       # Average number of messages in buffer
system.l2_cntrls0.responseFromLLC.avg_stall_time  1037.593956                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls0.responseFromMemory.avg_buf_msgs     0.005263                       # Average number of messages in buffer
system.l2_cntrls0.responseFromMemory.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls1.cacheMemory.demand_accesses           55                       # Number of cache demand accesses
system.l2_cntrls1.cacheMemory.demand_hits           55                       # Number of cache demand hits
system.l2_cntrls1.cacheMemory.demand_misses            0                       # Number of cache demand misses
system.l2_cntrls1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.l2_cntrls1.requestToLLC.avg_buf_msgs     0.041353                       # Average number of messages in buffer
system.l2_cntrls1.requestToLLC.avg_stall_time 10166.915663                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls1.responseFromLLC.avg_buf_msgs     0.041353                       # Average number of messages in buffer
system.l2_cntrls1.responseFromLLC.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.l2_cntrls1.responseFromMemory.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.mem_ctrl.bw_read::.l2_cntrls0        336842105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              336842105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2_cntrls0       336842105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             336842105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bytes_read::.l2_cntrls0           448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                 448                       # Number of bytes read from this memory
system.mem_ctrl.num_reads::.l2_cntrls0              7                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                    7                       # Number of read requests responded to by this memory
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.average_flit_latency         13.054054                      
system.network.average_flit_network_latency     7.054054                      
system.network.average_flit_queueing_latency            6                      
system.network.average_flit_vnet_latency |    7.042168                       |    7.065868                      
system.network.average_flit_vqueue_latency |    1.036144                       |   10.934131                      
system.network.average_hops                  2.021021                      
system.network.average_packet_latency       13.054054                      
system.network.average_packet_network_latency     7.054054                      
system.network.average_packet_queueing_latency            6                      
system.network.average_packet_vnet_latency |    7.042168                       |    7.065868                      
system.network.average_packet_vqueue_latency |    1.036144                       |   10.934131                      
system.network.avg_link_utilization          1.013533                      
system.network.avg_vc_load               |    0.352631     34.79%     34.79% |    0.079699      7.86%     42.65% |    0.035338      3.48%     46.14% |    0.033834      3.33%     49.48% |    0.342857     33.82%     83.30% |    0.099999      9.86%     93.17% |    0.035338      3.48%     96.66% |    0.033834      3.33%    100.00%
system.network.avg_vc_load::total            1.013533                      
system.network.ext_in_link_utilization            336                      
system.network.ext_links0.credit_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links0.credit_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links0.network_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links0.network_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.credit_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.credit_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.network_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links1.network_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.credit_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.credit_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.network_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links2.network_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.credit_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.credit_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.network_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links3.network_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.credit_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.credit_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.network_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links4.network_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.credit_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.credit_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.network_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links5.network_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.credit_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.credit_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.network_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links6.network_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.credit_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.credit_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.network_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links7.network_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.credit_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.credit_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.network_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links8.network_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.credit_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.credit_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.network_links0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_links9.network_links1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.ext_out_link_utilization           334                      
system.network.flit_network_latency      |        1169                       |        1180                      
system.network.flit_queueing_latency     |         172                       |        1826                      
system.network.flits_injected            |         166     49.40%     49.40% |         170     50.59%     99.99%
system.network.flits_injected::total              336                      
system.network.flits_received            |         166     49.84%     49.84% |         167     50.15%     99.99%
system.network.flits_received::total              333                      
system.network.int_link_utilization               678                      
system.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.netifs0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.netifs1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.netifs2.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.netifs3.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.netifs4.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.netifs5.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.netifs6.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.netifs7.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.netifs8.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.netifs9.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.packet_network_latency    |        1169                       |        1180                      
system.network.packet_queueing_latency   |         172                       |        1826                      
system.network.packets_injected          |         166     49.40%     49.40% |         170     50.59%     99.99%
system.network.packets_injected::total            336                      
system.network.packets_received          |         166     49.84%     49.84% |         167     50.15%     99.99%
system.network.packets_received::total            333                      
system.network.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.routers0.buffer_reads              114                      
system.network.routers0.buffer_writes             114                      
system.network.routers0.crossbar_activity          114                      
system.network.routers0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.routers0.sw_input_arbiter_activity          116                      
system.network.routers0.sw_output_arbiter_activity          114                      
system.network.routers1.buffer_reads               95                      
system.network.routers1.buffer_writes              95                      
system.network.routers1.crossbar_activity           95                      
system.network.routers1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.routers1.sw_input_arbiter_activity           95                      
system.network.routers1.sw_output_arbiter_activity           95                      
system.network.routers2.buffer_reads              212                      
system.network.routers2.buffer_writes             212                      
system.network.routers2.crossbar_activity          212                      
system.network.routers2.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.routers2.sw_input_arbiter_activity          213                      
system.network.routers2.sw_output_arbiter_activity          212                      
system.network.routers3.buffer_reads              167                      
system.network.routers3.buffer_writes             167                      
system.network.routers3.crossbar_activity          167                      
system.network.routers3.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.routers3.sw_input_arbiter_activity          167                      
system.network.routers3.sw_output_arbiter_activity          167                      
system.network.routers4.buffer_reads              257                      
system.network.routers4.buffer_writes             257                      
system.network.routers4.crossbar_activity          257                      
system.network.routers4.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.routers4.sw_input_arbiter_activity          258                      
system.network.routers4.sw_output_arbiter_activity          257                      
system.network.routers5.buffer_reads              168                      
system.network.routers5.buffer_writes             168                      
system.network.routers5.crossbar_activity          168                      
system.network.routers5.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.network.routers5.sw_input_arbiter_activity          168                      
system.network.routers5.sw_output_arbiter_activity          168                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples           92                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean    28.076086                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     2.964602                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev    51.706745                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |          71     77.17%     77.17% |           0      0.00%     77.17% |           0      0.00%     77.17% |          14     15.21%     92.39% |           2      2.17%     94.56% |           5      5.43%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total           92                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           92                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean    28.076086                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     2.964602                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev    51.706745                      
system.ruby.IFETCH.hit_latency_hist_seqr |          71     77.17%     77.17% |           0      0.00%     77.17% |           0      0.00%     77.17% |          14     15.21%     92.39% |           2      2.17%     94.56% |           5      5.43%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.IFETCH.hit_latency_hist_seqr::total           92                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.latency_hist_seqr::samples           92                      
system.ruby.IFETCH.latency_hist_seqr::mean    28.076086                      
system.ruby.IFETCH.latency_hist_seqr::gmean     2.964602                      
system.ruby.IFETCH.latency_hist_seqr::stdev    51.706745                      
system.ruby.IFETCH.latency_hist_seqr     |          71     77.17%     77.17% |           0      0.00%     77.17% |           0      0.00%     77.17% |          14     15.21%     92.39% |           2      2.17%     94.56% |           5      5.43%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.IFETCH.latency_hist_seqr::total           92                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size           32                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket          319                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples           92                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean    28.076086                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     2.964602                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev    51.706745                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |          71     77.17%     77.17% |           0      0.00%     77.17% |           0      0.00%     77.17% |          14     15.21%     92.39% |           2      2.17%     94.56% |           5      5.43%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total           92                      
system.ruby.L1Cache_Controller.Data      |           3     14.28%     14.28% |           6     28.57%     42.85% |           6     28.57%     71.42% |           6     28.57%     99.99%
system.ruby.L1Cache_Controller.Data::total           21                      
system.ruby.L1Cache_Controller.Fetch     |          22     25.88%     25.88% |          20     23.52%     49.41% |          22     25.88%     75.29% |          21     24.70%     99.99%
system.ruby.L1Cache_Controller.Fetch::total           85                      
system.ruby.L1Cache_Controller.I.Data    |           3     14.28%     14.28% |           6     28.57%     42.85% |           6     28.57%     71.42% |           6     28.57%     99.99%
system.ruby.L1Cache_Controller.I.Data::total           21                      
system.ruby.L1Cache_Controller.I.Fetch   |           2     14.28%     14.28% |           4     28.57%     42.85% |           4     28.57%     71.42% |           4     28.57%     99.99%
system.ruby.L1Cache_Controller.I.Fetch::total           14                      
system.ruby.L1Cache_Controller.Repl      |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Repl::total            3                      
system.ruby.L1Cache_Controller.V.Fetch   |          20     28.16%     28.16% |          16     22.53%     50.70% |          18     25.35%     76.05% |          17     23.94%     99.99%
system.ruby.L1Cache_Controller.V.Fetch::total           71                      
system.ruby.L1Cache_Controller.V.Repl    |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.V.Repl::total            3                      
system.ruby.L2Cache_Controller.I.READ    |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I.READ::total            4                      
system.ruby.L2Cache_Controller.I.WRITE   |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I.WRITE::total            3                      
system.ruby.L2Cache_Controller.IM.Memory_Data |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.Memory_Data::total            3                      
system.ruby.L2Cache_Controller.IV.Memory_Data |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IV.Memory_Data::total            4                      
system.ruby.L2Cache_Controller.IV.READ   |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IV.READ::total            4                      
system.ruby.L2Cache_Controller.M.READ    |          54     61.36%     61.36% |          34     38.63%     99.99%
system.ruby.L2Cache_Controller.M.READ::total           88                      
system.ruby.L2Cache_Controller.M.WRITE   |          33     61.11%     61.11% |          21     38.88%     99.99%
system.ruby.L2Cache_Controller.M.WRITE::total           54                      
system.ruby.L2Cache_Controller.Memory_Data |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Memory_Data::total            7                      
system.ruby.L2Cache_Controller.READ      |          79     69.91%     69.91% |          34     30.08%     99.99%
system.ruby.L2Cache_Controller.READ::total          113                      
system.ruby.L2Cache_Controller.Repl      |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Repl::total            2                      
system.ruby.L2Cache_Controller.V.READ    |          17    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.V.READ::total           17                      
system.ruby.L2Cache_Controller.V.Repl    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.V.Repl::total            2                      
system.ruby.L2Cache_Controller.WRITE     |          36     63.15%     63.15% |          21     36.84%     99.99%
system.ruby.L2Cache_Controller.WRITE::total           57                      
system.ruby.hit_latency_hist_seqr::bucket_size           32                      
system.ruby.hit_latency_hist_seqr::max_bucket          319                      
system.ruby.hit_latency_hist_seqr::samples           92                      
system.ruby.hit_latency_hist_seqr::mean     28.076086                      
system.ruby.hit_latency_hist_seqr::gmean     2.964602                      
system.ruby.hit_latency_hist_seqr::stdev    51.706745                      
system.ruby.hit_latency_hist_seqr        |          71     77.17%     77.17% |           0      0.00%     77.17% |           0      0.00%     77.17% |          14     15.21%     92.39% |           2      2.17%     94.56% |           5      5.43%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.hit_latency_hist_seqr::total           92                      
system.ruby.latency_hist_seqr::bucket_size           32                      
system.ruby.latency_hist_seqr::max_bucket          319                      
system.ruby.latency_hist_seqr::samples             92                      
system.ruby.latency_hist_seqr::mean         28.076086                      
system.ruby.latency_hist_seqr::gmean         2.964602                      
system.ruby.latency_hist_seqr::stdev        51.706745                      
system.ruby.latency_hist_seqr            |          71     77.17%     77.17% |           0      0.00%     77.17% |           0      0.00%     77.17% |          14     15.21%     92.39% |           2      2.17%     94.56% |           5      5.43%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99%
system.ruby.latency_hist_seqr::total               92                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           86                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |          86    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           86                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.ruby.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.scratchpads0.local_accesses                  0                       # Number of local accesses completed
system.scratchpads0.local_loads                     0                       # Number of loads completed by the local core
system.scratchpads0.local_stores                    0                       # Number of stores completed by the local core
system.scratchpads0.memReqBuffer.avg_buf_msgs     0.030827                       # Average number of messages in buffer
system.scratchpads0.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads0.memRespBuffer.avg_buf_msgs     0.029323                       # Average number of messages in buffer
system.scratchpads0.memRespBuffer.avg_stall_time 10915.790288                       # Average number of cycles messages are stalled in this MB
system.scratchpads0.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.scratchpads0.remote_accesses                 0                       # Number of remote accesses completed
system.scratchpads0.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads0.remote_stores                   0                       # Number of stores completed by a remote core
system.scratchpads0.total_accesses                  0                       # Number of accesses completed
system.scratchpads1.local_accesses                  0                       # Number of local accesses completed
system.scratchpads1.local_loads                     0                       # Number of loads completed by the local core
system.scratchpads1.local_stores                    0                       # Number of stores completed by the local core
system.scratchpads1.memReqBuffer.avg_buf_msgs     0.024060                       # Average number of messages in buffer
system.scratchpads1.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.memRespBuffer.avg_buf_msgs     0.022556                       # Average number of messages in buffer
system.scratchpads1.memRespBuffer.avg_stall_time 11524.810883                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.scratchpads1.remoteReqBuffer.avg_stall_time         8000                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.remoteRespBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads1.remote_accesses                 0                       # Number of remote accesses completed
system.scratchpads1.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads1.remote_stores                   0                       # Number of stores completed by a remote core
system.scratchpads1.total_accesses                  0                       # Number of accesses completed
system.scratchpads2.local_accesses                  0                       # Number of local accesses completed
system.scratchpads2.local_loads                     0                       # Number of loads completed by the local core
system.scratchpads2.local_stores                    0                       # Number of stores completed by the local core
system.scratchpads2.memReqBuffer.avg_buf_msgs     0.028571                       # Average number of messages in buffer
system.scratchpads2.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.memRespBuffer.avg_buf_msgs     0.028571                       # Average number of messages in buffer
system.scratchpads2.memRespBuffer.avg_stall_time  9047.369137                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.scratchpads2.remoteReqBuffer.avg_stall_time         8000                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.remoteRespBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads2.remote_accesses                 0                       # Number of remote accesses completed
system.scratchpads2.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads2.remote_stores                   0                       # Number of stores completed by a remote core
system.scratchpads2.total_accesses                  0                       # Number of accesses completed
system.scratchpads3.local_accesses                  0                       # Number of local accesses completed
system.scratchpads3.local_loads                     0                       # Number of loads completed by the local core
system.scratchpads3.local_stores                    0                       # Number of stores completed by the local core
system.scratchpads3.memReqBuffer.avg_buf_msgs     0.028571                       # Average number of messages in buffer
system.scratchpads3.memReqBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.memRespBuffer.avg_buf_msgs     0.027820                       # Average number of messages in buffer
system.scratchpads3.memRespBuffer.avg_stall_time  9506.765784                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.pwrStateResidencyTicks::UNDEFINED    296484000                       # Cumulative time (in ticks) in various power states
system.scratchpads3.remoteReqBuffer.avg_stall_time        10000                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.remoteRespBuffer.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.scratchpads3.remote_accesses                 0                       # Number of remote accesses completed
system.scratchpads3.remote_loads                    0                       # Number of loads completed by a remote core
system.scratchpads3.remote_stores                   0                       # Number of stores completed by a remote core
system.scratchpads3.total_accesses                  0                       # Number of accesses completed
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
