<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2AR-18C" package="QFN88" speed="8" partNumber="GW2AR-LV18QN88C8/I7"/>
    <FileList>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/busarbiter-serial.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/console.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/cpummu.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/define.vh" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/gowin_rpll.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/loader.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/maintn.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memory_controller.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/memorytn.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/mmu.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rvcorem.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sdram.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/max7219.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/clkdivider.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sd_loader.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sd_reader.v" type="verilog"/>
        <File path="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/sdcmd_ctrl.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="dsp_balance" value="0"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/impl/gwsynthesis/project.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="top_module" value="m_maintn"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
