Version 4
SHEET 1 2676 1412
WIRE -176 -384 -208 -384
WIRE 0 -384 -48 -384
WIRE 272 -384 240 -384
WIRE 448 -384 400 -384
WIRE 272 -128 240 -128
WIRE 448 -128 400 -128
WIRE -1584 336 -1616 336
WIRE -1424 336 -1424 80
WIRE -1360 336 -1392 336
WIRE -1200 336 -1200 80
WIRE -1584 400 -1600 400
WIRE -1360 400 -1376 400
WIRE -1536 576 -1536 496
WIRE -1536 576 -2000 576
WIRE -1312 576 -1312 496
WIRE -1312 576 -1536 576
WIRE -1600 640 -1600 400
WIRE -1600 640 -1936 640
WIRE -1376 640 -1376 400
WIRE -1376 640 -1600 640
WIRE -1584 704 -1584 432
WIRE -1584 704 -1696 704
WIRE -1360 704 -1360 432
WIRE -1360 704 -1584 704
WIRE -1936 736 -1936 640
WIRE -1856 736 -1936 736
WIRE -1696 736 -1696 704
WIRE -1696 736 -1728 736
WIRE -1936 992 -1936 736
WIRE -1808 992 -1936 992
WIRE -1616 992 -1616 336
WIRE -1616 992 -1648 992
WIRE -1552 992 -1584 992
WIRE -1392 992 -1392 336
WIRE -1616 1056 -1616 992
WIRE -1552 1056 -1616 1056
WIRE -1648 1088 -1648 1056
WIRE -1552 1088 -1648 1088
WIRE -1936 1328 -1936 992
WIRE -1936 1328 -2000 1328
WIRE -1760 1328 -1760 1152
WIRE -1760 1328 -1936 1328
WIRE -1584 1328 -1584 992
WIRE -1584 1328 -1760 1328
WIRE -1504 1328 -1504 1152
WIRE -1504 1328 -1584 1328
FLAG -1728 1152 0
FLAG -1328 -320 0
FLAG -1328 -448 Vdd
FLAG -1728 944 Vdd
FLAG -1328 -32 0
FLAG -1328 -160 MSB_CLK
FLAG -2000 1328 MSB_CLK
FLAG -720 -320 0
FLAG -720 -448 CLK
FLAG -112 -336 0
FLAG -112 -432 Vdd
FLAG -208 -384 CLK
FLAG 0 -384 CLKb
FLAG -1808 1056 CLK
FLAG -1808 1088 CLKb
FLAG -720 -32 0
FLAG -720 -160 RSTb
FLAG -1504 496 0
FLAG -1280 496 0
FLAG -1504 288 Vdd
FLAG -1280 288 Vdd
FLAG -224 -32 0
FLAG -224 -160 W_CLK
FLAG 336 -80 0
FLAG 336 -176 Vdd
FLAG 240 -128 W_CLK
FLAG 448 -128 W_CLKb
FLAG 336 -336 0
FLAG 336 -432 Vdd
FLAG 240 -384 RSTb
FLAG 448 -384 RST
FLAG -2000 576 RST_ORb
FLAG -1472 1152 0
FLAG -1472 944 Vdd
FLAG -1792 784 0
FLAG -1792 688 Vdd
FLAG -1200 80 Bit0
FLAG -1424 80 Bit1
SYMBOL T_FlipFlopReset_FE -1760 1088 R0
SYMATTR InstName X1
SYMBOL cktsym\\vsource -1328 -384 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR Value {Vdd}
SYMATTR InstName V1
SYMBOL cktsym\\vsource -1328 -96 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR Value PULSE(0 {Vdd} 1u 5n 5n 1.5u 8u 20)
SYMATTR InstName V2
SYMBOL cktsym\\vsource -720 -384 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR Value PULSE(0 {Vdd} 0 5n 5n 1u 2u 25)
SYMATTR InstName V3
SYMBOL Inverter -112 -384 R0
SYMATTR InstName X14
SYMATTR SpiceLine nmosL=0.9u nmosW=12u pmosL=0.9u pmosW=24u
SYMBOL cktsym\\vsource -720 -96 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR Value PULSE(0 {Vdd} 1u 5n 5n 20u 21u 2)
SYMATTR InstName V4
SYMBOL FlipFlop -1504 400 R0
SYMATTR InstName X15
SYMATTR SpiceLine nmosL=0.9u nmosW=3u pmosL=0.9u pmosW=6u
SYMBOL FlipFlop -1280 400 R0
SYMATTR InstName X16
SYMATTR SpiceLine nmosL=0.9u nmosW=3u pmosL=0.9u pmosW=6u
SYMBOL cktsym\\vsource -224 -96 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR Value PULSE(0 {Vdd} 20.25u 5n 5n 0.5u 21u 2)
SYMATTR InstName V5
SYMBOL Inverter 336 -128 R0
SYMATTR InstName X26
SYMATTR SpiceLine nmosL=0.9u nmosW=12u pmosL=0.9u pmosW=24u
SYMBOL Inverter 336 -384 R0
SYMATTR InstName X25
SYMATTR SpiceLine nmosL=0.9u nmosW=12u pmosL=0.9u pmosW=24u
SYMBOL T_FlipFlopReset_FE -1504 1088 R0
SYMATTR InstName X2
SYMBOL Inverter -1792 736 R0
SYMATTR InstName X3
SYMATTR SpiceLine nmosL=0.9u nmosW=12u pmosL=0.9u pmosW=24u
TEXT -1936 -64 Left 2 !.include engr3426.sub
TEXT -1936 -24 Left 2 !.param Vdd=2
TEXT -1936 16 Left 2 !.tran 45u
TEXT -1520 208 Left 2 ;Bit1
TEXT -1304 208 Left 2 ;Bit0
TEXT -2072 80 Left 2 ;Concern: Need to reset output registers at start?
