============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:02:38 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                       +0     548               
  g305__8246/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g304__5122/B                                                        +0     620               
  g304__5122/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g303__1705/B                                                        +0     695               
  g303__1705/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     762 R             
  g299__3680/B                                                        +0     762               
  g299__3680/CO          HA1D0BWP16P90(timing)         1  1.7   30   +61     823 R             
  g297__5526/A1                                                       +0     823               
  g297__5526/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +74     898 F             
  g293__6260/A2                                                       +0     898               
  g293__6260/Z           XOR2D0BWP16P90(timing)        2  2.2   35   +78     976 F             
  g309__1881/A2                                                       +0     976               
  g309__1881/Z           XOR2D0BWP16P90(timing)        1  1.2   23   +69    1045 R             
  g308__6131/A1                                                       +0    1045               
  g308__6131/ZN          ND2D0BWP16P90(timing)         1  1.2   35   +34    1079 F             
  g307__7098/A1                                                       +0    1079               
  g307__7098/ZN          NR4D0BWP16P90(timing)         1  1.3   76   +62    1142 R             
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1142               
  wfull_reg/CP           setup                                   0   +69    1211 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     789ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

path   2:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_41_1)    ext delay                                  +500     500 R             
write_if_req             in port                       2  2.0    0    +0     500 R             
g206__9315/A1                                                         +0     500               
g206__9315/ZN            IINR4D0BWP16P90(timing)       2  1.7   93   +77     577 R             
write_if_gnt             interconnect                           93    +0     577 R             
                         out port                                     +0     577 R             
(fp.sdc_line_36_325_1)   ext delay                                  +500    1077 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     923ps 
Start-point  : write_if_req
End-point    : write_if_gnt

path   3:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_3_1)     ext delay                                 +500     500 R             
read_if_req              in port                      1  1.3    0    +0     500 R             
g189__2883/A1                                                        +0     500               
g189__2883/ZN            INR4D0BWP16P90(timing)       2  1.7   91   +76     576 R             
read_if_gnt              interconnect                          91    +0     576 R             
                         out port                                    +0     576 R             
(fp.sdc_line_36_291_1)   ext delay                                 +500    1076 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     924ps 
Start-point  : read_if_req
End-point    : read_if_gnt

path   4:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                       +0     548               
  g305__8246/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g304__5122/B                                                        +0     620               
  g304__5122/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g303__1705/B                                                        +0     695               
  g303__1705/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     762 R             
  g299__3680/B                                                        +0     762               
  g299__3680/CO          HA1D0BWP16P90(timing)         1  1.7   30   +61     823 R             
  g297__5526/A1                                                       +0     823               
  g297__5526/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +74     898 F             
  g293__6260/A2                                                       +0     898               
  g293__6260/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +82     979 R             
  wptr_reg[3]/D          DFCNQD0BWP16P90(timing)                      +0     979               
  wptr_reg[3]/CP         setup                                   0   +53    1032 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     968ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[3]/D

path   5:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                       +0     548               
  g305__8246/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g304__5122/B                                                        +0     620               
  g304__5122/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g303__1705/B                                                        +0     695               
  g303__1705/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     762 R             
  g299__3680/B                                                        +0     762               
  g299__3680/CO          HA1D0BWP16P90(timing)         1  1.7   30   +61     823 R             
  g297__5526/A1                                                       +0     823               
  g297__5526/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +74     898 F             
  g294__4319/A1                                                       +0     898               
  g294__4319/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70     968 R             
  wptr_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     968               
  wptr_reg[2]/CP         setup                                   0   +53    1020 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     980ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[2]/D

path   6:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[3][2]/CP                                                0    +0       0 R             
  mem_reg[3][2]/QN       DFQND0BWP16P90(timing)         1  1.3   29   +84      84 R             
  g2957__8246/B2                                                       +0      84               
  g2957__8246/Z          OA22D0BWP16P90(timing)         1  1.2   23   +62     146 R             
  g2920__4319/C                                                        +0     146               
  g2920__4319/ZN         OAI221D0BWP16P90(timing)       1  1.2   64   +54     201 F             
  g2909__9315/C                                                        +0     201               
  g2909__9315/ZN         AOI221D0BWP16P90(timing)       1  1.2   73   +71     272 R             
  g2906__7482/C                                                        +0     272               
  g2906__7482/ZN         OAI221D0BWP16P90(timing)       1  1.2   69   +73     344 F             
  g2903__6131/C                                                        +0     344               
  g2903__6131/ZN         AOI221D0BWP16P90(timing)       1  1.2   74   +72     417 R             
  g2894__5526/B                                                        +0     417               
  g2894__5526/ZN         OAI211D0BWP16P90(timing)       1  0.8   52   +60     476 F             
async_fifo_i_fifomem_inst/rdata[2] 
read_if_rdata[2]         interconnect                            52    +0     476 F             
                         out port                                      +0     476 F             
(fp.sdc_line_36_322_1)   ext delay                                   +500     976 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1024ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[3][2]/CP
End-point    : read_if_rdata[2]

path   7:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                       +0     548               
  g305__8246/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g304__5122/B                                                        +0     620               
  g304__5122/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g303__1705/B                                                        +0     695               
  g303__1705/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     762 R             
  g299__3680/B                                                        +0     762               
  g299__3680/S           HA1D0BWP16P90(timing)         3  3.5   48   +81     843 F             
  g296__8428/A1                                                       +0     843               
  g296__8428/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     912 R             
  wptr_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     912               
  wptr_reg[1]/CP         setup                                   0   +53     965 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1035ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[1]/D

path   8:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g211__9945/A2                                                           +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                         +0     548               
  g305__8246/ZN          INR2D0BWP16P90(timing)          2  3.0   76   +73     620 R             
  g304__5122/B                                                          +0     620               
  g304__5122/CO          HA1D0BWP16P90(timing)           1  2.2   36   +74     695 R             
  g303__1705/B                                                          +0     695               
  g303__1705/CO          HA1D0BWP16P90(timing)           2  3.0   45   +67     762 R             
  g302__2802/A1                                                         +0     762               
  g302__2802/ZN          ND3D0BWP16P90(timing)           1  1.9   74   +65     827 F             
  g298__6783/A1                                                         +0     827               
  g298__6783/ZN          XNR2D0P75BWP16P90(timing)       3  3.5   33   +70     898 R             
  wbin_reg[4]/D          DFCNQD0BWP16P90(timing)                        +0     898               
  wbin_reg[4]/CP         setup                                     0   +53     950 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1050ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[4]/D

path   9:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                       +0     548               
  g305__8246/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g304__5122/B                                                        +0     620               
  g304__5122/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g303__1705/B                                                        +0     695               
  g303__1705/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     762 R             
  g299__3680/B                                                        +0     762               
  g299__3680/CO          HA1D0BWP16P90(timing)         1  1.7   30   +61     823 R             
  g297__5526/A1                                                       +0     823               
  g297__5526/Z           XOR2D0BWP16P90(timing)        3  3.5   47   +62     886 R             
  wbin_reg[3]/D          DFCNQD0BWP16P90(timing)                      +0     886               
  wbin_reg[3]/CP         setup                                   0   +58     944 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1056ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[3]/D

path  10:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                       +0     548               
  g305__8246/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g304__5122/B                                                        +0     620               
  g304__5122/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g303__1705/B                                                        +0     695               
  g303__1705/S           HA1D0BWP16P90(timing)         3  3.5   48   +77     772 F             
  g301__1617/A1                                                       +0     772               
  g301__1617/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     841 R             
  wptr_reg[0]/D          DFCNQD0BWP16P90(timing)                      +0     841               
  wptr_reg[0]/CP         setup                                   0   +53     894 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1106ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[0]/D

path  11:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                       +0     548               
  g305__8246/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g304__5122/B                                                        +0     620               
  g304__5122/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g303__1705/B                                                        +0     695               
  g303__1705/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     762 R             
  g299__3680/B                                                        +0     762               
  g299__3680/S           HA1D0BWP16P90(timing)         3  3.5   47   +67     829 R             
  wbin_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     829               
  wbin_reg[2]/CP         setup                                   0   +58     887 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1113ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[2]/D

path  12:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g211__9945/A2                                                             +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3078__2398/A1                                                          +0     548               
  g3078__2398/ZN         INR2D0BWP16P90(timing)            2  2.1   56   +62     610 R             
  g2982__1617/B2                                                          +0     610               
  g2982__1617/ZN         IND3D0BWP16P90(timing)            4  3.8  127  +102     712 F             
  g2980/I                                                                 +0     712               
  g2980/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   41   +57     769 R             
  g2932__1881/A1                                                          +0     769               
  g2932__1881/Z          AN2D0BWP16P90(timing)             1  1.2   22   +51     820 R             
  RC_CG_HIER_INST12/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     820               
    RC_CGIC_INST/CP      setup                                       0   +60     880 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1120ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST12/RC_CGIC_INST/E

path  13:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g211__9945/A2                                                             +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3078__2398/A1                                                          +0     548               
  g3078__2398/ZN         INR2D0BWP16P90(timing)            2  2.1   56   +62     610 R             
  g3012/I                                                                 +0     610               
  g3012/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   21   +31     641 F             
  g2981__3680/A1                                                          +0     641               
  g2981__3680/ZN         NR3D0BWP16P90(timing)             4  3.6  125   +86     727 R             
  g2931__6131/A1                                                          +0     727               
  g2931__6131/ZN         INR2D0BWP16P90(timing)            1  1.2   45   +76     803 R             
  RC_CG_HIER_INST13/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     803               
    RC_CGIC_INST/CP      setup                                       0   +68     871 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1129ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST13/RC_CGIC_INST/E

path  14:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g211__9945/A2                                                             +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3078__2398/A1                                                          +0     548               
  g3078__2398/ZN         INR2D0BWP16P90(timing)            2  2.1   56   +62     610 R             
  g3012/I                                                                 +0     610               
  g3012/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   21   +31     641 F             
  g2981__3680/A1                                                          +0     641               
  g2981__3680/ZN         NR3D0BWP16P90(timing)             4  3.6  125   +86     727 R             
  g2929__8246/A1                                                          +0     727               
  g2929__8246/Z          AN2D0BWP16P90(timing)             1  1.2   23   +76     803 R             
  RC_CG_HIER_INST15/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     803               
    RC_CGIC_INST/CP      setup                                       0   +60     863 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1137ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST15/RC_CGIC_INST/E

path  15:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g211__9945/A2                                                             +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3078__2398/A1                                                          +0     548               
  g3078__2398/ZN         INR2D0BWP16P90(timing)            2  2.1   56   +62     610 R             
  g3012/I                                                                 +0     610               
  g3012/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   21   +31     641 F             
  g2981__3680/A1                                                          +0     641               
  g2981__3680/ZN         NR3D0BWP16P90(timing)             4  3.6  125   +86     727 R             
  g2930__7098/A1                                                          +0     727               
  g2930__7098/Z          AN2D0BWP16P90(timing)             1  1.2   23   +76     803 R             
  RC_CG_HIER_INST14/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     803               
    RC_CGIC_INST/CP      setup                                       0   +60     863 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1137ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST14/RC_CGIC_INST/E

path  16:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g211__9945/A2                                                             +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3078__2398/A1                                                          +0     548               
  g3078__2398/ZN         INR2D0BWP16P90(timing)            2  2.1   56   +62     610 R             
  g3012/I                                                                 +0     610               
  g3012/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   21   +31     641 F             
  g2981__3680/A1                                                          +0     641               
  g2981__3680/ZN         NR3D0BWP16P90(timing)             4  3.6  125   +86     727 R             
  g2941__1666/A1                                                          +0     727               
  g2941__1666/Z          AN2D0BWP16P90(timing)             1  1.2   23   +76     803 R             
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     803               
    RC_CGIC_INST/CP      setup                                       0   +60     863 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1137ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

path  17:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g211__9945/A2                                                             +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3077__5477/A1                                                          +0     548               
  g3077__5477/ZN         ND2D0BWP16P90(timing)             2  2.1   55   +52     600 F             
  g2984__2802/B2                                                          +0     600               
  g2984__2802/ZN         INR3D0BWP16P90(timing)            4  3.7  128  +100     700 R             
  g2983/I                                                                 +0     700               
  g2983/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   36   +47     747 F             
  g2937__9315/A1                                                          +0     747               
  g2937__9315/ZN         NR2D0BWP16P90(timing)             1  1.2   42   +39     786 R             
  RC_CG_HIER_INST1/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     786               
    RC_CGIC_INST/CP      setup                                       0   +67     853 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1147ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST1/RC_CGIC_INST/E

path  18:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3078__2398/A1                                                      +0     548               
  g3078__2398/ZN         INR2D0BWP16P90(timing)        2  2.1   56   +62     610 R             
  g2982__1617/B2                                                      +0     610               
  g2982__1617/ZN         IND3D0BWP16P90(timing)        4  3.8  127  +102     712 F             
  g2933__5115/A1                                                      +0     712               
  g2933__5115/ZN         NR2D0BWP16P90(timing)         1  1.2   53   +66     778 R             
  RC_CG_HIER_INST11/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     778               
    RC_CGIC_INST/CP      setup                                   0   +71     848 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1152ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST11/RC_CGIC_INST/E

path  19:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3078__2398/A1                                                      +0     548               
  g3078__2398/ZN         INR2D0BWP16P90(timing)        2  2.1   56   +62     610 R             
  g2982__1617/B2                                                      +0     610               
  g2982__1617/ZN         IND3D0BWP16P90(timing)        4  3.8  127  +102     712 F             
  g2934__7482/A1                                                      +0     712               
  g2934__7482/ZN         NR2D0BWP16P90(timing)         1  1.2   53   +66     778 R             
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     778               
    RC_CGIC_INST/CP      setup                                   0   +71     848 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1152ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST10/RC_CGIC_INST/E

path  20:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3078__2398/A1                                                      +0     548               
  g3078__2398/ZN         INR2D0BWP16P90(timing)        2  2.1   56   +62     610 R             
  g2982__1617/B2                                                      +0     610               
  g2982__1617/ZN         IND3D0BWP16P90(timing)        4  3.8  127  +102     712 F             
  g2935__4733/A1                                                      +0     712               
  g2935__4733/ZN         NR2D0BWP16P90(timing)         1  1.2   53   +66     778 R             
  RC_CG_HIER_INST9/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     778               
    RC_CGIC_INST/CP      setup                                   0   +71     848 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1152ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST9/RC_CGIC_INST/E

path  21:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[11][0]/CP                                               0    +0       0 R             
  mem_reg[11][0]/Q       DFQD0BWP16P90(timing)          1  1.3   21   +96      96 F             
  g2968__2346/B2                                                       +0      96               
  g2968__2346/ZN         AOI22D0BWP16P90(timing)        1  1.2   43   +42     138 R             
  g2907__4733/A4                                                       +0     138               
  g2907__4733/ZN         ND4D0BWP16P90(timing)          1  1.2   70   +68     205 F             
  g2902__7098/C                                                        +0     205               
  g2902__7098/ZN         AOI221D0BWP16P90(timing)       1  1.2   74   +73     278 R             
  g2893__8428/B                                                        +0     278               
  g2893__8428/ZN         OAI211D0BWP16P90(timing)       1  0.8   52   +60     337 F             
async_fifo_i_fifomem_inst/rdata[0] 
read_if_rdata[0]         interconnect                            52    +0     337 F             
                         out port                                      +0     337 F             
(fp.sdc_line_36_324_1)   ext delay                                   +500     837 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1163ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[11][0]/CP
End-point    : read_if_rdata[0]

path  22:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[11][4]/CP                                               0    +0       0 R             
  mem_reg[11][4]/Q       DFQD0BWP16P90(timing)          1  1.3   21   +96      96 F             
  g2954__2802/B2                                                       +0      96               
  g2954__2802/ZN         AOI22D0BWP16P90(timing)        1  1.2   43   +42     138 R             
  g2905__5115/A4                                                       +0     138               
  g2905__5115/ZN         ND4D0BWP16P90(timing)          1  1.2   70   +68     205 F             
  g2900__5122/C                                                        +0     205               
  g2900__5122/ZN         AOI221D0BWP16P90(timing)       1  1.2   74   +73     278 R             
  g2889__2398/B                                                        +0     278               
  g2889__2398/ZN         OAI211D0BWP16P90(timing)       1  0.8   52   +60     337 F             
async_fifo_i_fifomem_inst/rdata[4] 
read_if_rdata[4]         interconnect                            52    +0     337 F             
                         out port                                      +0     337 F             
(fp.sdc_line_36_320_1)   ext delay                                   +500     837 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1163ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[11][4]/CP
End-point    : read_if_rdata[4]

path  23:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3077__5477/A1                                                      +0     548               
  g3077__5477/ZN         ND2D0BWP16P90(timing)         2  2.1   55   +52     600 F             
  g2984__2802/B2                                                      +0     600               
  g2984__2802/ZN         INR3D0BWP16P90(timing)        4  3.7  128  +100     700 R             
  g2938__9945/A1                                                      +0     700               
  g2938__9945/Z          AN2D0BWP16P90(timing)         1  1.2   23   +77     777 R             
  RC_CG_HIER_INST4/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     777               
    RC_CGIC_INST/CP      setup                                   0   +60     837 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1163ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST4/RC_CGIC_INST/E

path  24:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3077__5477/A1                                                      +0     548               
  g3077__5477/ZN         ND2D0BWP16P90(timing)         2  2.1   55   +52     600 F             
  g2984__2802/B2                                                      +0     600               
  g2984__2802/ZN         INR3D0BWP16P90(timing)        4  3.7  128  +100     700 R             
  g2939__2883/A1                                                      +0     700               
  g2939__2883/Z          AN2D0BWP16P90(timing)         1  1.2   23   +77     777 R             
  RC_CG_HIER_INST3/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     777               
    RC_CGIC_INST/CP      setup                                   0   +60     837 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1163ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST3/RC_CGIC_INST/E

path  25:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3077__5477/A1                                                      +0     548               
  g3077__5477/ZN         ND2D0BWP16P90(timing)         2  2.1   55   +52     600 F             
  g2984__2802/B2                                                      +0     600               
  g2984__2802/ZN         INR3D0BWP16P90(timing)        4  3.7  128  +100     700 R             
  g2936__6161/A1                                                      +0     700               
  g2936__6161/Z          AN2D0BWP16P90(timing)         1  1.2   23   +77     777 R             
  RC_CG_HIER_INST2/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     777               
    RC_CGIC_INST/CP      setup                                   0   +60     837 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1163ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST2/RC_CGIC_INST/E

path  26:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[7][1]/CP                                                0    +0       0 R             
  mem_reg[7][1]/Q        DFQD0BWP16P90(timing)          1  1.3   21   +96      96 F             
  g2947__6260/B2                                                       +0      96               
  g2947__6260/ZN         AOI22D0BWP16P90(timing)        1  1.2   47   +42     138 R             
  g2922__5526/C                                                        +0     138               
  g2922__5526/ZN         OAI221D0BWP16P90(timing)       1  1.2   67   +64     201 F             
  g2897__1617/A1                                                       +0     201               
  g2897__1617/ZN         NR4D0BWP16P90(timing)          1  1.2   76   +70     272 R             
  g2895__6783/B                                                        +0     272               
  g2895__6783/ZN         OAI211D0BWP16P90(timing)       1  0.8   52   +60     332 F             
async_fifo_i_fifomem_inst/rdata[1] 
read_if_rdata[1]         interconnect                            52    +0     332 F             
                         out port                                      +0     332 F             
(fp.sdc_line_36_323_1)   ext delay                                   +500     832 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1168ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[7][1]/CP
End-point    : read_if_rdata[1]

path  27:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[7][3]/CP                                                0    +0       0 R             
  mem_reg[7][3]/Q        DFQD0BWP16P90(timing)          1  1.3   21   +96      96 F             
  g2951__6783/B2                                                       +0      96               
  g2951__6783/ZN         AOI22D0BWP16P90(timing)        1  1.2   47   +42     138 R             
  g2917__2398/C                                                        +0     138               
  g2917__2398/ZN         OAI221D0BWP16P90(timing)       1  1.2   67   +64     201 F             
  g2898__2802/A1                                                       +0     201               
  g2898__2802/ZN         NR4D0BWP16P90(timing)          1  1.2   76   +70     272 R             
  g2890__5107/B                                                        +0     272               
  g2890__5107/ZN         OAI211D0BWP16P90(timing)       1  0.8   52   +60     332 F             
async_fifo_i_fifomem_inst/rdata[3] 
read_if_rdata[3]         interconnect                            52    +0     332 F             
                         out port                                      +0     332 F             
(fp.sdc_line_36_321_1)   ext delay                                   +500     832 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1168ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[7][3]/CP
End-point    : read_if_rdata[3]

path  28:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[7][5]/CP                                                0    +0       0 R             
  mem_reg[7][5]/Q        DFQD0BWP16P90(timing)          1  1.3   21   +96      96 F             
  g2945__2398/B2                                                       +0      96               
  g2945__2398/ZN         AOI22D0BWP16P90(timing)        1  1.2   47   +42     138 R             
  g2921__8428/C                                                        +0     138               
  g2921__8428/ZN         OAI221D0BWP16P90(timing)       1  1.2   67   +64     201 F             
  g2901__8246/A1                                                       +0     201               
  g2901__8246/ZN         NR4D0BWP16P90(timing)          1  1.2   76   +70     272 R             
  g2892__4319/B                                                        +0     272               
  g2892__4319/ZN         OAI211D0BWP16P90(timing)       1  0.8   52   +60     332 F             
async_fifo_i_fifomem_inst/rdata[5] 
read_if_rdata[5]         interconnect                            52    +0     332 F             
                         out port                                      +0     332 F             
(fp.sdc_line_36_319_1)   ext delay                                   +500     832 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1168ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[7][5]/CP
End-point    : read_if_rdata[5]

path  29:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[7][7]/CP                                                0    +0       0 R             
  mem_reg[7][7]/Q        DFQD0BWP16P90(timing)          1  1.3   21   +96      96 F             
  g2950__5526/B2                                                       +0      96               
  g2950__5526/ZN         AOI22D0BWP16P90(timing)        1  1.2   47   +42     138 R             
  g2918__5107/C                                                        +0     138               
  g2918__5107/ZN         OAI221D0BWP16P90(timing)       1  1.2   67   +64     201 F             
  g2899__1705/A1                                                       +0     201               
  g2899__1705/ZN         NR4D0BWP16P90(timing)          1  1.2   76   +70     272 R             
  g2891__6260/B                                                        +0     272               
  g2891__6260/ZN         OAI211D0BWP16P90(timing)       1  0.8   52   +60     332 F             
async_fifo_i_fifomem_inst/rdata[7] 
read_if_rdata[7]         interconnect                            52    +0     332 F             
                         out port                                      +0     332 F             
(fp.sdc_line_36_317_1)   ext delay                                   +500     832 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1168ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[7][7]/CP
End-point    : read_if_rdata[7]

path  30:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
async_fifo_i_fifomem_inst
  mem_reg[15][6]/CP                                               0    +0       0 R             
  mem_reg[15][6]/Q       DFQD0BWP16P90(timing)          1  1.3   21   +96      96 F             
  g2976__4319/B2                                                       +0      96               
  g2976__4319/ZN         AOI22D0BWP16P90(timing)        1  1.2   42   +42     138 R             
  g2924__3680/C                                                        +0     138               
  g2924__3680/ZN         OAI221D0BWP16P90(timing)       1  1.2   66   +62     199 F             
  g2904__1881/A1                                                       +0     199               
  g2904__1881/ZN         NR4D0BWP16P90(timing)          1  1.2   75   +70     269 R             
  g2896__3680/B                                                        +0     269               
  g2896__3680/ZN         OAI211D0BWP16P90(timing)       1  0.8   52   +60     329 F             
async_fifo_i_fifomem_inst/rdata[6] 
read_if_rdata[6]         interconnect                            52    +0     329 F             
                         out port                                      +0     329 F             
(fp.sdc_line_36_318_1)   ext delay                                   +500     829 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1171ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[15][6]/CP
End-point    : read_if_rdata[6]

path  31:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                       +0     548               
  g305__8246/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g304__5122/B                                                        +0     620               
  g304__5122/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g303__1705/B                                                        +0     695               
  g303__1705/S           HA1D0BWP16P90(timing)         3  3.5   47   +64     758 R             
  wbin_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     758               
  wbin_reg[1]/CP         setup                                   0   +58     817 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1183ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[1]/D

path  32:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g211__9945/A2                                                           +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3077__5477/A1                                                        +0     548               
  g3077__5477/ZN         ND2D0BWP16P90(timing)           2  2.1   55   +52     600 F             
  g2985__1705/A1                                                        +0     600               
  g2985__1705/ZN         NR3SKPBD1BWP16P90(timing)       4  3.6   68   +61     661 R             
  g2943__6417/A1                                                        +0     661               
  g2943__6417/ZN         INR2D0BWP16P90(timing)          1  1.2   45   +61     722 R             
  RC_CG_HIER_INST5/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     722               
    RC_CGIC_INST/CP      setup                                     0   +68     790 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1210ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST5/RC_CGIC_INST/E

path  33:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g211__9945/A2                                                           +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3077__5477/A1                                                        +0     548               
  g3077__5477/ZN         ND2D0BWP16P90(timing)           2  2.1   55   +52     600 F             
  g2985__1705/A1                                                        +0     600               
  g2985__1705/ZN         NR3SKPBD1BWP16P90(timing)       4  3.6   68   +61     661 R             
  g2928__5122/A1                                                        +0     661               
  g2928__5122/Z          AN2D0BWP16P90(timing)           1  1.2   22   +60     721 R             
  RC_CG_HIER_INST8/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     721               
    RC_CGIC_INST/CP      setup                                     0   +60     781 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1219ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST8/RC_CGIC_INST/E

path  34:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g211__9945/A2                                                           +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3077__5477/A1                                                        +0     548               
  g3077__5477/ZN         ND2D0BWP16P90(timing)           2  2.1   55   +52     600 F             
  g2985__1705/A1                                                        +0     600               
  g2985__1705/ZN         NR3SKPBD1BWP16P90(timing)       4  3.6   68   +61     661 R             
  g2940__2346/A1                                                        +0     661               
  g2940__2346/Z          AN2D0BWP16P90(timing)           1  1.2   22   +60     721 R             
  RC_CG_HIER_INST7/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     721               
    RC_CGIC_INST/CP      setup                                     0   +60     781 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1219ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST7/RC_CGIC_INST/E

path  35:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g211__9945/A2                                                           +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g3077__5477/A1                                                        +0     548               
  g3077__5477/ZN         ND2D0BWP16P90(timing)           2  2.1   55   +52     600 F             
  g2985__1705/A1                                                        +0     600               
  g2985__1705/ZN         NR3SKPBD1BWP16P90(timing)       4  3.6   68   +61     661 R             
  g2942__7410/A1                                                        +0     661               
  g2942__7410/Z          AN2D0BWP16P90(timing)           1  1.2   22   +60     721 R             
  RC_CG_HIER_INST6/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     721               
    RC_CGIC_INST/CP      setup                                     0   +60     781 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1219ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST6/RC_CGIC_INST/E

path  36:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                       +0     548               
  g305__8246/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g304__5122/B                                                        +0     620               
  g304__5122/S           HA1D0BWP16P90(timing)         2  2.2   33   +68     688 R             
  wbin_reg[0]/D          DFCNQD0BWP16P90(timing)                      +0     688               
  wbin_reg[0]/CP         setup                                   0   +53     741 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1259ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[0]/D

path  37:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g211__9945/A2                                                         +0     500               
g211__9945/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g305__8246/A1                                                       +0     548               
  g305__8246/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  RC_CG_HIER_INST17/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     620               
    RC_CGIC_INST/CP      setup                                   0   +79     699 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1301ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/RC_CG_HIER_INST17/RC_CGIC_INST/E

path  38:

        Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                               (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)             launch                                                0 R             
(fp.sdc_line_33_41_1)   ext delay                                  +500     500 R             
write_if_req            in port                       2  2.0    0    +0     500 R             
g206__9315/A1                                                        +0     500               
g206__9315/ZN           IINR4D0BWP16P90(timing)       2  1.7   93   +77     577 R             
write_gnt_dly_reg/D     DFCNQD0BWP16P90(timing)                      +0     577               
write_gnt_dly_reg/CP    setup                                   0   +75     652 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                            2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1348ps 
Start-point  : write_if_req
End-point    : write_gnt_dly_reg/D

path  39:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
write_gnt_dly_reg/CP                                             0    +0       0 R             
write_gnt_dly_reg/Q      DFCNQD0BWP16P90(timing)       2  1.6   25  +105     105 F             
write_if_rvalid          interconnect                           25    +0     105 F             
                         out port                                     +0     105 F             
(fp.sdc_line_36_326_1)   ext delay                                  +500     605 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1395ps 
Start-point  : write_gnt_dly_reg/CP
End-point    : write_if_rvalid

path  40:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_100_1)   ext delay                                 +500     500 R             
write_if_wdata[5]        in port                     16 14.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[5] 
  mem_reg[15][5]/D       DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[15][5]/CP      setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[5]
End-point    : async_fifo_i_fifomem_inst/mem_reg[15][5]/D

path  41:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_102_1)   ext delay                                 +500     500 R             
write_if_wdata[3]        in port                     16 14.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[3] 
  mem_reg[15][3]/D       DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[15][3]/CP      setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[3]
End-point    : async_fifo_i_fifomem_inst/mem_reg[15][3]/D

path  42:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_103_1)   ext delay                                 +500     500 R             
write_if_wdata[2]        in port                     16 14.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[2] 
  mem_reg[15][2]/D       DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[15][2]/CP      setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[2]
End-point    : async_fifo_i_fifomem_inst/mem_reg[15][2]/D

path  43:

        Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                               (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------
(clock clk)             launch                                               0 R             
(fp.sdc_line_33_98_1)   ext delay                                 +500     500 R             
write_if_wdata[7]       in port                     16 14.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[7] 
  mem_reg[14][7]/D      DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[14][7]/CP     setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                           2000 R             
---------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[7]
End-point    : async_fifo_i_fifomem_inst/mem_reg[14][7]/D

path  44:

        Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                               (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------
(clock clk)             launch                                               0 R             
(fp.sdc_line_33_99_1)   ext delay                                 +500     500 R             
write_if_wdata[6]       in port                     16 14.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[6] 
  mem_reg[14][6]/D      DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[14][6]/CP     setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                           2000 R             
---------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[6]
End-point    : async_fifo_i_fifomem_inst/mem_reg[14][6]/D

path  45:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_100_1)   ext delay                                 +500     500 R             
write_if_wdata[5]        in port                     16 14.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[5] 
  mem_reg[14][5]/D       DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[14][5]/CP      setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[5]
End-point    : async_fifo_i_fifomem_inst/mem_reg[14][5]/D

path  46:

        Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                               (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------
(clock clk)             launch                                               0 R             
(fp.sdc_line_33_98_1)   ext delay                                 +500     500 R             
write_if_wdata[7]       in port                     16 14.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[7] 
  mem_reg[13][7]/D      DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[13][7]/CP     setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                           2000 R             
---------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[7]
End-point    : async_fifo_i_fifomem_inst/mem_reg[13][7]/D

path  47:

        Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                               (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------
(clock clk)             launch                                               0 R             
(fp.sdc_line_33_99_1)   ext delay                                 +500     500 R             
write_if_wdata[6]       in port                     16 14.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[6] 
  mem_reg[13][6]/D      DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[13][6]/CP     setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                           2000 R             
---------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[6]
End-point    : async_fifo_i_fifomem_inst/mem_reg[13][6]/D

path  48:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_100_1)   ext delay                                 +500     500 R             
write_if_wdata[5]        in port                     16 14.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[5] 
  mem_reg[13][5]/D       DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[13][5]/CP      setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[5]
End-point    : async_fifo_i_fifomem_inst/mem_reg[13][5]/D

path  49:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_102_1)   ext delay                                 +500     500 R             
write_if_wdata[3]        in port                     16 14.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[3] 
  mem_reg[13][3]/D       DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[13][3]/CP      setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[3]
End-point    : async_fifo_i_fifomem_inst/mem_reg[13][3]/D

path  50:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_103_1)   ext delay                                 +500     500 R             
write_if_wdata[2]        in port                     16 14.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[2] 
  mem_reg[13][2]/D       DFQND0BWP16P90(timing)                      +0     500               
  mem_reg[13][2]/CP      setup                                  0   +40     540 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1460ps 
Start-point  : write_if_wdata[2]
End-point    : async_fifo_i_fifomem_inst/mem_reg[13][2]/D

