--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb          |    3.829(R)|   -1.211(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk1
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<2>|   -1.888(F)|    3.896(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_data1<6>|   -2.205(F)|    4.150(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_href1   |   -1.207(F)|    3.347(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_vsync1  |   -1.361(F)|    3.451(F)|ov7670_pclk1_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk2
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data2<2>|   -1.858(F)|    3.857(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_data2<6>|   -1.835(F)|    3.840(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_href2   |   -1.786(F)|    3.792(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_vsync2  |   -2.011(F)|    3.958(F)|ov7670_pclk2_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk3
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data3<2>|   -0.566(F)|    2.173(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_data3<6>|   -0.277(F)|    1.943(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_href3   |   -0.431(F)|    2.069(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_vsync3  |    0.169(F)|    1.596(F)|ov7670_pclk3_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk4
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data4<2>|    0.697(F)|    0.687(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_data4<6>|    0.609(F)|    0.785(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_href4   |    0.450(F)|    0.868(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_vsync4  |    0.787(F)|    0.589(F)|ov7670_pclk4_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_siod1|   14.919(R)|clk50_BUFGP       |   0.000|
ov7670_siod2|   16.060(R)|clk50_BUFGP       |   0.000|
ov7670_siod3|   17.190(R)|clk50_BUFGP       |   0.000|
ov7670_siod4|   13.728(R)|clk50_BUFGP       |   0.000|
ov7670_xclk1|   11.330(R)|clk50_BUFGP       |   0.000|
ov7670_xclk2|   12.582(R)|clk50_BUFGP       |   0.000|
ov7670_xclk3|   14.549(R)|clk50_BUFGP       |   0.000|
ov7670_xclk4|   12.108(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock clkcam to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   15.292(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   15.843(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   18.812(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   16.106(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   17.199(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   18.585(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   21.764(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   16.006(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock sw to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   14.998(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   15.549(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   18.518(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   15.812(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   16.905(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   18.291(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   21.470(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   15.712(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    6.980|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    5.915|         |         |         |
clkcam         |    6.948|         |         |         |
sw             |    6.948|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    6.955|    4.401|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    7.411|    4.911|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    7.030|    4.782|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    7.253|    5.048|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    5.915|         |         |         |
clkcam         |    6.948|         |         |         |
sw             |    6.948|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clkcam         |ov7670_xclk1   |    9.422|
clkcam         |ov7670_xclk2   |   10.674|
clkcam         |ov7670_xclk3   |   12.641|
clkcam         |ov7670_xclk4   |   10.200|
ov7670_data1<0>|led1           |    7.175|
ov7670_data2<0>|led2           |    6.228|
ov7670_data3<0>|led3           |    6.778|
ov7670_data4<0>|led4           |    8.344|
sw             |ov7670_xclk1   |    9.128|
sw             |ov7670_xclk2   |   10.380|
sw             |ov7670_xclk3   |   12.347|
sw             |ov7670_xclk4   |    9.906|
---------------+---------------+---------+


Analysis completed Sat Jul 30 11:23:04 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



