# ARITHMETIC-LOGIC-UNIT-ALU-
COMPANY: CODTECH IT SOLUTIONS

NAME: GUNTAKA NITHIN 

INTERN ID: 44BE880CCAD6CD3E

DOMAIN: VLSI

DURATION: 4 WEEEKS

MENTOR: NEELA SANTOSH

ðŸ”¹ TASKâ€“1: ARITHMETIC LOGIC UNIT (ALU)

Description:
This task involves designing a basic Arithmetic Logic Unit (ALU) using Verilog HDL. The ALU is a fundamental component of a processor responsible for performing arithmetic and logical operations. The designed ALU supports basic operations such as addition, subtraction, AND, OR, and NOT. A selector signal is used to choose the required operation. The functionality of the ALU is verified using a Verilog testbench and simulation, ensuring correct output for different input combinations.

output:
<img width="430" height="214" alt="Image" src="https://github.com/user-attachments/assets/c8a9c2de-609f-4ae3-ba58-099e876acbb7" />
