{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\clk (index=0, width=1, offset=0)",
    "    Detect input port \\data_i (index=0, width=1, offset=0)",
    "    Detect output port \\data_o (index=0, width=1, offset=0)",
    "  Get Port Primitives",
    "    Get important connection of cell \\I_BUF $iopadmap$top.clk",
    "      Cell port \\I is connected to input port \\clk",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$top.data_i",
    "      Cell port \\I is connected to input port \\data_i",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\O_BUF $iopadmap$top.data_o",
    "      Cell port \\O is connected to output port \\data_o",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "  Trace \\I_BUF --> \\PLL",
    "    Try \\I_BUF $iopadmap$top.clk out connection: $iopadmap$clk",
    "      Connected \\pll",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_POST_DIV: 2",
    "  Trace \\I_BUF --> \\I_DELAY",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_DDR",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk",
      "linked_object" : "clk",
      "linked_objects" : {
        "clk" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk",
        "O" : "$iopadmap$clk"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
    },
    {
      "module" : "PLL",
      "name" : "pll",
      "linked_object" : "clk",
      "linked_objects" : {
        "clk" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "$iopadmap$clk",
        "CLK_OUT_DIV4" : "pll_clk"
      },
      "parameters" : {
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "2"
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.data_i",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i",
        "O" : "$iopadmap$data_i"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      }
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.data_o",
      "linked_object" : "data_o",
      "linked_objects" : {
        "data_o" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$data_o",
        "O" : "data_o"
      },
      "parameters" : {
      }
    }
  ]
}
