
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.6.1810 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Note: Bumping stack limit from 8192 to 65536 Kbytes.
Command: vcs -nc -V +vcs+lic+wait -full64 -debug_pp -Mupdate -lca -j 4 -l vcs_elab.log \
+vhdllib+work -Mlib=work +lint=TFIPC-L -override_timescale=1ps/1ps -o work/ase_simv \
ase_top work/ase_libs.so -lrt -lpthread
/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/bin/comelab -nc -unielab -nc -verbose -lca -output vcs_elab.log -override_timescale 1ps/1ps -exe work/ase_simv -picarchive -debug 1 -uum   -ldlibs work/ase_libs.so -lrt -lpthread  -mxuumtop ase_top  -verilogcomp  -nc -V +vcs+lic+wait -full64 -debug_pp -Mupdate -lca -j 4 -l vcs_elab.log +vhdllib+work -Mlib=work +lint=TFIPC-L -override_timescale=1ps/1ps -o work/ase_simv work/ase_libs.so -lrt -lpthread -uum   -elaboration_options /tmp/vcs_20190328121928_9600/elaboptfile_9600
Doing common elaboration 

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.6.1810 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ \
-Masflags= -Mcfl= -pipe -fPIC -O -I/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/include \
-Mxcflags= -pipe -fPIC -I/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/include \
-Mldflags= -rdynamic  -Mout=work/ase_simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" \
/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/liberrorinf.so /eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/libsnpsmalloc.so \
/home/Daniel/Desktop/transparent-acceleration/prototype/mult/build_sim/work/ase_libs.so \
-lrt -lpthread " -Mexternalobj= -Msaverestoreobj=/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/vcs_save_restore_new.o \
-Mcrt0= -Mcrtn="" -Mcsrc="" -Mupdate -Mlib=work -Msyslibs=-ldl  -l vcs_elab.log -uum \
ase_top -mxunielab -uni_make -nc -V +vcs+lic+wait -full64 -Xcbug=0x1 -Xpiyushb1=0x80 \
-lca -j4 +vhdllib+work +lint=TFIPC-L -override_timescale=1ps/1ps -o work/ase_simv \
-uum -elaboration_options=/tmp/vcs_20190328121928_9600/elaboptfile_9600 -full64 -picarchive \
+vcsd +itf+/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/vcsdp.tab \
+cli+1 -debug=1 +memcbk +vpi -VHDLelab=-mxunielab -uni_make -nc -nc -verbose -lca \
-override_timescale 1ps/1ps -exe work/ase_simv -uum -elaboration_options /tmp/vcs_20190328121928_9600/elaboptfile_9600 \
-picarchive -debug 1  -gen_obj -f work/ase_simv.daidir/mxopt.db  
Top Level Modules:
       ase_top
TimeScale is 1 ps / 1 ps

Lint-[TFIPC-L] Too few instance port connections
/home/Daniel/altera_pro/16.0/quartus/eda/sim_lib/altera_mf.v, 31614
"dcfifo_mixed_widths DCFIFO_MW( .data (data),  .rdclk (rdclk),  .wrclk (wrclk),  .aclr (aclr),  .rdreq (rdreq),  .wrreq (wrreq),  .rdfull (w_rdfull),  .wrfull (w_wrfull),  .rdempty (w_rdempty),  .wrempty (w_wrempty),  .rdusedw (w_rdusedw),  .wrusedw (w_wrusedw),  .q (w_q));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/Daniel/altera_pro/16.0/quartus/eda/sim_lib/altera_mf.v, 31614
"dcfifo_mixed_widths DCFIFO_MW( .data (data),  .rdclk (rdclk),  .wrclk (wrclk),  .aclr (aclr),  .rdreq (rdreq),  .wrreq (wrreq),  .rdfull (w_rdfull),  .wrfull (w_wrfull),  .rdempty (w_rdempty),  .wrempty (w_wrempty),  .rdusedw (w_rdusedw),  .wrusedw (w_wrusedw),  .q (w_q));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/Daniel/altera_pro/16.0/quartus/eda/sim_lib/altera_mf.v, 31614
"dcfifo_mixed_widths DCFIFO_MW( .data (data),  .rdclk (rdclk),  .wrclk (wrclk),  .aclr (aclr),  .rdreq (rdreq),  .wrreq (wrreq),  .rdfull (w_rdfull),  .wrfull (w_wrfull),  .rdempty (w_rdempty),  .wrempty (w_wrempty),  .rdusedw (w_rdusedw),  .wrusedw (w_wrusedw),  .q (w_q));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/Daniel/altera_pro/16.0/quartus/eda/sim_lib/altera_mf.v, 31614
"dcfifo_mixed_widths DCFIFO_MW( .data (data),  .rdclk (rdclk),  .wrclk (wrclk),  .aclr (aclr),  .rdreq (rdreq),  .wrreq (wrreq),  .rdfull (w_rdfull),  .wrfull (w_wrfull),  .rdempty (w_rdempty),  .wrempty (w_wrempty),  .rdusedw (w_rdusedw),  .wrusedw (w_wrusedw),  .q (w_q));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/Daniel/altera_pro/16.0/quartus/eda/sim_lib/altera_mf.v, 31614
"dcfifo_mixed_widths DCFIFO_MW( .data (data),  .rdclk (rdclk),  .wrclk (wrclk),  .aclr (aclr),  .rdreq (rdreq),  .wrreq (wrreq),  .rdfull (w_rdfull),  .wrfull (w_wrfull),  .rdempty (w_rdempty),  .wrempty (w_wrempty),  .rdusedw (w_rdusedw),  .wrusedw (w_wrusedw),  .q (w_q));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Warning-[USVS-ACWCFC] Unsupported System Verilog construct
/home/Daniel/Downloads/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv, 410
"cci_mpf_if_pkg::cci_mpf_c0Rx_isEOP"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported System Verilog construct
/home/Daniel/Downloads/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv, 413
"cci_mpf_if_pkg::cci_c1Rx_isWriteRsp"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported System Verilog construct
/home/Daniel/Downloads/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv, 320
"cci_mpf_if_pkg::cci_c0Rx_isReadRsp"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported System Verilog construct
/home/Daniel/Downloads/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv, 346
"cci_mpf_if_pkg::cci_c1Rx_isWriteRsp"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported System Verilog construct
/home/Daniel/Downloads/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv, 456
"cci_mpf_if_pkg::cci_c0Rx_isValid"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported System Verilog construct
/home/Daniel/Downloads/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv, 457
"cci_mpf_if_pkg::cci_c0Rx_isReadRsp"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.


Warning-[USVS-ACWCFC] Unsupported System Verilog construct
/home/Daniel/Downloads/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv, 489
"cci_mpf_if_pkg::cci_c0Rx_isReadRsp"
  The always_comb block has nested hierarchical or interface function calls. 
  The sensitivity list is based on function argument rather than the function 
  bodies.
  Please avoid always_comb with nested hierarchical function calls.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

62 unique modules to generate
recompiling module platform_shim_ccip
recompiling module outoforder_wrf_channel
recompiling module cci_mpf_svc_vtp_wrapper
recompiling module altsyncram
recompiling module platform_shim_ccip_std_afu
recompiling package cci_mpf_if_pkg
recompiling module ccip_logger
recompiling module cci_mpf_shim_buffer_afu
recompiling module dcfifo_fefifo
recompiling module cci_mpf_prim_fifo_lutram_ctrl
recompiling package _vcs_DPI_package
recompiling module ase_svfifo
recompiling module cci_mpf_prim_ram_simple_init
recompiling module platform_utils_ccip_c1_active_cnt
recompiling package cci_csr_if_pkg
recompiling module cci_mpf_prim_ram_simple
recompiling module dcfifo_dffpipe
recompiling module ase_top
recompiling package ccis_if_funcs_pkg
recompiling module cci_mpf_shim_edge_if
recompiling module cci_mpf_shim_vtp_svc_if
recompiling module ccip_emulator
recompiling module ALTERA_MF_MEMORY_INITIALIZATION
recompiling module platform_utils_dc_fifo
recompiling module altsyncram
recompiling module cci_mpf_shim_csr
recompiling module cci_mpf_svc_vtp_tlb
recompiling module cci_mpf_shim_detect_eop_track_flits
recompiling module cci_mpf_shim_csr_events
recompiling module cci_mpf_prim_fifo_lutram
recompiling module ccip_wires_to_mpf
recompiling module ALTERA_MF_HINT_EVALUATION
recompiling module cci_mpf_prim_fifo_lutram_ctrl
recompiling module cci_mpf_shim_vtp_chan_inval_epoch
recompiling module ase_svfifo
recompiling module cci_mpf_prim_ram_dualport_byteena
recompiling module cci_mpf_prim_fifo_lutram
recompiling module dcfifo_dffpipe
recompiling package cci_mpf_shim_pkg
recompiling module dcfifo_dffpipe
recompiling package ccip_feature_list_pkg
recompiling module app_csrs
recompiling module cci_mpf_shim_pwrite_lock_if
recompiling module cci_mpf_shim_vtp_tlb_if
recompiling module cci_mpf_pipe_std
recompiling module ccip_checker
recompiling module platform_utils_dc_fifo
recompiling module altsyncram
recompiling module cci_mpf_prim_heap_ctrl
recompiling module ALTERA_DEVICE_FAMILIES
recompiling package ase_pkg
recompiling module cci_mpf_prim_fifo_lutram
recompiling module app_afu
recompiling module dcfifo_fefifo
recompiling module cci_mpf_prim_fifo_lutram_ctrl
recompiling module cci_mpf_prim_fifo_lutram
recompiling module ase_svfifo
recompiling module cci_mpf_prim_ram_simple_init
recompiling module platform_utils_ccip_c0_active_cnt
recompiling module dcfifo_dffpipe
recompiling module platform_utils_ccip_reg
recompiling module dcfifo_dffpipe
recompiling package ccip_if_pkg
recompiling package cci_mpf_csrs_pkg
recompiling module cci_mpf_shim_pwrite_if
recompiling module cci_mpf_shim_vtp_pt_walk_if
recompiling module outoforder_wrf_channel
recompiling module cci_mpf_shim_vtp
recompiling module platform_utils_dc_fifo
recompiling module altsyncram
recompiling module cci_mpf_prim_heap
recompiling module cci_mpf_svc_vtp_tlb
recompiling module csr_mgr
recompiling module cci_mpf_shim_vtp_chan_l1_caches
recompiling module cci_mpf_if
recompiling module dcfifo_fefifo
recompiling module cci_mpf_prim_fifo_lutram_ctrl
recompiling module cci_mpf_prim_repl_random
recompiling module ase_svfifo
recompiling package ccip_if_funcs_pkg
recompiling module dcfifo_dffpipe
recompiling module cci_mpf_shim_null
recompiling module dcfifo_dffpipe
recompiling package ccip_cfg_pkg
recompiling package ccis_if_pkg
recompiling module cci_mpf_csrs
recompiling module cci_mpf_shim_vtp_pt_fim_if
( cd csrc ; make -f Makefile SNPS_VCS_TMPDIR=/tmp/vcs_20190328121928_9600 product \
)
make[1]: Entering directory `/home/Daniel/Desktop/transparent-acceleration/prototype/mult/build_sim/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../work/ase_simv ]; then chmod -x ../work/ase_simv; fi
g++  -o ../work/ase_simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/ase_simv.daidir/ \
-Wl,-rpath=./ase_simv.daidir/ -Wl,-rpath='$ORIGIN'/ase_simv.daidir//scsim.db.dir \
-rdynamic  objs/amcQw_d.o   _10703_archive_1.so _10980_archive_1.so _10981_archive_1.so \
_10982_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          /eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/libzerosoft_rt_stubs.so \
/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/liberrorinf.so /eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/libsnpsmalloc.so \
/home/Daniel/Desktop/transparent-acceleration/prototype/mult/build_sim/work/ase_libs.so \
-lrt -lpthread    /eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/libvcsnew.so \
/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/libsimprofile.so /eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/libvirsim.so \
/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/libuclinative.so   -Wl,-whole-archive \
/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
./../work/ase_simv.daidir/vc_hdrs.o    /eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../work/ase_simv up to date
make[1]: Leaving directory `/home/Daniel/Desktop/transparent-acceleration/prototype/mult/build_sim/csrc' \

