{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633233339964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633233339964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 02 21:55:39 2021 " "Processing started: Sat Oct 02 21:55:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633233339964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233339964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off superEncriptador -c superEncriptador " "Command: quartus_map --read_settings_files=on --write_settings_files=off superEncriptador -c superEncriptador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233339965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633233340298 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1633233340298 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 superEncriptador.sv(115) " "Verilog HDL Expression warning at superEncriptador.sv(115): truncated literal to match 7 bits" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1633233345274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "superencriptador.sv 1 1 " "Found 1 design units, including 1 entities, in source file superencriptador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 superEncriptador " "Found entity 1: superEncriptador" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romxor.v 1 1 " "Found 1 design units, including 1 entities, in source file romxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 romXor " "Found entity 1: romXor" {  } { { "romXor.v" "" { Text "G:/arquiProyecto2/romXor.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romshift.v 1 1 " "Found 1 design units, including 1 entities, in source file romshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 romShift " "Found entity 1: romShift" {  } { { "romShift.v" "" { Text "G:/arquiProyecto2/romShift.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romswap.v 1 1 " "Found 1 design units, including 1 entities, in source file romswap.v" { { "Info" "ISGN_ENTITY_NAME" "1 romSwap " "Found entity 1: romSwap" {  } { { "romSwap.v" "" { Text "G:/arquiProyecto2/romSwap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdecxor.v 1 1 " "Found 1 design units, including 1 entities, in source file romdecxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 romDecXor " "Found entity 1: romDecXor" {  } { { "romDecXor.v" "" { Text "G:/arquiProyecto2/romDecXor.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdecshift.v 1 1 " "Found 1 design units, including 1 entities, in source file romdecshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 romDecShift " "Found entity 1: romDecShift" {  } { { "romDecShift.v" "" { Text "G:/arquiProyecto2/romDecShift.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdecswap.v 1 1 " "Found 1 design units, including 1 entities, in source file romdecswap.v" { { "Info" "ISGN_ENTITY_NAME" "1 romDecSwap " "Found entity 1: romDecSwap" {  } { { "romDecSwap.v" "" { Text "G:/arquiProyecto2/romDecSwap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "G:/arquiProyecto2/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "superEncriptador " "Elaborating entity \"superEncriptador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633233345362 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagXorRom superEncriptador.sv(55) " "Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable \"flagXorRom\", which holds its previous value in one or more paths through the always construct" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagShiftRom superEncriptador.sv(55) " "Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable \"flagShiftRom\", which holds its previous value in one or more paths through the always construct" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagSwapRom superEncriptador.sv(55) " "Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable \"flagSwapRom\", which holds its previous value in one or more paths through the always construct" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagDecXorRom superEncriptador.sv(55) " "Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable \"flagDecXorRom\", which holds its previous value in one or more paths through the always construct" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagDecShiftRom superEncriptador.sv(55) " "Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable \"flagDecShiftRom\", which holds its previous value in one or more paths through the always construct" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagDecSwapRom superEncriptador.sv(55) " "Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable \"flagDecSwapRom\", which holds its previous value in one or more paths through the always construct" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "actualInst superEncriptador.sv(55) " "Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable \"actualInst\", which holds its previous value in one or more paths through the always construct" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[0\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[0\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[1\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[1\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[2\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[2\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[3\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[3\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[4\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[4\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[5\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[5\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[6\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[6\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[7\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[7\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[8\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[8\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[9\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[9\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[10\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[10\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[11\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[11\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[12\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[12\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[13\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[13\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[14\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[14\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actualInst\[15\] superEncriptador.sv(64) " "Inferred latch for \"actualInst\[15\]\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagDecSwapRom superEncriptador.sv(64) " "Inferred latch for \"flagDecSwapRom\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagDecShiftRom superEncriptador.sv(64) " "Inferred latch for \"flagDecShiftRom\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagDecXorRom superEncriptador.sv(64) " "Inferred latch for \"flagDecXorRom\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagSwapRom superEncriptador.sv(64) " "Inferred latch for \"flagSwapRom\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagShiftRom superEncriptador.sv(64) " "Inferred latch for \"flagShiftRom\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagXorRom superEncriptador.sv(64) " "Inferred latch for \"flagXorRom\" at superEncriptador.sv(64)" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345364 "|superEncriptador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romXor romXor:romXor " "Elaborating entity \"romXor\" for hierarchy \"romXor:romXor\"" {  } { { "superEncriptador.sv" "romXor" { Text "G:/arquiProyecto2/superEncriptador.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romXor:romXor\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romXor:romXor\|altsyncram:altsyncram_component\"" {  } { { "romXor.v" "altsyncram_component" { Text "G:/arquiProyecto2/romXor.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romXor:romXor\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romXor:romXor\|altsyncram:altsyncram_component\"" {  } { { "romXor.v" "" { Text "G:/arquiProyecto2/romXor.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romXor:romXor\|altsyncram:altsyncram_component " "Instantiated megafunction \"romXor:romXor\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file codeXor.mif " "Parameter \"init_file\" = \"codeXor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345402 ""}  } { { "romXor.v" "" { Text "G:/arquiProyecto2/romXor.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633233345402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1if1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1if1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1if1 " "Found entity 1: altsyncram_1if1" {  } { { "db/altsyncram_1if1.tdf" "" { Text "G:/arquiProyecto2/db/altsyncram_1if1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1if1 romXor:romXor\|altsyncram:altsyncram_component\|altsyncram_1if1:auto_generated " "Elaborating entity \"altsyncram_1if1\" for hierarchy \"romXor:romXor\|altsyncram:altsyncram_component\|altsyncram_1if1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romShift romShift:romShift " "Elaborating entity \"romShift\" for hierarchy \"romShift:romShift\"" {  } { { "superEncriptador.sv" "romShift" { Text "G:/arquiProyecto2/superEncriptador.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romShift:romShift\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romShift:romShift\|altsyncram:altsyncram_component\"" {  } { { "romShift.v" "altsyncram_component" { Text "G:/arquiProyecto2/romShift.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romShift:romShift\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romShift:romShift\|altsyncram:altsyncram_component\"" {  } { { "romShift.v" "" { Text "G:/arquiProyecto2/romShift.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romShift:romShift\|altsyncram:altsyncram_component " "Instantiated megafunction \"romShift:romShift\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file codeShift.mif " "Parameter \"init_file\" = \"codeShift.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345458 ""}  } { { "romShift.v" "" { Text "G:/arquiProyecto2/romShift.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633233345458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6of1 " "Found entity 1: altsyncram_6of1" {  } { { "db/altsyncram_6of1.tdf" "" { Text "G:/arquiProyecto2/db/altsyncram_6of1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6of1 romShift:romShift\|altsyncram:altsyncram_component\|altsyncram_6of1:auto_generated " "Elaborating entity \"altsyncram_6of1\" for hierarchy \"romShift:romShift\|altsyncram:altsyncram_component\|altsyncram_6of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romSwap romSwap:romSwap " "Elaborating entity \"romSwap\" for hierarchy \"romSwap:romSwap\"" {  } { { "superEncriptador.sv" "romSwap" { Text "G:/arquiProyecto2/superEncriptador.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romSwap:romSwap\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romSwap:romSwap\|altsyncram:altsyncram_component\"" {  } { { "romSwap.v" "altsyncram_component" { Text "G:/arquiProyecto2/romSwap.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romSwap:romSwap\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romSwap:romSwap\|altsyncram:altsyncram_component\"" {  } { { "romSwap.v" "" { Text "G:/arquiProyecto2/romSwap.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romSwap:romSwap\|altsyncram:altsyncram_component " "Instantiated megafunction \"romSwap:romSwap\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file codeSwap.mif " "Parameter \"init_file\" = \"codeSwap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345512 ""}  } { { "romSwap.v" "" { Text "G:/arquiProyecto2/romSwap.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633233345512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3lf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3lf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3lf1 " "Found entity 1: altsyncram_3lf1" {  } { { "db/altsyncram_3lf1.tdf" "" { Text "G:/arquiProyecto2/db/altsyncram_3lf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3lf1 romSwap:romSwap\|altsyncram:altsyncram_component\|altsyncram_3lf1:auto_generated " "Elaborating entity \"altsyncram_3lf1\" for hierarchy \"romSwap:romSwap\|altsyncram:altsyncram_component\|altsyncram_3lf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romDecXor romDecXor:romDecXor " "Elaborating entity \"romDecXor\" for hierarchy \"romDecXor:romDecXor\"" {  } { { "superEncriptador.sv" "romDecXor" { Text "G:/arquiProyecto2/superEncriptador.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romDecXor:romDecXor\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romDecXor:romDecXor\|altsyncram:altsyncram_component\"" {  } { { "romDecXor.v" "altsyncram_component" { Text "G:/arquiProyecto2/romDecXor.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romDecXor:romDecXor\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romDecXor:romDecXor\|altsyncram:altsyncram_component\"" {  } { { "romDecXor.v" "" { Text "G:/arquiProyecto2/romDecXor.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romDecXor:romDecXor\|altsyncram:altsyncram_component " "Instantiated megafunction \"romDecXor:romDecXor\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file codeDecodeXor.mif " "Parameter \"init_file\" = \"codeDecodeXor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345567 ""}  } { { "romDecXor.v" "" { Text "G:/arquiProyecto2/romDecXor.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633233345567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55g1 " "Found entity 1: altsyncram_55g1" {  } { { "db/altsyncram_55g1.tdf" "" { Text "G:/arquiProyecto2/db/altsyncram_55g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55g1 romDecXor:romDecXor\|altsyncram:altsyncram_component\|altsyncram_55g1:auto_generated " "Elaborating entity \"altsyncram_55g1\" for hierarchy \"romDecXor:romDecXor\|altsyncram:altsyncram_component\|altsyncram_55g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romDecShift romDecShift:romDecShift " "Elaborating entity \"romDecShift\" for hierarchy \"romDecShift:romDecShift\"" {  } { { "superEncriptador.sv" "romDecShift" { Text "G:/arquiProyecto2/superEncriptador.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romDecShift:romDecShift\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romDecShift:romDecShift\|altsyncram:altsyncram_component\"" {  } { { "romDecShift.v" "altsyncram_component" { Text "G:/arquiProyecto2/romDecShift.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romDecShift:romDecShift\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romDecShift:romDecShift\|altsyncram:altsyncram_component\"" {  } { { "romDecShift.v" "" { Text "G:/arquiProyecto2/romDecShift.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romDecShift:romDecShift\|altsyncram:altsyncram_component " "Instantiated megafunction \"romDecShift:romDecShift\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file codeDecodeShift.mif " "Parameter \"init_file\" = \"codeDecodeShift.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345620 ""}  } { { "romDecShift.v" "" { Text "G:/arquiProyecto2/romDecShift.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633233345620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_abg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abg1 " "Found entity 1: altsyncram_abg1" {  } { { "db/altsyncram_abg1.tdf" "" { Text "G:/arquiProyecto2/db/altsyncram_abg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_abg1 romDecShift:romDecShift\|altsyncram:altsyncram_component\|altsyncram_abg1:auto_generated " "Elaborating entity \"altsyncram_abg1\" for hierarchy \"romDecShift:romDecShift\|altsyncram:altsyncram_component\|altsyncram_abg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romDecSwap romDecSwap:romDecSwap " "Elaborating entity \"romDecSwap\" for hierarchy \"romDecSwap:romDecSwap\"" {  } { { "superEncriptador.sv" "romDecSwap" { Text "G:/arquiProyecto2/superEncriptador.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romDecSwap:romDecSwap\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romDecSwap:romDecSwap\|altsyncram:altsyncram_component\"" {  } { { "romDecSwap.v" "altsyncram_component" { Text "G:/arquiProyecto2/romDecSwap.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romDecSwap:romDecSwap\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romDecSwap:romDecSwap\|altsyncram:altsyncram_component\"" {  } { { "romDecSwap.v" "" { Text "G:/arquiProyecto2/romDecSwap.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romDecSwap:romDecSwap\|altsyncram:altsyncram_component " "Instantiated megafunction \"romDecSwap:romDecSwap\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file codeDecodeSwap.mif " "Parameter \"init_file\" = \"codeDecodeSwap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345675 ""}  } { { "romDecSwap.v" "" { Text "G:/arquiProyecto2/romDecSwap.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633233345675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_78g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78g1 " "Found entity 1: altsyncram_78g1" {  } { { "db/altsyncram_78g1.tdf" "" { Text "G:/arquiProyecto2/db/altsyncram_78g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_78g1 romDecSwap:romDecSwap\|altsyncram:altsyncram_component\|altsyncram_78g1:auto_generated " "Elaborating entity \"altsyncram_78g1\" for hierarchy \"romDecSwap:romDecSwap\|altsyncram:altsyncram_component\|altsyncram_78g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "superEncriptador.sv" "ram" { Text "G:/arquiProyecto2/superEncriptador.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "G:/arquiProyecto2/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "G:/arquiProyecto2/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ramImg.mif " "Parameter \"init_file\" = \"ramImg.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633233345773 ""}  } { { "ram.v" "" { Text "G:/arquiProyecto2/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633233345773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fon1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fon1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fon1 " "Found entity 1: altsyncram_fon1" {  } { { "db/altsyncram_fon1.tdf" "" { Text "G:/arquiProyecto2/db/altsyncram_fon1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633233345817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233345817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fon1 ram:ram\|altsyncram:altsyncram_component\|altsyncram_fon1:auto_generated " "Elaborating entity \"altsyncram_fon1\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_fon1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233345817 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1633233346151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actualInst\[0\]\$latch " "Latch actualInst\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal romSelect\[2\]" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633233346161 ""}  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633233346161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actualInst\[1\]\$latch " "Latch actualInst\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal romSelect\[2\]" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633233346161 ""}  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633233346161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actualInst\[2\]\$latch " "Latch actualInst\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal romSelect\[2\]" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633233346161 ""}  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633233346161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actualInst\[3\]\$latch " "Latch actualInst\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal romSelect\[2\]" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633233346161 ""}  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633233346161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actualInst\[4\]\$latch " "Latch actualInst\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal romSelect\[2\]" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633233346161 ""}  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633233346161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actualInst\[5\]\$latch " "Latch actualInst\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal romSelect\[2\]" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633233346161 ""}  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633233346161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actualInst\[6\]\$latch " "Latch actualInst\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal romSelect\[2\]" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633233346161 ""}  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633233346161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actualInst\[7\]\$latch " "Latch actualInst\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal romSelect\[2\]" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633233346161 ""}  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633233346161 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "actualInst\[8\] GND " "Pin \"actualInst\[8\]\" is stuck at GND" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633233346190 "|superEncriptador|actualInst[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actualInst\[9\] GND " "Pin \"actualInst\[9\]\" is stuck at GND" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633233346190 "|superEncriptador|actualInst[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actualInst\[10\] GND " "Pin \"actualInst\[10\]\" is stuck at GND" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633233346190 "|superEncriptador|actualInst[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actualInst\[11\] GND " "Pin \"actualInst\[11\]\" is stuck at GND" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633233346190 "|superEncriptador|actualInst[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actualInst\[12\] GND " "Pin \"actualInst\[12\]\" is stuck at GND" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633233346190 "|superEncriptador|actualInst[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actualInst\[13\] GND " "Pin \"actualInst\[13\]\" is stuck at GND" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633233346190 "|superEncriptador|actualInst[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actualInst\[14\] GND " "Pin \"actualInst\[14\]\" is stuck at GND" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633233346190 "|superEncriptador|actualInst[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actualInst\[15\] GND " "Pin \"actualInst\[15\]\" is stuck at GND" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633233346190 "|superEncriptador|actualInst[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633233346190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633233346249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633233346538 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633233346538 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[8\] " "No output dependent on input pin \"address\[8\]\"" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633233346577 "|superEncriptador|address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[9\] " "No output dependent on input pin \"address\[9\]\"" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633233346577 "|superEncriptador|address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[10\] " "No output dependent on input pin \"address\[10\]\"" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633233346577 "|superEncriptador|address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[11\] " "No output dependent on input pin \"address\[11\]\"" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633233346577 "|superEncriptador|address[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[12\] " "No output dependent on input pin \"address\[12\]\"" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633233346577 "|superEncriptador|address[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[13\] " "No output dependent on input pin \"address\[13\]\"" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633233346577 "|superEncriptador|address[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[14\] " "No output dependent on input pin \"address\[14\]\"" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633233346577 "|superEncriptador|address[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[15\] " "No output dependent on input pin \"address\[15\]\"" {  } { { "superEncriptador.sv" "" { Text "G:/arquiProyecto2/superEncriptador.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633233346577 "|superEncriptador|address[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1633233346577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "338 " "Implemented 338 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "86 " "Implemented 86 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633233346578 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633233346578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633233346578 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1633233346578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633233346578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633233346595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 02 21:55:46 2021 " "Processing ended: Sat Oct 02 21:55:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633233346595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633233346595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633233346595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633233346595 ""}
