
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[4.1.x,--,4.6.x,and,probably,HEAD] Reproducible unprivileged panic/TLB BUG on sparc via a stack-protected rt_sigaction() ka_restorer, courtesy of the glibc testsuite - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [4.1.x,--,4.6.x,and,probably,HEAD] Reproducible unprivileged panic/TLB BUG on sparc via a stack-protected rt_sigaction() ka_restorer, courtesy of the glibc testsuite</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=129">David Miller</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>May 29, 2016, 4:24 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20160528.212420.136855725029412782.davem@davemloft.net&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9139655/mbox/"
   >mbox</a>
|
   <a href="/patch/9139655/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9139655/">/patch/9139655/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	563DA60757 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Sun, 29 May 2016 04:24:42 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 409CB27CF9
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Sun, 29 May 2016 04:24:42 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 33A0528185; Sun, 29 May 2016 04:24:42 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 3831D27CF9
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Sun, 29 May 2016 04:24:40 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751064AbcE2EYZ (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Sun, 29 May 2016 00:24:25 -0400
Received: from shards.monkeyblade.net ([149.20.54.216]:43220 &quot;EHLO
	shards.monkeyblade.net&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1750830AbcE2EYX (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Sun, 29 May 2016 00:24:23 -0400
Received: from localhost (74-93-104-98-Washington.hfc.comcastbusiness.net
	[74.93.104.98]) (Authenticated sender: davem-davemloft)
	by shards.monkeyblade.net (Postfix) with ESMTPSA id 171125B6E6C;
	Sat, 28 May 2016 21:24:22 -0700 (PDT)
Date: Sat, 28 May 2016 21:24:20 -0700 (PDT)
Message-Id: &lt;20160528.212420.136855725029412782.davem@davemloft.net&gt;
To: nix@esperi.org.uk
Cc: linux-kernel@vger.kernel.org, sparclinux@vger.kernel.org,
	fweimer@redhat.com
Subject: Re: [4.1.x -- 4.6.x and probably HEAD] Reproducible unprivileged
	panic/TLB BUG on sparc via a stack-protected rt_sigaction()
	ka_restorer, courtesy of the glibc testsuite
From: David Miller &lt;davem@davemloft.net&gt;
In-Reply-To: &lt;20160527.155137.1489438133864702237.davem@davemloft.net&gt;
References: &lt;20160527.123731.2105286005500436503.davem@davemloft.net&gt;
	&lt;8760tz2n1j.fsf@esperi.org.uk&gt;
	&lt;20160527.155137.1489438133864702237.davem@davemloft.net&gt;
X-Mailer: Mew version 6.7 on Emacs 24.5 / Mule 6.0 (HANACHIRUSATO)
Mime-Version: 1.0
Content-Type: Text/Plain; charset=us-ascii
Content-Transfer-Encoding: 7bit
X-Greylist: Sender succeeded SMTP AUTH, not delayed by
	milter-greylist-4.5.12 (shards.monkeyblade.net
	[149.20.54.216]); Sat, 28 May 2016 21:24:22 -0700 (PDT)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=129">David Miller</a> - May 29, 2016, 4:24 a.m.</div>
<pre class="content">
<span class="from">From: David Miller &lt;davem@davemloft.net&gt;</span>
Date: Fri, 27 May 2016 15:51:37 -0700 (PDT)
<span class="quote">
&gt; I&#39;m trying to figure out the same thing myself.</span>

Ok, mystery solved.

The basic problem is that we don&#39;t handle unaligned stacks on return to userspace
%100 properly.  We would also no handle a stack whose access would trigger a bus
error or similar.

A little background:

The window trap handlers are slightly clever, the trap table entries for them are
composed of two pieces of code.  First comes the code that actually performs
the window fill or spill trap handling, and then there are three instructions at
the end which are for exception processing.

The userland register window fill handler is:

#define FILL_1_GENERIC(ASI)				\
	add	%sp, STACK_BIAS + 0x00, %g1;		\
	ldxa	[%g1 + %g0] ASI, %l0;			\
	mov	0x08, %g2;				\
	mov	0x10, %g3;				\
	ldxa	[%g1 + %g2] ASI, %l1;			\
	mov	0x18, %g5;				\
	ldxa	[%g1 + %g3] ASI, %l2;			\
	ldxa	[%g1 + %g5] ASI, %l3;			\
	add	%g1, 0x20, %g1;				\
	ldxa	[%g1 + %g0] ASI, %l4;			\
	ldxa	[%g1 + %g2] ASI, %l5;			\
	ldxa	[%g1 + %g3] ASI, %l6;			\
	ldxa	[%g1 + %g5] ASI, %l7;			\
	add	%g1, 0x20, %g1;				\
	ldxa	[%g1 + %g0] ASI, %i0;			\
	ldxa	[%g1 + %g2] ASI, %i1;			\
	ldxa	[%g1 + %g3] ASI, %i2;			\
	ldxa	[%g1 + %g5] ASI, %i3;			\
	add	%g1, 0x20, %g1;				\
	ldxa	[%g1 + %g0] ASI, %i4;			\
	ldxa	[%g1 + %g2] ASI, %i5;			\
	ldxa	[%g1 + %g3] ASI, %i6;			\
	ldxa	[%g1 + %g5] ASI, %i7;			\
	restored;					\
	retry; nop; nop; nop; nop;			\
	b,a,pt	%xcc, fill_fixup_dax;			\
	b,a,pt	%xcc, fill_fixup_mna;			\
	b,a,pt	%xcc, fill_fixup;

And the way this works is that if any of those loads or stores
generate an exception, the exception handler can revector to one of
those final three branch instructions depending upon which kind of
exception the memory access took.

For example, for a regular fault, the code goes:

winfix_trampoline:
	rdpr	%tpc, %g3			! Prepare winfixup TNPC
	or	%g3, 0x7c, %g3			! Compute branch offset
	wrpr	%g3, %tnpc			! Write it into TNPC
	done					! Trap return

All window trap handlers are 0x80 aligned, so if we &quot;or&quot; 0x7c into the
trap time program counter, we&#39;ll get that final instruction in the
trap handler.

On return from trap, we have to pull the register window in but we do
this by hand instead of just executing a &quot;restore&quot; instruction for
several reasons.  The largest being that from Niagara and onward we
simply don&#39;t have enough levels in the trap stack to fully resolve all
possible exception cases of a window fault when we are already at
trap level 1 (which we enter to get ready to return from the original
trap).

This is executed inline via the FILL_*_RTRAP handlers.  rtrap_64.S&#39;s
code branches directly to these to do the window fill by hand if
necessary.  Now if you look at them, we&#39;ll see at the end:

	ba,a,pt	%xcc, user_rtt_fill_fixup;		\
	ba,a,pt	%xcc, user_rtt_fill_fixup;		\
	ba,a,pt	%xcc, user_rtt_fill_fixup;

oops all three cases are handled like a fault.

This doesn&#39;t work because each of these trap types (data access
exception, memory address unaligned, and faults) store their auxiliary
info in different registers to pass on to the C handler which does the
real work.

So in the case where the stack was unaligned, the unaligned trap
handler setup the arg registers one way, and then we branched to
the fault handler.

So the FAULT_TYPE_* value was basically garbage, and randomly would
generate the backtrace that you saw.

This is the fix I am testing right now:
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=8352">Sam Ravnborg</a> - May 29, 2016, 5:30 p.m.</div>
<pre class="content">
Hi Dave.
<span class="quote">
&gt; Ok, mystery solved.</span>

Super good explanation...
<span class="quote">&gt; </span>
<span class="quote">&gt; ====================</span>
<span class="quote">&gt; &gt;From d645a0376b0010cd60ae5651b3b84a56f5b0e5a4 Mon Sep 17 00:00:00 2001</span>
<span class="quote">&gt; From: &quot;David S. Miller&quot; &lt;davem@davemloft.net&gt;</span>
<span class="quote">&gt; Date: Sat, 28 May 2016 20:41:12 -0700</span>
<span class="quote">&gt; Subject: [PATCH 2/2] sparc64: Fix return from trap window fill crashes.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; We must handle data access exception as well as memory address unaligned</span>
<span class="quote">&gt; exceptions from return from trap window fill faults, not just normal</span>
<span class="quote">&gt; TLB misses.</span>

It would be nice to include the explanation from the mail in the changelog.
It gives a good background information and it is more accessible in the
commit log rather than mails only.

	Sam
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=129">David Miller</a> - May 30, 2016, 2:15 a.m.</div>
<pre class="content">
<span class="from">From: Sam Ravnborg &lt;sam@ravnborg.org&gt;</span>
Date: Sun, 29 May 2016 19:30:38 +0200
<span class="quote">
&gt; It would be nice to include the explanation from the mail in the changelog.</span>
<span class="quote">&gt; It gives a good background information and it is more accessible in the</span>
<span class="quote">&gt; commit log rather than mails only.</span>

Yep, will supplement the commit message as well as include the backtraces
and reported-by: tags for Nick.
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
====================
From d645a0376b0010cd60ae5651b3b84a56f5b0e5a4 Mon Sep 17 00:00:00 2001
From: &quot;David S. Miller&quot; &lt;davem@davemloft.net&gt;
Date: Sat, 28 May 2016 20:41:12 -0700
Subject: [PATCH 2/2] sparc64: Fix return from trap window fill crashes.

We must handle data access exception as well as memory address unaligned
exceptions from return from trap window fill faults, not just normal
TLB misses.

Signed-off-by: David S. Miller &lt;davem@davemloft.net&gt;
<span class="p_del">---</span>
 arch/sparc/include/asm/ttable.h |  8 ++--
 arch/sparc/kernel/Makefile      |  1 +
 arch/sparc/kernel/rtrap_64.S    | 57 ++++--------------------
 arch/sparc/kernel/urtt_fill.S   | 98 +++++++++++++++++++++++++++++++++++++++++
 4 files changed, 112 insertions(+), 52 deletions(-)
 create mode 100644 arch/sparc/kernel/urtt_fill.S

<span class="p_header">diff --git a/arch/sparc/include/asm/ttable.h b/arch/sparc/include/asm/ttable.h</span>
<span class="p_header">index 71b5a67..781b9f1 100644</span>
<span class="p_header">--- a/arch/sparc/include/asm/ttable.h</span>
<span class="p_header">+++ b/arch/sparc/include/asm/ttable.h</span>
<span class="p_chunk">@@ -589,8 +589,8 @@</span> <span class="p_context"> user_rtt_fill_64bit:					\</span>
 	 restored;					\
 	nop; nop; nop; nop; nop; nop;			\
 	nop; nop; nop; nop; nop;			\
<span class="p_del">-	ba,a,pt	%xcc, user_rtt_fill_fixup;		\</span>
<span class="p_del">-	ba,a,pt	%xcc, user_rtt_fill_fixup;		\</span>
<span class="p_add">+	ba,a,pt	%xcc, user_rtt_fill_fixup_dax;		\</span>
<span class="p_add">+	ba,a,pt	%xcc, user_rtt_fill_fixup_mna;		\</span>
 	ba,a,pt	%xcc, user_rtt_fill_fixup;
 
 
<span class="p_chunk">@@ -652,8 +652,8 @@</span> <span class="p_context"> user_rtt_fill_32bit:					\</span>
 	 restored;					\
 	nop; nop; nop; nop; nop;			\
 	nop; nop; nop;					\
<span class="p_del">-	ba,a,pt	%xcc, user_rtt_fill_fixup;		\</span>
<span class="p_del">-	ba,a,pt	%xcc, user_rtt_fill_fixup;		\</span>
<span class="p_add">+	ba,a,pt	%xcc, user_rtt_fill_fixup_dax;		\</span>
<span class="p_add">+	ba,a,pt	%xcc, user_rtt_fill_fixup_mna;		\</span>
 	ba,a,pt	%xcc, user_rtt_fill_fixup;
 
 
<span class="p_header">diff --git a/arch/sparc/kernel/Makefile b/arch/sparc/kernel/Makefile</span>
<span class="p_header">index 7cf9c6e..fdb1332 100644</span>
<span class="p_header">--- a/arch/sparc/kernel/Makefile</span>
<span class="p_header">+++ b/arch/sparc/kernel/Makefile</span>
<span class="p_chunk">@@ -21,6 +21,7 @@</span> <span class="p_context"> CFLAGS_REMOVE_perf_event.o := -pg</span>
 CFLAGS_REMOVE_pcr.o := -pg
 endif
 
<span class="p_add">+obj-$(CONFIG_SPARC64)   += urtt_fill.o</span>
 obj-$(CONFIG_SPARC32)   += entry.o wof.o wuf.o
 obj-$(CONFIG_SPARC32)   += etrap_32.o
 obj-$(CONFIG_SPARC32)   += rtrap_32.o
<span class="p_header">diff --git a/arch/sparc/kernel/rtrap_64.S b/arch/sparc/kernel/rtrap_64.S</span>
<span class="p_header">index d08bdaf..216948c 100644</span>
<span class="p_header">--- a/arch/sparc/kernel/rtrap_64.S</span>
<span class="p_header">+++ b/arch/sparc/kernel/rtrap_64.S</span>
<span class="p_chunk">@@ -14,10 +14,6 @@</span> <span class="p_context"></span>
 #include &lt;asm/visasm.h&gt;
 #include &lt;asm/processor.h&gt;
 
<span class="p_del">-#define		RTRAP_PSTATE		(PSTATE_TSO|PSTATE_PEF|PSTATE_PRIV|PSTATE_IE)</span>
<span class="p_del">-#define		RTRAP_PSTATE_IRQOFF	(PSTATE_TSO|PSTATE_PEF|PSTATE_PRIV)</span>
<span class="p_del">-#define		RTRAP_PSTATE_AG_IRQOFF	(PSTATE_TSO|PSTATE_PEF|PSTATE_PRIV|PSTATE_AG)</span>
<span class="p_del">-</span>
 #ifdef CONFIG_CONTEXT_TRACKING
 # define SCHEDULE_USER schedule_user
 #else
<span class="p_chunk">@@ -242,52 +238,17 @@</span> <span class="p_context"> rt_continue:	ldx			[%sp + PTREGS_OFF + PT_V9_G1], %g1</span>
 		 wrpr			%g1, %cwp
 		ba,a,pt			%xcc, user_rtt_fill_64bit
 
<span class="p_del">-user_rtt_fill_fixup:</span>
<span class="p_del">-		rdpr	%cwp, %g1</span>
<span class="p_del">-		add	%g1, 1, %g1</span>
<span class="p_del">-		wrpr	%g1, 0x0, %cwp</span>
<span class="p_del">-</span>
<span class="p_del">-		rdpr	%wstate, %g2</span>
<span class="p_del">-		sll	%g2, 3, %g2</span>
<span class="p_del">-		wrpr	%g2, 0x0, %wstate</span>
<span class="p_del">-</span>
<span class="p_del">-		/* We know %canrestore and %otherwin are both zero.  */</span>
<span class="p_del">-</span>
<span class="p_del">-		sethi	%hi(sparc64_kern_pri_context), %g2</span>
<span class="p_del">-		ldx	[%g2 + %lo(sparc64_kern_pri_context)], %g2</span>
<span class="p_del">-		mov	PRIMARY_CONTEXT, %g1</span>
<span class="p_del">-</span>
<span class="p_del">-661:		stxa	%g2, [%g1] ASI_DMMU</span>
<span class="p_del">-		.section .sun4v_1insn_patch, &quot;ax&quot;</span>
<span class="p_del">-		.word	661b</span>
<span class="p_del">-		stxa	%g2, [%g1] ASI_MMU</span>
<span class="p_del">-		.previous</span>
<span class="p_del">-</span>
<span class="p_del">-		sethi	%hi(KERNBASE), %g1</span>
<span class="p_del">-		flush	%g1</span>
<span class="p_add">+user_rtt_fill_fixup_dax:</span>
<span class="p_add">+		ba,pt	%xcc, user_rtt_fill_fixup_common</span>
<span class="p_add">+		 mov	1, %g3</span>
 
<span class="p_del">-		or	%g4, FAULT_CODE_WINFIXUP, %g4</span>
<span class="p_del">-		stb	%g4, [%g6 + TI_FAULT_CODE]</span>
<span class="p_del">-		stx	%g5, [%g6 + TI_FAULT_ADDR]</span>
<span class="p_add">+user_rtt_fill_fixup_mna:</span>
<span class="p_add">+		ba,pt	%xcc, user_rtt_fill_fixup_common</span>
<span class="p_add">+		 mov	2, %g3</span>
 
<span class="p_del">-		mov	%g6, %l1</span>
<span class="p_del">-		wrpr	%g0, 0x0, %tl</span>
<span class="p_del">-</span>
<span class="p_del">-661:		nop</span>
<span class="p_del">-		.section		.sun4v_1insn_patch, &quot;ax&quot;</span>
<span class="p_del">-		.word			661b</span>
<span class="p_del">-		SET_GL(0)</span>
<span class="p_del">-		.previous</span>
<span class="p_del">-</span>
<span class="p_del">-		wrpr	%g0, RTRAP_PSTATE, %pstate</span>
<span class="p_del">-</span>
<span class="p_del">-		mov	%l1, %g6</span>
<span class="p_del">-		ldx	[%g6 + TI_TASK], %g4</span>
<span class="p_del">-		LOAD_PER_CPU_BASE(%g5, %g6, %g1, %g2, %g3)</span>
<span class="p_del">-		call	do_sparc64_fault</span>
<span class="p_del">-		 add	%sp, PTREGS_OFF, %o0</span>
<span class="p_del">-		ba,pt	%xcc, rtrap</span>
<span class="p_del">-		 nop</span>
<span class="p_add">+user_rtt_fill_fixup:</span>
<span class="p_add">+		ba,pt	%xcc, user_rtt_fill_fixup_common</span>
<span class="p_add">+		 clr	%g3</span>
 
 user_rtt_pre_restore:
 		add			%g1, 1, %g1
<span class="p_header">diff --git a/arch/sparc/kernel/urtt_fill.S b/arch/sparc/kernel/urtt_fill.S</span>
new file mode 100644
<span class="p_header">index 0000000..5604a2b</span>
<span class="p_header">--- /dev/null</span>
<span class="p_header">+++ b/arch/sparc/kernel/urtt_fill.S</span>
<span class="p_chunk">@@ -0,0 +1,98 @@</span> <span class="p_context"></span>
<span class="p_add">+#include &lt;asm/thread_info.h&gt;</span>
<span class="p_add">+#include &lt;asm/trap_block.h&gt;</span>
<span class="p_add">+#include &lt;asm/spitfire.h&gt;</span>
<span class="p_add">+#include &lt;asm/ptrace.h&gt;</span>
<span class="p_add">+#include &lt;asm/head.h&gt;</span>
<span class="p_add">+</span>
<span class="p_add">+		.text</span>
<span class="p_add">+		.align	8</span>
<span class="p_add">+		.globl	user_rtt_fill_fixup_common</span>
<span class="p_add">+user_rtt_fill_fixup_common:</span>
<span class="p_add">+		rdpr	%cwp, %g1</span>
<span class="p_add">+		add	%g1, 1, %g1</span>
<span class="p_add">+		wrpr	%g1, 0x0, %cwp</span>
<span class="p_add">+</span>
<span class="p_add">+		rdpr	%wstate, %g2</span>
<span class="p_add">+		sll	%g2, 3, %g2</span>
<span class="p_add">+		wrpr	%g2, 0x0, %wstate</span>
<span class="p_add">+</span>
<span class="p_add">+		/* We know %canrestore and %otherwin are both zero.  */</span>
<span class="p_add">+</span>
<span class="p_add">+		sethi	%hi(sparc64_kern_pri_context), %g2</span>
<span class="p_add">+		ldx	[%g2 + %lo(sparc64_kern_pri_context)], %g2</span>
<span class="p_add">+		mov	PRIMARY_CONTEXT, %g1</span>
<span class="p_add">+</span>
<span class="p_add">+661:		stxa	%g2, [%g1] ASI_DMMU</span>
<span class="p_add">+		.section .sun4v_1insn_patch, &quot;ax&quot;</span>
<span class="p_add">+		.word	661b</span>
<span class="p_add">+		stxa	%g2, [%g1] ASI_MMU</span>
<span class="p_add">+		.previous</span>
<span class="p_add">+</span>
<span class="p_add">+		sethi	%hi(KERNBASE), %g1</span>
<span class="p_add">+		flush	%g1</span>
<span class="p_add">+</span>
<span class="p_add">+		mov	%g4, %l4</span>
<span class="p_add">+		mov	%g5, %l5</span>
<span class="p_add">+		brnz,pn	%g3, 1f</span>
<span class="p_add">+		 mov	%g3, %l3</span>
<span class="p_add">+</span>
<span class="p_add">+		or	%g4, FAULT_CODE_WINFIXUP, %g4</span>
<span class="p_add">+		stb	%g4, [%g6 + TI_FAULT_CODE]</span>
<span class="p_add">+		stx	%g5, [%g6 + TI_FAULT_ADDR]</span>
<span class="p_add">+1:</span>
<span class="p_add">+		mov	%g6, %l1</span>
<span class="p_add">+		wrpr	%g0, 0x0, %tl</span>
<span class="p_add">+</span>
<span class="p_add">+661:		nop</span>
<span class="p_add">+		.section		.sun4v_1insn_patch, &quot;ax&quot;</span>
<span class="p_add">+		.word			661b</span>
<span class="p_add">+		SET_GL(0)</span>
<span class="p_add">+		.previous</span>
<span class="p_add">+</span>
<span class="p_add">+		wrpr	%g0, RTRAP_PSTATE, %pstate</span>
<span class="p_add">+</span>
<span class="p_add">+		mov	%l1, %g6</span>
<span class="p_add">+		ldx	[%g6 + TI_TASK], %g4</span>
<span class="p_add">+		LOAD_PER_CPU_BASE(%g5, %g6, %g1, %g2, %g3)</span>
<span class="p_add">+</span>
<span class="p_add">+		brnz,pn	%l3, 1f</span>
<span class="p_add">+		 nop</span>
<span class="p_add">+</span>
<span class="p_add">+		call	do_sparc64_fault</span>
<span class="p_add">+		 add	%sp, PTREGS_OFF, %o0</span>
<span class="p_add">+		ba,pt	%xcc, rtrap</span>
<span class="p_add">+		 nop</span>
<span class="p_add">+</span>
<span class="p_add">+1:		cmp	%g3, 2</span>
<span class="p_add">+		bne,pn	%xcc, 2f</span>
<span class="p_add">+		 nop</span>
<span class="p_add">+</span>
<span class="p_add">+		sethi	%hi(tlb_type), %g1</span>
<span class="p_add">+		lduw	[%g1 + %lo(tlb_type)], %g1</span>
<span class="p_add">+		cmp	%g1, 3</span>
<span class="p_add">+		bne,pt	%icc, 1f</span>
<span class="p_add">+		 add	%sp, PTREGS_OFF, %o0</span>
<span class="p_add">+		mov	%l4, %o2</span>
<span class="p_add">+		call	sun4v_do_mna</span>
<span class="p_add">+		 mov	%l5, %o1</span>
<span class="p_add">+		ba,a,pt	%xcc, rtrap</span>
<span class="p_add">+1:		mov	%l4, %o1</span>
<span class="p_add">+		mov	%l5, %o2</span>
<span class="p_add">+		call	mem_address_unaligned</span>
<span class="p_add">+		 nop</span>
<span class="p_add">+		ba,a,pt	%xcc, rtrap</span>
<span class="p_add">+</span>
<span class="p_add">+2:		sethi	%hi(tlb_type), %g1</span>
<span class="p_add">+		mov	%l4, %o1</span>
<span class="p_add">+		lduw	[%g1 + %lo(tlb_type)], %g1</span>
<span class="p_add">+		mov	%l5, %o2</span>
<span class="p_add">+		cmp	%g1, 3</span>
<span class="p_add">+		bne,pt	%icc, 1f</span>
<span class="p_add">+		 add	%sp, PTREGS_OFF, %o0</span>
<span class="p_add">+		call	sun4v_data_access_exception</span>
<span class="p_add">+		 nop</span>
<span class="p_add">+		ba,a,pt	%xcc, rtrap</span>
<span class="p_add">+</span>
<span class="p_add">+1:		call	spitfire_data_access_exception</span>
<span class="p_add">+		 nop</span>
<span class="p_add">+		ba,a,pt	%xcc, rtrap</span>

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



