Running: /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/jehannin/PSI/xilinx_project/testbench_isim_beh.exe" -prj "/home/jehannin/PSI/xilinx_project/testbench_beh.prj" "work.testbench" 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 48
Turning on mult-threading, number of parallel sub-compilation jobs: 96 
Determining compilation order of HDL files
Parsing VHDL file "/home/jehannin/PSI/xilinx_project/register_file.vhd" into library work
Parsing VHDL file "/home/jehannin/PSI/xilinx_project/instruction_memory_file.vhd" into library work
Parsing VHDL file "/home/jehannin/PSI/xilinx_project/data_memory_file.vhd" into library work
Parsing VHDL file "/home/jehannin/PSI/xilinx_project/ALU.vhd" into library work
Parsing VHDL file "/home/jehannin/PSI/xilinx_project/process.vhd" into library work
Parsing VHDL file "/home/jehannin/PSI/xilinx_project/test_processor.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98504 KB
Fuse CPU Usage: 1250 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity instruction_memory_file [instruction_memory_file_default]
Compiling architecture behavioral of entity register_file [register_file_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity data_memory_file [data_memory_file_default]
Compiling architecture behavioral of entity processor [processor_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable /home/jehannin/PSI/xilinx_project/testbench_isim_beh.exe
Fuse Memory Usage: 6441784 KB
Fuse CPU Usage: 1440 ms
GCC CPU Usage: 170 ms
