
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   360055500                       # Number of ticks simulated
final_tick                               2267535931000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              507907985                       # Simulator instruction rate (inst/s)
host_op_rate                                507890371                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              982258154                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823460                       # Number of bytes of host memory used
host_seconds                                     0.37                       # Real time elapsed on the host
sim_insts                                   186165839                       # Number of instructions simulated
sim_ops                                     186165839                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus04.inst       123712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       210688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        35072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        82432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       593664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1153984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       123712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       108352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       572544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          572544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         3292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         1288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         9276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8946                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8946                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus04.inst    343591474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    585154233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     97407205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    228942482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst    300931384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data   1648812475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       177750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3205017004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst    343591474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     97407205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst    300931384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        741930064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1590154851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1590154851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1590154851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst    343591474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    585154233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     97407205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    228942482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst    300931384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data   1648812475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       177750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4795171855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.856147                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.281168                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.574979                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852112                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853235                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428292                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853667                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574625                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609089                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001122                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610212                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         232.453522                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   231.879250                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574271                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.452889                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.454011                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362894500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          363059000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.733351                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.159434                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.573917                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881171                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882292                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141439500     91.49%     91.49% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154598000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         63099000     75.84%     75.84% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.16%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4900                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.745168                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67561                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4900                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.787959                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.071989                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.673179                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047016                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864596                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.911612                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131630                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131630                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31344                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31344                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25806                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25806                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          587                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          587                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57150                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57150                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57150                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57150                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2863                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2863                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2127                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2127                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           19                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4990                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4990                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4990                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4990                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34207                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34207                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27933                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27933                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62140                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62140                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62140                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62140                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083696                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083696                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076146                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076146                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080303                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080303                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080303                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080303                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2986                       # number of writebacks
system.cpu04.dcache.writebacks::total            2986                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999374                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270318                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.740680                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.410588                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.588786                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051583                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948416                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          344452                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         344452                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168563                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168563                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168563                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168563                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168563                       # number of overall hits
system.cpu04.icache.overall_hits::total        168563                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       171005                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       171005                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       171005                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       171005                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       171005                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       171005                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014280                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014280                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014280                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014280                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014280                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014280                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356154500     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363209500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1919988000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1871                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.804565                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39786                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1871                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.264564                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    65.131330                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.673235                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.127210                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702487                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829696                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81942                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81942                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23769                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23769                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12958                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12958                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36727                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36727                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36727                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36727                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1548                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1548                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          646                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          646                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2194                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2194                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2194                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2194                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047486                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047486                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056371                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056371                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056371                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056371                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          815                       # number of writebacks
system.cpu05.dcache.writebacks::total             815                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.282219                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.717781                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383364                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616636                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558852500     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568628500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1707744500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12292                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.778811                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155494                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12292                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.650016                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.648775                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.130036                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210252                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621348                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831599                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357104                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357104                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77164                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77164                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157238                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157238                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157238                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157238                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5612                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5612                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12470                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12470                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12470                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12470                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067797                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067797                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073479                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073479                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073479                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073479                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8098                       # number of writebacks
system.cpu06.dcache.writebacks::total            8098                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875868                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.470835                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.405033                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403263                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596494                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.190591                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.046185                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144407                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685637                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002235                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687872                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.467750                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.323611                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144139                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707663                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002235                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709898                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.268127                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.124342                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.143785                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791258                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002234                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793492                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.092705                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.949274                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143431                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775292                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002233                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777525                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855713                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143077                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765343                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998659                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855936                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.142722                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777062                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002232                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998528                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.856160                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142368                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796594                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002231                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.856383                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142014                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786829                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002230                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362903500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.131670                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.707871                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.423799                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892008                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006687                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898695                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18761                       # number of replacements
system.l2.tags.tagsinuse                  4008.800972                       # Cycle average of tags in use
system.l2.tags.total_refs                       21457                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18761                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143702                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1727.645992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.319409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.605426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.890431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       17.540839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       37.729678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        2.497469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.010366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.571158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        1.003188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   403.589026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   332.349891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst   132.991123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   147.083998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst   438.806694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   761.166284                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.421789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.004282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.009211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.098532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.081140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.032469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.035909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.107131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.185832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978711                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    421081                       # Number of tag accesses
system.l2.tags.data_accesses                   421081                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11902                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4950                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4950                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          220                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          505                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   797                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         2764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4008                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         1042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         2440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4182                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          509                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         1262                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          770                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         2764                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         2945                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8987                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          509                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         1262                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          735                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          770                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         2764                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         2945                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2.overall_hits::total                    8987                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus04.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         1716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         6105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8364                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1693                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4174                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         1576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5498                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus04.inst         1933                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         3292                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          548                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         1288                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1693                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         9281                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18036                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus04.inst         1933                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         3292                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          548                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         1288                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1693                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         9281                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            1                       # number of overall misses
system.l2.overall_misses::total                 18036                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              131                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         1936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         6610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         2618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         1444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         5616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         4554                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         2058                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        12226                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27023                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         4554                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         2058                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        12226                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27023                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.037037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.160305                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.886364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.882736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.923601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.913001                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.379852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510144                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.601986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.516620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.565527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.567975                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.791564                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.722881                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.625850                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.379852                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.759120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667431                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.791564                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.722881                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.625850                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.379852                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.759120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667431                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8946                       # number of writebacks
system.l2.writebacks::total                      8946                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9672                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8946                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7064                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              139                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8597                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8359                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1726528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1726800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1726800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34550                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34550    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34550                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534659913                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532336258.031183                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2323654.968817                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534659998                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532336342.987627                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2323655.012373                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534660083                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532336427.944072                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2323655.055928                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534660168                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532336512.900516                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2323655.099484                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34700                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8141                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28521                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4612                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63221                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12753                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308502                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170893                       # Number of instructions committed
system.switch_cpus04.committedOps              170893                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       165075                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17832                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             165075                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227739                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       117004                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63485                       # number of memory refs
system.switch_cpus04.num_load_insts             34904                       # Number of load instructions
system.switch_cpus04.num_store_insts            28581                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235202.085057                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73299.914943                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237599                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762401                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23512                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.65%      1.65% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          100044     58.50%     60.16% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.26% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.26% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35857     20.97%     81.24% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28861     16.88%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           171005                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534660447                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636407117.991887                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898253329.008113                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198086                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801914                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535071863                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1659983500.622855                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2875088362.377145                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.633968                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.366032                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534660423                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532336767.769848                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2323655.230152                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534660508                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532336852.726293                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2323655.273707                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534660593                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532336937.682736                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2323655.317263                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534660678                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532337022.639181                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2323655.360819                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534660763                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532337107.595625                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2323655.404375                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534660848                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532337192.552070                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2323655.447931                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534660933                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532337277.508513                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2323655.491486                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534661018                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532337362.464957                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2323655.535042                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534661193                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531770792.100963                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2890400.899037                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000637                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999363                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        55518                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         9357                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2851                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1226                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1625                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18519                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                34                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4950                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5110                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             244                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9399                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10337                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         6469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        14470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         5818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        11754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        36726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 78552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       257728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       506256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       115712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       192856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       467008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1322240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2865552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18761                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            74313                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.863698                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.708305                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59744     80.40%     80.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5457      7.34%     87.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2269      3.05%     90.79% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1412      1.90%     92.69% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1165      1.57%     94.26% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    846      1.14%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    435      0.59%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    216      0.29%     96.27% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    123      0.17%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    132      0.18%     96.62% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   235      0.32%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   210      0.28%     97.22% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   110      0.15%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   167      0.22%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   309      0.42%     98.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  1436      1.93%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    47      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74313                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002204                       # Number of seconds simulated
sim_ticks                                  2203898000                       # Number of ticks simulated
final_tick                               2270101493000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               95137520                       # Simulator instruction rate (inst/s)
host_op_rate                                 95136926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1095248547                       # Simulator tick rate (ticks/s)
host_mem_usage                                 849060                       # Number of bytes of host memory used
host_seconds                                     2.01                       # Real time elapsed on the host
sim_insts                                   191436818                       # Number of instructions simulated
sim_ops                                     191436818                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       472576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data      3293568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        18816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        19264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       130688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data       246784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        57792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data       104448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4352960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       472576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        18816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       130688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        57792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        683776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4968896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4968896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         7384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data        51462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data          301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         2042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data         3856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst          903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data         1632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               68015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         77639                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              77639                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst      1190618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       609829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        29039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       116158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst    214427346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data   1494428508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      8537600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data      8740876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data        58079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data        29039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst        87118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data       609829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst       435592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data       696947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst     59298570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data    111976144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst     26222629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data     47392393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       116158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        29039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        29039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data        58079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1975118631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst      1190618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        29039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst    214427346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      8537600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst        87118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst       435592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst     59298570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst     26222629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        29039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        310257553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2254594360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2254594360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2254594360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst      1190618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       609829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        29039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       116158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst    214427346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data   1494428508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      8537600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data      8740876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data        58079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data        29039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst        87118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data       609829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst       435592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data       696947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst     59298570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data    111976144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst     26222629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data     47392393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       116158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        29039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        29039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data        58079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4229712990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      5                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      795                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    325     41.19%     41.19% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   103     13.05%     54.25% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     2      0.25%     54.50% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.13%     54.63% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   358     45.37%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                789                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     325     42.99%     42.99% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    103     13.62%     56.61% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      2      0.26%     56.88% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.13%     57.01% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    325     42.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 756                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             2356633500     97.71%     97.71% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               7725000      0.32%     98.03% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 98000      0.00%     98.03% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.01%     98.04% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              47316000      1.96%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         2411937000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.907821                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.958175                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 579     84.03%     84.03% # number of callpals executed
system.cpu00.kern.callpal::rdps                     6      0.87%     84.91% # number of callpals executed
system.cpu00.kern.callpal::rti                    104     15.09%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  689                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             106                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              27                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         438.817395                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              6259                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          231.814815                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   413.232797                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    25.584599                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.807095                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.049970                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.857065                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           87373                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          87373                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        26958                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         26958                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        15208                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        15208                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          742                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          742                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          640                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          640                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        42166                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          42166                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        42166                       # number of overall hits
system.cpu00.dcache.overall_hits::total         42166                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           46                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           37                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           11                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           10                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data           83                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total           83                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data           83                       # number of overall misses
system.cpu00.dcache.overall_misses::total           83                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        27004                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        27004                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        15245                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        15245                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          650                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          650                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        42249                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        42249                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        42249                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        42249                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.001703                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.001703                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002427                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002427                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.014608                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.014608                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.015385                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.015385                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.001965                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.001965                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.001965                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.001965                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu00.dcache.writebacks::total              14                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             130                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             37706                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             130                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          290.046154                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   475.422161                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    36.577839                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.928559                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.071441                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          287044                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         287044                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       143327                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        143327                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       143327                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         143327                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       143327                       # number of overall hits
system.cpu00.icache.overall_hits::total        143327                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          130                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          130                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          130                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          130                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          130                       # number of overall misses
system.cpu00.icache.overall_misses::total          130                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       143457                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       143457                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       143457                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       143457                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       143457                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       143457                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000906                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000906                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000906                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000906                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000906                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000906                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          130                       # number of writebacks
system.cpu00.icache.writebacks::total             130                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             1841048000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31               1074000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         1842384500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu01.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu01.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   35                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 3                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               5                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         306.307142                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs               191                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           38.200000                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   294.161779                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    12.145362                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.574535                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.023721                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.598256                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            2259                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           2259                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          695                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           695                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          388                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          388                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           10                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            6                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data         1083                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           1083                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data         1083                       # number of overall hits
system.cpu01.dcache.overall_hits::total          1083                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           10                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            6                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            6                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           16                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           16                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           16                       # number of overall misses
system.cpu01.dcache.overall_misses::total           16                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          705                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          705                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data         1099                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         1099                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data         1099                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         1099                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.014184                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.014184                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.015228                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.015228                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.014559                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.014559                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.014559                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.014559                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu01.dcache.writebacks::total               1                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               2                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs               658                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 329                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   487.482869                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst     9.517131                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.952115                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.018588                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            6432                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           6432                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         3213                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          3213                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         3213                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           3213                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         3213                       # number of overall hits
system.cpu01.icache.overall_hits::total          3213                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst            2                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst            2                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst            2                       # number of overall misses
system.cpu01.icache.overall_misses::total            2                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         3215                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         3215                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         3215                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         3215                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         3215                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         3215                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000622                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000622                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000622                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000622                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000622                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000622                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu01.icache.writebacks::total               2                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    105                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     7955                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   1992     40.28%     40.28% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    32      0.65%     40.93% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     2      0.04%     40.97% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  2919     59.03%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               4945                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1989     49.58%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     32      0.80%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      2      0.05%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1989     49.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                4012                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             2025574000     83.98%     83.98% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               2288000      0.09%     84.08% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 98000      0.00%     84.08% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             383973500     15.92%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         2411933500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998494                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.681398                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.811325                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                        3      2.61%      2.61% # number of syscalls executed
system.cpu02.kern.syscall::4                        4      3.48%      6.09% # number of syscalls executed
system.cpu02.kern.syscall::17                      47     40.87%     46.96% # number of syscalls executed
system.cpu02.kern.syscall::19                       3      2.61%     49.57% # number of syscalls executed
system.cpu02.kern.syscall::45                       2      1.74%     51.30% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.87%     52.17% # number of syscalls executed
system.cpu02.kern.syscall::71                      52     45.22%     97.39% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.87%     98.26% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.87%     99.13% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.87%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  115                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.26%      0.26% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 134      2.19%      2.46% # number of callpals executed
system.cpu02.kern.callpal::tbi                      3      0.05%      2.51% # number of callpals executed
system.cpu02.kern.callpal::swpipl                4339     71.07%     73.58% # number of callpals executed
system.cpu02.kern.callpal::rdps                   167      2.74%     76.31% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.02%     76.33% # number of callpals executed
system.cpu02.kern.callpal::rti                    572      9.37%     85.70% # number of callpals executed
system.cpu02.kern.callpal::callsys                127      2.08%     87.78% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.02%     87.80% # number of callpals executed
system.cpu02.kern.callpal::rdunique               744     12.19%     99.98% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.02%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 6105                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             705                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               537                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               536                      
system.cpu02.kern.mode_good::user                 537                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.760284                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.863929                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       2528146500     78.92%     78.92% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          675264000     21.08%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    134                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           81809                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         465.990322                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1167665                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           81809                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           14.273063                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.311137                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   446.679185                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.037717                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.872420                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.910137                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          417                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2588214                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2588214                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       511645                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        511645                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       641087                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       641087                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         8521                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         8521                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data         9313                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         9313                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data      1152732                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1152732                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data      1152732                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1152732                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        29001                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        29001                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data        52478                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        52478                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          881                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          881                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           63                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        81479                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        81479                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        81479                       # number of overall misses
system.cpu02.dcache.overall_misses::total        81479                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       540646                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       540646                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       693565                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       693565                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data         9402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         9402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data         9376                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         9376                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data      1234211                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1234211                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data      1234211                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1234211                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.053641                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.053641                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.075664                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.075664                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.093703                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.093703                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.006719                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.006719                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.066017                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.066017                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.066017                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.066017                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        61599                       # number of writebacks
system.cpu02.dcache.writebacks::total           61599                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           48699                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           2999145                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           48699                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           61.585351                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    56.089892                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   455.910108                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.109551                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.890449                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          262                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         7245521                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        7245521                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      3549712                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       3549712                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      3549712                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        3549712                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      3549712                       # number of overall hits
system.cpu02.icache.overall_hits::total       3549712                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        48699                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        48699                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        48699                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        48699                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        48699                       # number of overall misses
system.cpu02.icache.overall_misses::total        48699                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      3598411                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      3598411                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      3598411                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      3598411                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      3598411                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      3598411                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.013533                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.013533                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.013533                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.013533                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.013533                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.013533                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        48699                       # number of writebacks
system.cpu02.icache.writebacks::total           48699                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      103                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     33     36.67%     36.67% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     2      2.22%     38.89% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      2.22%     41.11% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    53     58.89%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                 90                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      33     48.53%     48.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      2      2.94%     51.47% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      2.94%     54.41% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     31     45.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  68                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             1835393000     99.63%     99.63% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 98000      0.01%     99.63% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.02%     99.65% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               6478000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         1842299500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.584906                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.755556                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      3.12%      3.12% # number of callpals executed
system.cpu03.kern.callpal::swpipl                  82     85.42%     88.54% # number of callpals executed
system.cpu03.kern.callpal::rdps                     7      7.29%     95.83% # number of callpals executed
system.cpu03.kern.callpal::rti                      4      4.17%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                   96                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               7                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             603                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         416.433648                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10543                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             603                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           17.484245                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   138.769750                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   277.663898                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.271035                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.542312                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.813347                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           18493                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          18493                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data         4441                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4441                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         3564                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         3564                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data           68                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           68                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data           75                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data         8005                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           8005                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data         8005                       # number of overall hits
system.cpu03.dcache.overall_hits::total          8005                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          461                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          461                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          254                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           23                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           12                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          715                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          715                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          715                       # number of overall misses
system.cpu03.dcache.overall_misses::total          715                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data         4902                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4902                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         3818                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         3818                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data           91                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           91                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data         8720                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8720                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data         8720                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8720                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.094043                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.094043                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.066527                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.066527                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.252747                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.252747                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.137931                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.137931                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.081995                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.081995                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.081995                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.081995                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          265                       # number of writebacks
system.cpu03.dcache.writebacks::total             265                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1022                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             63226                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1022                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           61.864971                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    99.242955                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   412.757045                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.193834                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.806166                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           54850                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          54850                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        25892                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         25892                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        25892                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          25892                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        25892                       # number of overall hits
system.cpu03.icache.overall_hits::total         25892                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1022                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1022                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1022                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1022                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1022                       # number of overall misses
system.cpu03.icache.overall_misses::total         1022                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        26914                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        26914                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        26914                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        26914                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        26914                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        26914                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.037973                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.037973                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.037973                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.037973                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.037973                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.037973                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1022                       # number of writebacks
system.cpu03.icache.writebacks::total            1022                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             1840920000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31               1075000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         1842257500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu04.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu04.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                   35                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements               8                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         354.074210                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs                21                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            2.625000                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   354.074210                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.691551                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.691551                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            2322                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           2322                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data          717                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total           717                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data          386                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          386                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           12                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data            5                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data         1103                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           1103                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data         1103                       # number of overall hits
system.cpu04.dcache.overall_hits::total          1103                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data           15                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data            8                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data            7                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data           23                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           23                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data           23                       # number of overall misses
system.cpu04.dcache.overall_misses::total           23                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data          732                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total          732                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data         1126                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         1126                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data         1126                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         1126                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.020492                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.020492                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.020305                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.020305                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.020426                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.020426                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.020426                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.020426                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu04.dcache.writebacks::total               3                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               7                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs               180                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs               7                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           25.714286                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst            2                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          510                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.003906                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.996094                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            6559                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           6559                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst         3269                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          3269                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst         3269                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           3269                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst         3269                       # number of overall hits
system.cpu04.icache.overall_hits::total          3269                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst            7                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst            7                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst            7                       # number of overall misses
system.cpu04.icache.overall_misses::total            7                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst         3276                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         3276                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst         3276                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         3276                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst         3276                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         3276                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.002137                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.002137                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.002137                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.002137                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.002137                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.002137                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks            7                       # number of writebacks
system.cpu04.icache.writebacks::total               7                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             1840878000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               1074000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         1842214500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu05.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu05.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   35                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               8                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         438.613254                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs                32                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs                   4                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   438.613254                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.856667                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.856667                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          436                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            2346                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           2346                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          722                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           722                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          388                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          388                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           13                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            6                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data         1110                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           1110                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data         1110                       # number of overall hits
system.cpu05.dcache.overall_hits::total          1110                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           19                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            6                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           25                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           25                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           25                       # number of overall misses
system.cpu05.dcache.overall_misses::total           25                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          741                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          741                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data         1135                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         1135                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data         1135                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         1135                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.025641                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.025641                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.015228                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.015228                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.022026                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.022026                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.022026                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.022026                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu05.dcache.writebacks::total               3                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               5                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs               491                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           98.200000                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            6615                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           6615                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         3300                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          3300                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         3300                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           3300                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         3300                       # number of overall hits
system.cpu05.icache.overall_hits::total          3300                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst            5                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst            5                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst            5                       # number of overall misses
system.cpu05.icache.overall_misses::total            5                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         3305                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         3305                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         3305                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         3305                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         3305                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         3305                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.001513                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.001513                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.001513                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.001513                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.001513                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.001513                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks            5                       # number of writebacks
system.cpu05.icache.writebacks::total               5                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             1840835000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               1075000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         1842172500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu06.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu06.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   35                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              38                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         422.676552                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               216                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              38                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            5.684211                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   422.676552                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.825540                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.825540                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          420                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            2423                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           2423                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          695                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           695                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          386                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          386                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           13                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            6                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         1081                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           1081                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         1081                       # number of overall hits
system.cpu06.dcache.overall_hits::total          1081                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           61                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            8                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            3                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            6                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           69                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           69                       # number of overall misses
system.cpu06.dcache.overall_misses::total           69                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          756                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          756                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data         1150                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         1150                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data         1150                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         1150                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.080688                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.080688                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.020305                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.020305                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.060000                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.060000                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.060000                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.060000                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           21                       # number of writebacks
system.cpu06.dcache.writebacks::total              21                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              94                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              8006                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              94                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           85.170213                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            6766                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           6766                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         3242                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          3242                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         3242                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           3242                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         3242                       # number of overall hits
system.cpu06.icache.overall_hits::total          3242                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst           94                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           94                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst           94                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           94                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst           94                       # number of overall misses
system.cpu06.icache.overall_misses::total           94                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         3336                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         3336                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         3336                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         3336                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         3336                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         3336                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.028177                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.028177                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.028177                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.028177                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.028177                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.028177                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           94                       # number of writebacks
system.cpu06.icache.writebacks::total              94                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             1840739000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               1074000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         1842075500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu07.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu07.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   35                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              41                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         445.881713                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs               267                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              41                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            6.512195                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   445.881713                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.870863                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.870863                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            2447                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           2447                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          699                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           699                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          386                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          386                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           15                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            6                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data         1085                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           1085                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data         1085                       # number of overall hits
system.cpu07.dcache.overall_hits::total          1085                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           66                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            8                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           74                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           74                       # number of overall misses
system.cpu07.dcache.overall_misses::total           74                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          765                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          765                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data         1159                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         1159                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data         1159                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         1159                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.086275                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.086275                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.020305                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.020305                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.063848                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.063848                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.063848                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.063848                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu07.dcache.writebacks::total              14                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              93                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             18204                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              93                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          195.741935                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    99.741383                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   406.258617                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.194807                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.793474                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          469                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            6823                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           6823                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         3272                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          3272                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         3272                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           3272                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         3272                       # number of overall hits
system.cpu07.icache.overall_hits::total          3272                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst           93                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst           93                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst           93                       # number of overall misses
system.cpu07.icache.overall_misses::total           93                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         3365                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         3365                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         3365                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         3365                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         3365                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         3365                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.027637                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.027637                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.027637                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.027637                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.027637                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.027637                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           93                       # number of writebacks
system.cpu07.icache.writebacks::total              93                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      712                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    179     45.90%     45.90% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     2      0.51%     46.41% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.26%     46.67% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   208     53.33%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                390                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     179     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    178     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 360                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             1619419000     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 98000      0.01%     99.08% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.01%     99.09% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              14844000      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         1634525500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.855769                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.923077                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.24%      0.24% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  15      3.57%      3.81% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.48%      4.29% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 362     86.19%     90.48% # number of callpals executed
system.cpu08.kern.callpal::rdps                     4      0.95%     91.43% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.24%     91.67% # number of callpals executed
system.cpu08.kern.callpal::rti                     25      5.95%     97.62% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      2.14%     99.76% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.24%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  420                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              41                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                23                      
system.cpu08.kern.mode_good::user                  22                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.560976                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         69755500     27.77%     27.77% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user          181399000     72.23%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     15                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5950                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         499.443082                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            184699                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5950                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           31.041849                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   499.443082                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.975475                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.975475                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          373190                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         373190                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       105313                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        105313                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        71022                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        71022                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          551                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          551                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          633                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          633                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       176335                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         176335                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       176335                       # number of overall hits
system.cpu08.dcache.overall_hits::total        176335                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         3394                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         3394                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2551                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2551                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          110                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           21                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         5945                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         5945                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         5945                       # number of overall misses
system.cpu08.dcache.overall_misses::total         5945                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       108707                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       108707                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        73573                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        73573                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          654                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          654                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       182280                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       182280                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       182280                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       182280                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.031222                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.031222                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.034673                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.034673                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.166415                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.166415                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.032110                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.032110                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.032615                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.032615                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.032615                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.032615                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3716                       # number of writebacks
system.cpu08.dcache.writebacks::total            3716                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            2890                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999915                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            581510                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            2890                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          201.214533                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.011906                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.988010                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000023                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999977                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1023259                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1023259                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       507293                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        507293                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       507293                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         507293                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       507293                       # number of overall hits
system.cpu08.icache.overall_hits::total        507293                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         2891                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2891                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         2891                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2891                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         2891                       # number of overall misses
system.cpu08.icache.overall_misses::total         2891                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       510184                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       510184                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       510184                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       510184                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       510184                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       510184                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.005667                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.005667                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.005667                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.005667                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.005667                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.005667                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         2890                       # number of writebacks
system.cpu08.icache.writebacks::total            2890                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      866                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    118     45.04%     45.04% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     2      0.76%     45.80% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.76%     46.56% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   140     53.44%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                262                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     118     49.58%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      2      0.84%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.84%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    116     48.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 238                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             1831767500     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 98000      0.01%     99.45% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.02%     99.46% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31               9891500      0.54%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         1842087500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.828571                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.908397                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  58     17.21%     17.21% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      1.19%     18.40% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 186     55.19%     73.59% # number of callpals executed
system.cpu09.kern.callpal::rdps                     7      2.08%     75.67% # number of callpals executed
system.cpu09.kern.callpal::rti                     72     21.36%     97.03% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      2.67%     99.70% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.30%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  337                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             130                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                68                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                68                      
system.cpu09.kern.mode_good::user                  68                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.523077                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.686869                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1406919000     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            9088000      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2539                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         431.894164                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             49417                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2539                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.463174                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    40.841513                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   391.052652                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.079769                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.763775                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.843543                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           91335                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          91335                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        25746                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         25746                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        14927                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        14927                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          442                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          442                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          465                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          465                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        40673                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          40673                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        40673                       # number of overall hits
system.cpu09.dcache.overall_hits::total         40673                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         1879                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1879                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          794                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          794                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           50                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           18                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2673                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2673                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2673                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2673                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        27625                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        27625                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        15721                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        15721                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          483                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          483                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        43346                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        43346                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        43346                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        43346                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.068018                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.068018                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.050506                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.050506                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.101626                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.101626                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.037267                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.037267                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.061667                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.061667                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.061667                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.061667                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1297                       # number of writebacks
system.cpu09.dcache.writebacks::total            1297                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1769                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            151064                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1769                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           85.395138                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    81.097470                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   430.902530                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.158393                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.841607                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          312663                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         312663                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       153678                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        153678                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       153678                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         153678                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       153678                       # number of overall hits
system.cpu09.icache.overall_hits::total        153678                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1769                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1769                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1769                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1769                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1769                       # number of overall misses
system.cpu09.icache.overall_misses::total         1769                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       155447                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       155447                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       155447                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       155447                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       155447                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       155447                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.011380                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.011380                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.011380                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.011380                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.011380                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011380                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1769                       # number of writebacks
system.cpu09.icache.writebacks::total            1769                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             1840708000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               1074000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         1842044500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu10.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu10.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   35                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               8                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         395.428496                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            0.250000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   383.146832                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    12.281664                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.748334                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.023988                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.772321                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            2494                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           2494                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          763                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           763                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          387                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          387                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           18                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            5                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data         1150                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           1150                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data         1150                       # number of overall hits
system.cpu10.dcache.overall_hits::total          1150                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           38                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            7                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            7                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           45                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           45                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           45                       # number of overall misses
system.cpu10.dcache.overall_misses::total           45                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          801                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          801                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data         1195                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         1195                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data         1195                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         1195                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.047441                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.047441                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.017766                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.017766                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.037657                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.037657                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.037657                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.037657                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               2                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs               450                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 225                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   415.482869                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst     9.517131                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.811490                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.018588                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            6912                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           6912                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         3453                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          3453                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         3453                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           3453                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         3453                       # number of overall hits
system.cpu10.icache.overall_hits::total          3453                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst            2                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.cpu10.icache.overall_misses::total            2                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         3455                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         3455                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         3455                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         3455                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         3455                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         3455                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000579                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000579                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000579                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000579                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000579                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000579                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu10.icache.writebacks::total               2                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             1840665500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31               1074000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         1842002000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu11.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu11.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   35                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               4                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         390.428476                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   377.146832                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    13.281644                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.736615                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.025941                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.762556                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            2519                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           2519                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          776                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           776                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          389                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          389                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           19                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            6                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data         1165                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           1165                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data         1165                       # number of overall hits
system.cpu11.dcache.overall_hits::total          1165                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           37                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            5                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           42                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           42                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           42                       # number of overall misses
system.cpu11.dcache.overall_misses::total           42                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          813                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          813                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data         1207                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         1207                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data         1207                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         1207                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.045510                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.045510                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.012690                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.012690                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.034797                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.034797                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.034797                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.034797                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               2                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs               450                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 225                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   415.482869                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst     9.517131                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.811490                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.018588                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            6972                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           6972                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         3483                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          3483                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         3483                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           3483                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         3483                       # number of overall hits
system.cpu11.icache.overall_hits::total          3483                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst            2                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst            2                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst            2                       # number of overall misses
system.cpu11.icache.overall_misses::total            2                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         3485                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         3485                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         3485                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         3485                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         3485                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         3485                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000574                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000574                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000574                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000574                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000574                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000574                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu11.icache.writebacks::total               2                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             1840623000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               1074000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         1841959500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu12.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu12.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   35                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               4                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         394.428441                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   383.146832                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    11.281609                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.748334                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.022034                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.770368                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            2548                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           2548                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          785                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           785                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          389                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          389                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           20                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            6                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data         1174                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           1174                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data         1174                       # number of overall hits
system.cpu12.dcache.overall_hits::total          1174                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           40                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            5                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            6                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           45                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           45                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           45                       # number of overall misses
system.cpu12.dcache.overall_misses::total           45                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          825                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          825                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data         1219                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         1219                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data         1219                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         1219                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.048485                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.048485                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.012690                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.012690                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.036916                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.036916                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.036916                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.036916                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               2                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs               450                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 225                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   415.482869                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst     9.517131                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.811490                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.018588                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            7032                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           7032                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         3513                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          3513                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         3513                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           3513                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         3513                       # number of overall hits
system.cpu12.icache.overall_hits::total          3513                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst            2                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst            2                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst            2                       # number of overall misses
system.cpu12.icache.overall_misses::total            2                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         3515                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         3515                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         3515                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         3515                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         3515                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         3515                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000569                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000569                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000569                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000569                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000569                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000569                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu12.icache.writebacks::total               2                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             1840580500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31               1074000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         1841917000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu13.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu13.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   35                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               5                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         403.590393                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   390.308818                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    13.281575                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.762322                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.025941                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.788262                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            2577                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           2577                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          794                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           794                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          387                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          387                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           21                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            5                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data         1181                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           1181                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data         1181                       # number of overall hits
system.cpu13.dcache.overall_hits::total          1181                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           43                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            7                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            7                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           50                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           50                       # number of overall misses
system.cpu13.dcache.overall_misses::total           50                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          837                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          837                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data         1231                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         1231                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data         1231                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         1231                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.051374                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.051374                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.017766                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.017766                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.040617                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.040617                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.040617                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.040617                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               2                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs               450                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 225                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   415.482869                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst     9.517131                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.811490                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.018588                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            7092                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           7092                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         3543                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          3543                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         3543                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           3543                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         3543                       # number of overall hits
system.cpu13.icache.overall_hits::total          3543                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst            2                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst            2                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst            2                       # number of overall misses
system.cpu13.icache.overall_misses::total            2                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         3545                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         3545                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         3545                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         3545                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         3545                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         3545                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000564                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000564                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000564                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000564                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000564                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000564                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu13.icache.writebacks::total               2                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             1840538000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               1074000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         1841874500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu14.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu14.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   35                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               7                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         395.590378                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs               182                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               7                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                  26                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   384.308837                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    11.281540                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.750603                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.022034                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.772637                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            2608                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           2608                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          801                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           801                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          388                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          388                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           22                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            5                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data         1189                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           1189                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data         1189                       # number of overall hits
system.cpu14.dcache.overall_hits::total          1189                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           48                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            6                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           54                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           54                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           54                       # number of overall misses
system.cpu14.dcache.overall_misses::total           54                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          849                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          849                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data         1243                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         1243                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data         1243                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         1243                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.056537                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.056537                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.015228                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.015228                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.043443                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.043443                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.043443                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.043443                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu14.dcache.writebacks::total               2                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               2                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs               450                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 225                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   415.482869                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst     9.517131                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.811490                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.018588                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            7152                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           7152                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         3573                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          3573                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         3573                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           3573                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         3573                       # number of overall hits
system.cpu14.icache.overall_hits::total          3573                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst            2                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst            2                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst            2                       # number of overall misses
system.cpu14.icache.overall_misses::total            2                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         3575                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         3575                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         3575                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         3575                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         3575                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         3575                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000559                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000559                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000559                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000559                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000559                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000559                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu14.icache.writebacks::total               2                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      5.56%     36.11% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    23     63.89%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             1840405000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31               1089500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         1841787500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.391304                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.611111                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu15.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu15.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   37                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               6                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         455.427059                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs               122                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           20.333333                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   434.470911                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    20.956148                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.848576                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.040930                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.889506                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            2698                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           2698                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          830                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           830                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          394                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          394                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data           23                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            5                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data         1224                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           1224                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data         1224                       # number of overall hits
system.cpu15.dcache.overall_hits::total          1224                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           48                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           12                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            8                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           60                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           60                       # number of overall misses
system.cpu15.dcache.overall_misses::total           60                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data          878                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total          878                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          406                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          406                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data         1284                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         1284                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data         1284                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         1284                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.054670                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.054670                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.029557                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.029557                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.615385                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.615385                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.046729                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.046729                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.046729                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.046729                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.dcache.writebacks::total               2                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               2                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs               338                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 169                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   421.482869                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst     9.517131                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.823209                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.018588                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            7394                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           7394                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         3694                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          3694                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         3694                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           3694                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         3694                       # number of overall hits
system.cpu15.icache.overall_hits::total          3694                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst            2                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst            2                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst            2                       # number of overall misses
system.cpu15.icache.overall_misses::total            2                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         3696                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         3696                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         3696                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         3696                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         3696                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         3696                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000541                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000541                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000541                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000541                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000541                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000541                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.icache.writebacks::total               2                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1020                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1020                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26194                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26194                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          822                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          524                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1615120                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                25218                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           66                       # number of demand (read+write) misses
system.iocache.demand_misses::total                66                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           66                       # number of overall misses
system.iocache.overall_misses::total               66                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           66                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           66                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     69551                       # number of replacements
system.l2.tags.tagsinuse                  3968.852112                       # Cycle average of tags in use
system.l2.tags.total_refs                      101413                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     69551                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.458110                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2028.748439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.151467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     1.838015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     0.529911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.006990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     0.210331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   797.504013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   493.570042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    38.136586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     9.911962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     0.334008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     0.087852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     1.353108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     2.972803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     1.635763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     1.334334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst   189.596747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data   125.249846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst   197.354837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data    76.891399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     0.333930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.024798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     0.074930                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.495300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.000449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.194703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.120500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.009311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.002420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.000726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.046288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.030579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.048182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.018772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968958                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985840                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2175742                       # Number of tag accesses
system.l2.tags.data_accesses                  2175742                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        66937                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66937                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        31044                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            31044                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus02.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus02.data         5384                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data          261                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data           95                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5760                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst           89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst        41310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst          728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst            7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst            5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst           91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst           78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst          849                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst          866                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              44035                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data           20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data        23594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          233                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data           28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data           28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data         1412                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26170                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst           89                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data           20                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst        41310                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data        28978                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst          728                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          253                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst            7                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst           91                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data           28                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst           78                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data           28                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst          849                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data         1673                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst          866                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data          901                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data            7                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data            5                       # number of demand (read+write) hits
system.l2.demand_hits::total                    75965                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst           89                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data           20                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data            3                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst        41310                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data        28978                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst          728                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          253                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst            7                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data            4                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst            5                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst           91                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data           28                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst           78                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data           28                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst          849                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data         1673                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst          866                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data          901                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data            7                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data            5                       # number of overall hits
system.l2.overall_hits::total                   75965                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                124                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               61                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data        46915                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          174                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data         2202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data          669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49982                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         7389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         2042                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst          903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10689                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data            9                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data         4567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data         1655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data          964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7371                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         7389                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data        51482                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          294                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data          301                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         2042                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data         3857                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst          903                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data         1633                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68042                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data           21                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data            4                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         7389                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data        51482                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          294                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data          301                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst            3                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data           21                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data           24                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         2042                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data         3857                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst          903                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data         1633                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data            4                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.l2.overall_misses::total                 68042                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        66937                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66937                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        31044                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        31044                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              134                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data        52299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         2463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data          764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             55742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          130                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst        48699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst           94                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst           93                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         2891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         1769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          54724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data        28161                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data          360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data         3067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data         1770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data           10                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          130                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst        48699                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data        80460                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1022                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data          554                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst           94                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst           93                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         2891                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data         5530                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         1769                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data         2534                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144007                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          130                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst        48699                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data        80460                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1022                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data          554                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst           94                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst           93                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         2891                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data         5530                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         1769                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data         2534                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144007                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.925373                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.924242                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.897053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.896907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.894032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.875654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896667                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.315385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.151728                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.287671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.031915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.161290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.706330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.510458                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.195326                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.310345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.162175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.352778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.200000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.391304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.428571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.539615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.544633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.400000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.125000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.166667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.219761                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.315385                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.512195                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.571429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.151728                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.639846                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.287671                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.543321                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.031915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.161290                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.461538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.706330                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.697468                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.510458                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.644436                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.125000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.472491                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.315385                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.512195                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.571429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.151728                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.639846                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.287671                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.543321                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.031915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.161290                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.461538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.706330                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.697468                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.510458                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.644436                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.125000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.472491                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                52487                       # number of writebacks
system.l2.writebacks::total                     52487                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 954                       # Transaction distribution
system.membus.trans_dist::ReadResp              19080                       # Transaction distribution
system.membus.trans_dist::WriteReq               1042                       # Transaction distribution
system.membus.trans_dist::WriteResp              1042                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        77639                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11116                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              355                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            191                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             207                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50067                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49960                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18126                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        75588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        75588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       200503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       204495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 280083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1613952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1613952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7712448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7717312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9331264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            184708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  184708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              184708                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              28171                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             16413                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              44584                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             15623                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         15623                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                4824053                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            143457                       # Number of instructions committed
system.switch_cpus00.committedOps              143457                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       137791                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             13054                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         9528                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             137791                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       175364                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       106765                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               44793                       # number of memory refs
system.switch_cpus00.num_load_insts             28377                       # Number of load instructions
system.switch_cpus00.num_store_insts            16416                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4667054.981889                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     156998.018111                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.032545                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.967455                       # Percentage of idle cycles
system.switch_cpus00.Branches                   24470                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          649      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           91461     63.75%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            117      0.08%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          30701     21.40%     85.69% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         16421     11.45%     97.14% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         4108      2.86%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           143457                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                717                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               409                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits               1126                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               505                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                3684772                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              3215                       # Number of instructions committed
system.switch_cpus01.committedOps                3215                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         3061                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          224                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               3061                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         4123                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         2405                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                1129                       # number of memory refs
system.switch_cpus01.num_load_insts               717                       # Number of load instructions
system.switch_cpus01.num_store_insts              412                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     3682086.873996                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      2685.126004                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000729                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999271                       # Percentage of idle cycles
system.switch_cpus01.Branches                     428                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           20      0.62%      0.62% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            1868     58.10%     58.72% # Class of executed instruction
system.switch_cpus01.op_class::IntMult             10      0.31%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            742     23.08%     82.12% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           412     12.81%     94.93% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          163      5.07%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             3215                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             548555                       # DTB read hits
system.switch_cpus02.dtb.read_misses              597                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses         194920                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            703646                       # DTB write hits
system.switch_cpus02.dtb.write_misses             803                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  2                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses        160823                       # DTB write accesses
system.switch_cpus02.dtb.data_hits            1252201                       # DTB hits
system.switch_cpus02.dtb.data_misses             1400                       # DTB misses
system.switch_cpus02.dtb.data_acv                   2                       # DTB access violations
system.switch_cpus02.dtb.data_accesses         355743                       # DTB accesses
system.switch_cpus02.itb.fetch_hits           1420169                       # ITB hits
system.switch_cpus02.itb.fetch_misses             414                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses       1420583                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                4823983                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           3597009                       # Number of instructions committed
system.switch_cpus02.committedOps             3597009                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      3255131                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses       174595                       # Number of float alu accesses
system.switch_cpus02.num_func_calls             95251                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       289421                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            3255131                       # number of integer instructions
system.switch_cpus02.num_fp_insts              174595                       # number of float instructions
system.switch_cpus02.num_int_register_reads      4845740                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes      2167050                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads       117421                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes       115914                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs             1255843                       # number of memory refs
system.switch_cpus02.num_load_insts            550971                       # Number of load instructions
system.switch_cpus02.num_store_insts           704872                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     885459.977623                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     3938523.022377                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.816446                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.183554                       # Percentage of idle cycles
system.switch_cpus02.Branches                  408111                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass       227817      6.33%      6.33% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu         1947357     54.12%     60.45% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           5838      0.16%     60.61% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     60.61% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         57869      1.61%     62.22% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp           169      0.00%     62.22% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt         33644      0.93%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult          460      0.01%     63.17% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv         11158      0.31%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         565019     15.70%     79.18% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        705738     19.61%     98.80% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        43342      1.20%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          3598411                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits               4980                       # DTB read hits
system.switch_cpus03.dtb.read_misses                3                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             41                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              3914                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits               8894                       # DTB hits
system.switch_cpus03.dtb.data_misses                3                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             41                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              1261                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          1261                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                3684606                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             26911                       # Number of instructions committed
system.switch_cpus03.committedOps               26911                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        26106                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              1144                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         2597                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              26106                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads        36060                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        19082                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                8927                       # number of memory refs
system.switch_cpus03.num_load_insts              5000                       # Number of load instructions
system.switch_cpus03.num_store_insts             3927                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     3662113.649266                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     22492.350734                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.006104                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.993896                       # Percentage of idle cycles
system.switch_cpus03.Branches                    4058                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          229      0.85%      0.85% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           17085     63.48%     64.33% # Class of executed instruction
system.switch_cpus03.op_class::IntMult             61      0.23%     64.56% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.56% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.04%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::MemRead           5141     19.10%     83.70% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          3931     14.61%     98.31% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess          456      1.69%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            26914                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits                746                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits               410                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits               1156                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits               505                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                3684518                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts              3276                       # Number of instructions committed
system.switch_cpus04.committedOps                3276                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses         3124                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts          251                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts               3124                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads         4190                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes         2441                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs                1159                       # number of memory refs
system.switch_cpus04.num_load_insts               746                       # Number of load instructions
system.switch_cpus04.num_store_insts              413                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     3681782.068616                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles      2735.931384                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.000743                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.999257                       # Percentage of idle cycles
system.switch_cpus04.Branches                     457                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass           16      0.49%      0.49% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu            1903     58.09%     58.58% # Class of executed instruction
system.switch_cpus04.op_class::IntMult             10      0.31%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::MemRead            771     23.53%     82.42% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite           413     12.61%     95.02% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess          163      4.98%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total             3276                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                756                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               412                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits               1168                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               505                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                3684432                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              3305                       # Number of instructions committed
system.switch_cpus05.committedOps                3305                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         3148                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          266                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               3148                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         4213                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         2450                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                1171                       # number of memory refs
system.switch_cpus05.num_load_insts               756                       # Number of load instructions
system.switch_cpus05.num_store_insts              415                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3681671.891670                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      2760.108330                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000749                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999251                       # Percentage of idle cycles
system.switch_cpus05.Branches                     473                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           20      0.61%      0.61% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            1916     57.97%     58.58% # Class of executed instruction
system.switch_cpus05.op_class::IntMult             10      0.30%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            781     23.63%     82.51% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           415     12.56%     95.07% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          163      4.93%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             3305                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                772                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               412                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits               1184                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               505                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                3684348                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              3336                       # Number of instructions committed
system.switch_cpus06.committedOps                3336                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         3182                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          279                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               3182                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         4250                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         2471                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                1187                       # number of memory refs
system.switch_cpus06.num_load_insts               772                       # Number of load instructions
system.switch_cpus06.num_store_insts              415                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     3681562.042601                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      2785.957399                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000756                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999244                       # Percentage of idle cycles
system.switch_cpus06.Branches                     487                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass           16      0.48%      0.48% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            1935     58.00%     58.48% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             10      0.30%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            797     23.89%     82.67% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           415     12.44%     95.11% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess          163      4.89%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             3336                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                782                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               414                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits               1196                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               505                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                3684154                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              3365                       # Number of instructions committed
system.switch_cpus07.committedOps                3365                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         3206                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          294                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               3206                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         4273                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         2480                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                1199                       # number of memory refs
system.switch_cpus07.num_load_insts               782                       # Number of load instructions
system.switch_cpus07.num_store_insts              417                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     3681343.950319                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      2810.049681                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000763                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999237                       # Percentage of idle cycles
system.switch_cpus07.Branches                     503                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           20      0.59%      0.59% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            1948     57.89%     58.48% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             10      0.30%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            807     23.98%     82.76% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           417     12.39%     95.16% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          163      4.84%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             3365                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             109227                       # DTB read hits
system.switch_cpus08.dtb.read_misses              132                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          79291                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             74212                       # DTB write hits
system.switch_cpus08.dtb.write_misses              22                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 11                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         47089                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             183439                       # DTB hits
system.switch_cpus08.dtb.data_misses              154                       # DTB misses
system.switch_cpus08.dtb.data_acv                  11                       # DTB access violations
system.switch_cpus08.dtb.data_accesses         126380                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            367254                       # ITB hits
system.switch_cpus08.itb.fetch_misses             124                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        367378                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                3268607                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            510019                       # Number of instructions committed
system.switch_cpus08.committedOps              510019                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       494719                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          475                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             13937                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        55559                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             494719                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 475                       # number of float instructions
system.switch_cpus08.num_int_register_reads       675327                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       358178                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              183794                       # number of memory refs
system.switch_cpus08.num_load_insts            109500                       # Number of load instructions
system.switch_cpus08.num_store_insts            74294                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     2890189.647115                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     378417.352885                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.115773                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.884227                       # Percentage of idle cycles
system.switch_cpus08.Branches                   73502                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         9677      1.90%      1.90% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          310967     60.95%     62.85% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            201      0.04%     62.89% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.01%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         110545     21.67%     84.57% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         74577     14.62%     99.18% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         4168      0.82%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           510184                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              27569                       # DTB read hits
system.switch_cpus09.dtb.read_misses              333                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           2142                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             16121                       # DTB write hits
system.switch_cpus09.dtb.write_misses              42                       # DTB write misses
system.switch_cpus09.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses          1094                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              43690                       # DTB hits
system.switch_cpus09.dtb.data_misses              375                       # DTB misses
system.switch_cpus09.dtb.data_acv                  22                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           3236                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             25638                       # ITB hits
system.switch_cpus09.itb.fetch_misses             128                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         25766                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                3684182                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            155050                       # Number of instructions committed
system.switch_cpus09.committedOps              155050                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       149365                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              3238                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        19713                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             149365                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       197430                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       112100                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               44817                       # number of memory refs
system.switch_cpus09.num_load_insts             28466                       # Number of load instructions
system.switch_cpus09.num_store_insts            16351                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     3554153.109118                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     130028.890882                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.035294                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.964706                       # Percentage of idle cycles
system.switch_cpus09.Branches                   24176                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         2859      1.84%      1.84% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           99671     64.12%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            159      0.10%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          29572     19.02%     85.11% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         16373     10.53%     95.64% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         6778      4.36%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           155447                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                821                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               417                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits               1238                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               505                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                3684092                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              3455                       # Number of instructions committed
system.switch_cpus10.committedOps                3455                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         3293                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          336                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               3293                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         4363                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         2525                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                1241                       # number of memory refs
system.switch_cpus10.num_load_insts               821                       # Number of load instructions
system.switch_cpus10.num_store_insts              420                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     3681206.774464                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      2885.225536                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000783                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999217                       # Percentage of idle cycles
system.switch_cpus10.Branches                     548                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           20      0.58%      0.58% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            1996     57.77%     58.35% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             10      0.29%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            846     24.49%     83.13% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           420     12.16%     95.28% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          163      4.72%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             3455                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                834                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               418                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits               1252                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               505                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                3684007                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              3485                       # Number of instructions committed
system.switch_cpus11.committedOps                3485                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         3322                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          350                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               3322                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         4393                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         2540                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                1255                       # number of memory refs
system.switch_cpus11.num_load_insts               834                       # Number of load instructions
system.switch_cpus11.num_store_insts              421                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     3681096.767229                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      2910.232771                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000790                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999210                       # Percentage of idle cycles
system.switch_cpus11.Branches                     563                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           20      0.57%      0.57% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            2012     57.73%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::IntMult             10      0.29%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            859     24.65%     83.24% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           421     12.08%     95.32% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          163      4.68%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             3485                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                847                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               419                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits               1266                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               505                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                3683922                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              3515                       # Number of instructions committed
system.switch_cpus12.committedOps                3515                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         3351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          364                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               3351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         4423                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         2555                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                1269                       # number of memory refs
system.switch_cpus12.num_load_insts               847                       # Number of load instructions
system.switch_cpus12.num_store_insts              422                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     3680986.761151                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      2935.238849                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000797                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999203                       # Percentage of idle cycles
system.switch_cpus12.Branches                     578                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           20      0.57%      0.57% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            2028     57.70%     58.26% # Class of executed instruction
system.switch_cpus12.op_class::IntMult             10      0.28%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            872     24.81%     83.36% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           422     12.01%     95.36% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          163      4.64%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             3515                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                860                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               420                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits               1280                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               505                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                3683837                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              3545                       # Number of instructions committed
system.switch_cpus13.committedOps                3545                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         3380                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          378                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               3380                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         4453                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         2570                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                1283                       # number of memory refs
system.switch_cpus13.num_load_insts               860                       # Number of load instructions
system.switch_cpus13.num_store_insts              423                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     3680876.756230                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      2960.243770                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000804                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999196                       # Percentage of idle cycles
system.switch_cpus13.Branches                     593                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass           20      0.56%      0.56% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            2044     57.66%     58.22% # Class of executed instruction
system.switch_cpus13.op_class::IntMult             10      0.28%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            885     24.96%     83.47% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           423     11.93%     95.40% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess          163      4.60%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             3545                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                873                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               421                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits               1294                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               505                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                3683752                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              3575                       # Number of instructions committed
system.switch_cpus14.committedOps                3575                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         3409                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          392                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               3409                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         4483                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         2585                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                1297                       # number of memory refs
system.switch_cpus14.num_load_insts               873                       # Number of load instructions
system.switch_cpus14.num_store_insts              424                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     3680766.752466                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      2985.247534                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000810                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999190                       # Percentage of idle cycles
system.switch_cpus14.Branches                     608                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           20      0.56%      0.56% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            2060     57.62%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::IntMult             10      0.28%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            898     25.12%     83.58% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           424     11.86%     95.44% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          163      4.56%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             3575                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                904                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               434                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits               1338                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               523                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                3683578                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              3696                       # Number of instructions committed
system.switch_cpus15.committedOps                3696                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         3525                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls               140                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          410                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               3525                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         4631                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         2671                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                1341                       # number of memory refs
system.switch_cpus15.num_load_insts               904                       # Number of load instructions
system.switch_cpus15.num_store_insts              437                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     3680491.774243                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      3086.225757                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000838                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999162                       # Percentage of idle cycles
system.switch_cpus15.Branches                     634                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass           16      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            2130     57.63%     58.06% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             10      0.27%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            931     25.19%     83.52% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           438     11.85%     95.37% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          171      4.63%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             3696                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       293202                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       119671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        61507                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6202                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2276                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3926                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                954                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             91983                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1042                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1042                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        31044                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14104                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           196                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            55849                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           55849                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         54724                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        36305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         2301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           55                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       125192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       240116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side           73                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side          185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side          203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         7650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        17313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         4418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         7482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side          125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side          151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                410911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        13312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side         7812                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side      4895552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      9207404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        87168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        61620                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side         1368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side         1624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         8000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side         5656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         9344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side         5464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       304576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       621856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       169536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       255412                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side         2584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side         2520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side         2712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side         2904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side         3352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side         3480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15675840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          119987                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           415185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.979674                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.976280                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 339919     81.87%     81.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17152      4.13%     86.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  11281      2.72%     88.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  16129      3.88%     92.60% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3126      0.75%     93.36% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   3274      0.79%     94.15% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1828      0.44%     94.59% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   2671      0.64%     95.23% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1374      0.33%     95.56% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1408      0.34%     95.90% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1989      0.48%     96.38% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   714      0.17%     96.55% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   939      0.23%     96.78% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  1001      0.24%     97.02% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  1450      0.35%     97.37% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 10763      2.59%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   167      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             415185                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.189573                       # Number of seconds simulated
sim_ticks                                189573018500                       # Number of ticks simulated
final_tick                               2459674511500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3216142                       # Simulator instruction rate (inst/s)
host_op_rate                                  3216142                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              358964916                       # Simulator tick rate (ticks/s)
host_mem_usage                                 857252                       # Number of bytes of host memory used
host_seconds                                   528.11                       # Real time elapsed on the host
sim_insts                                  1698477281                       # Number of instructions simulated
sim_ops                                    1698477281                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst      8007616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data      7619072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst        22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data        28416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst      2798784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data     19900032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst     26748352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data      8919424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst     11260032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data     14248192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst      4934464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data     10682944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst      2335104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data      6165184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst       297280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data      1652352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data        29888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data         5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data        34432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data         9536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data        10176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data        11136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst        11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data        13760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst        94848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data       221504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          126066304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst      8007616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst      2798784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst     26748352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst     11260032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst      4934464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst      2335104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst       297280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst        11840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst        94848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      56515072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     33876608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33876608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst       125119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data       119048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst          345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data          444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst        43731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data       310938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst       417943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data       139366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst       175938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data       222628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst        77101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data       166921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst        36486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data        96331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst         4645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data        25818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data          467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data           81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data          538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data          149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data          159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst          185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data          215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst         1482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data         3461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1969786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        529322                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             529322                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst     42240273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data     40190698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst       116472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       149895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     14763620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    104972913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst    141097885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data     47050071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst     59396807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data     75159388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     26029358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data     56352661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst     12317702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data     32521421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst      1568156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data      8716177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst        22957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data       157660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst         1688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data        27346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       181629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data        50303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data        53679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data        58743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        62456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        72584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst       500324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data      1168436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             665001301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst     42240273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst       116472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     14763620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst    141097885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst     59396807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     26029358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst     12317702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst      1568156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst        22957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst         1688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        62456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst       500324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        298117699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       178699523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178699523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       178699523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst     42240273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data     40190698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst       116472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       149895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     14763620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    104972913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst    141097885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data     47050071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst     59396807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data     75159388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     26029358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data     56352661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst     12317702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data     32521421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst      1568156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data      8716177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst        22957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data       157660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst         1688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data        27346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       181629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data        50303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data        53679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data        58743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        62456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        72584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst       500324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data      1168436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            843700824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    185                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    19729                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   1181     26.94%     26.94% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    20      0.46%     27.40% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   194      4.43%     31.82% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   102      2.33%     34.15% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  2887     65.85%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               4384                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    1181     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     20      0.77%     46.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    194      7.48%     53.78% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    102      3.93%     57.71% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   1097     42.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                2594                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           188633237500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               1500000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               9506000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              17278000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             222332500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       188883854000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.379979                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.591697                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpctx                  48      1.04%      1.04% # number of callpals executed
system.cpu00.kern.callpal::swpipl                3643     78.80%     79.84% # number of callpals executed
system.cpu00.kern.callpal::rdps                   395      8.54%     88.38% # number of callpals executed
system.cpu00.kern.callpal::rti                    425      9.19%     97.58% # number of callpals executed
system.cpu00.kern.callpal::callsys                 21      0.45%     98.03% # number of callpals executed
system.cpu00.kern.callpal::rdunique                91      1.97%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 4623                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             471                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               219                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel               219                      
system.cpu00.kern.mode_good::user                 219                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.464968                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.634783                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     108188644000     54.16%     54.16% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        91552955500     45.84%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     48                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements          224493                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         468.017345                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          41232143                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          224493                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          183.667834                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   145.741197                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   322.276149                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.284651                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.629446                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.914096                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        83065120                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       83065120                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     31679935                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      31679935                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      9507434                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      9507434                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         2147                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         2147                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         2124                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         2124                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     41187369                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       41187369                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     41187369                       # number of overall hits
system.cpu00.dcache.overall_hits::total      41187369                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data       164889                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       164889                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data        61482                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        61482                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          790                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          790                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          628                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          628                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data       226371                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       226371                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data       226371                       # number of overall misses
system.cpu00.dcache.overall_misses::total       226371                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     31844824                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     31844824                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      9568916                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      9568916                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         2937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         2937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     41413740                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     41413740                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     41413740                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     41413740                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.005178                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.005178                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.006425                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.006425                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.268982                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.268982                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.228198                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.228198                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.005466                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.005466                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.005466                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.005466                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       109433                       # number of writebacks
system.cpu00.dcache.writebacks::total          109433                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements         1217895                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         181997852                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs         1217895                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          149.436406                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   178.716429                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   333.283571                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.349056                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.650944                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       369131783                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      369131783                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst    182739049                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total     182739049                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst    182739049                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total      182739049                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst    182739049                       # number of overall hits
system.cpu00.icache.overall_hits::total     182739049                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst      1217895                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total      1217895                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst      1217895                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total      1217895                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst      1217895                       # number of overall misses
system.cpu00.icache.overall_misses::total      1217895                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst    183956944                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total    183956944                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst    183956944                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total    183956944                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst    183956944                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total    183956944                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.006621                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.006621                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.006621                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.006621                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.006621                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.006621                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks      1217895                       # number of writebacks
system.cpu00.icache.writebacks::total         1217895                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     3694                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    876     26.56%     26.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   194      5.88%     32.44% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    92      2.79%     35.23% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  2136     64.77%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               3298                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     876     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    194      9.97%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     92      4.73%     59.71% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    784     40.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                1946                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           189313668500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             114816500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       189453125000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.367041                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.590055                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                2726     79.99%     79.99% # number of callpals executed
system.cpu01.kern.callpal::rdps                   396     11.62%     91.61% # number of callpals executed
system.cpu01.kern.callpal::rti                    286      8.39%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 3408                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               286                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements            2833                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         306.100162                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             31832                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            2833                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           11.236145                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   262.362763                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    43.737399                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.512427                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.085425                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.597852                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          328416                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         328416                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data       106891                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        106891                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data        48761                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        48761                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          964                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          964                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          673                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          673                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data       155652                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         155652                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data       155652                       # number of overall hits
system.cpu01.dcache.overall_hits::total        155652                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         3833                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         3833                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data          477                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          155                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          344                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          344                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         4310                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         4310                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         4310                       # number of overall misses
system.cpu01.dcache.overall_misses::total         4310                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data       110724                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       110724                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data        49238                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        49238                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         1119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         1119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data       159962                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       159962                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data       159962                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       159962                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.034618                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.034618                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.009688                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.009688                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.138517                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.138517                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.338250                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.338250                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.026944                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.026944                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.026944                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.026944                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          459                       # number of writebacks
system.cpu01.dcache.writebacks::total             459                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            1510                       # number of replacements
system.cpu01.icache.tags.tagsinuse         499.050791                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            313116                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1510                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          207.361589                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   447.706691                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst    51.344100                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.874427                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.100281                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.974709                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          485                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1032881                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1032881                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst       514171                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        514171                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst       514171                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         514171                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst       514171                       # number of overall hits
system.cpu01.icache.overall_hits::total        514171                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         1513                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1513                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         1513                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1513                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         1513                       # number of overall misses
system.cpu01.icache.overall_misses::total         1513                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst       515684                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       515684                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst       515684                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       515684                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst       515684                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       515684                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.002934                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002934                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.002934                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002934                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.002934                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002934                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         1510                       # number of writebacks
system.cpu01.icache.writebacks::total            1510                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    357                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    16987                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   3618     37.48%     37.48% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    29      0.30%     37.78% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   194      2.01%     39.79% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    50      0.52%     40.31% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  5761     59.69%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               9652                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    3579     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     29      0.39%     48.70% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    194      2.62%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     50      0.67%     52.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   3556     48.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                7408                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           188670991000     99.53%     99.53% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               2073500      0.00%     99.53% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               9506000      0.01%     99.53% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               8850500      0.00%     99.54% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             877287000      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       189568708000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.989221                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.617254                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.767509                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      1.25%      1.25% # number of syscalls executed
system.cpu02.kern.syscall::3                       11     13.75%     15.00% # number of syscalls executed
system.cpu02.kern.syscall::17                       3      3.75%     18.75% # number of syscalls executed
system.cpu02.kern.syscall::71                      25     31.25%     50.00% # number of syscalls executed
system.cpu02.kern.syscall::73                       2      2.50%     52.50% # number of syscalls executed
system.cpu02.kern.syscall::74                      38     47.50%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   80                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 812      7.18%      7.18% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 127      1.12%      8.30% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.01%      8.31% # number of callpals executed
system.cpu02.kern.callpal::swpipl                8101     71.60%     79.90% # number of callpals executed
system.cpu02.kern.callpal::rdps                   507      4.48%     84.38% # number of callpals executed
system.cpu02.kern.callpal::rti                   1280     11.31%     95.70% # number of callpals executed
system.cpu02.kern.callpal::callsys                 95      0.84%     96.54% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.01%     96.54% # number of callpals executed
system.cpu02.kern.callpal::rdunique               391      3.46%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                11315                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            1407                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              1195                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              1195                      
system.cpu02.kern.mode_good::user                1195                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.849325                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.918524                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       6772382000      3.57%      3.57% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       182796326000     96.43%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    127                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          440704                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         509.587065                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          82439898                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          440704                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          187.064102                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   509.587065                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.995287                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.995287                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          473                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       166445528                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      166445528                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     62910099                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      62910099                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     19621489                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     19621489                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         9719                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         9719                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        11635                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        11635                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     82531588                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       82531588                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     82531588                       # number of overall hits
system.cpu02.dcache.overall_hits::total      82531588                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       282797                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       282797                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       159413                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       159413                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         3582                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         3582                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         1620                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         1620                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       442210                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       442210                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       442210                       # number of overall misses
system.cpu02.dcache.overall_misses::total       442210                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     63192896                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     63192896                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     19780902                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     19780902                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        13301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        13301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        13255                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        13255                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     82973798                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     82973798                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     82973798                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     82973798                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.004475                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.004475                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.008059                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.008059                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.269303                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.269303                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.122218                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.122218                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.005330                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.005330                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.005330                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.005330                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       217574                       # number of writebacks
system.cpu02.dcache.writebacks::total          217574                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements         2176020                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         358833651                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs         2176020                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          164.903655                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       742657924                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      742657924                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    368064932                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     368064932                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    368064932                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      368064932                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    368064932                       # number of overall hits
system.cpu02.icache.overall_hits::total     368064932                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst      2176020                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total      2176020                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst      2176020                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total      2176020                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst      2176020                       # number of overall misses
system.cpu02.icache.overall_misses::total      2176020                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    370240952                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    370240952                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    370240952                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    370240952                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    370240952                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    370240952                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.005877                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.005877                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.005877                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.005877                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.005877                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.005877                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks      2176020                       # number of writebacks
system.cpu02.icache.writebacks::total         2176020                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    10613                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   1661     32.65%     32.65% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   194      3.81%     36.47% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    66      1.30%     37.76% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  3166     62.24%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               5087                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    1622     46.44%     46.44% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    194      5.55%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     66      1.89%     53.88% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   1611     46.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                3493                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           189214814000     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               9506000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              11736000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             217114500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       189453170500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.976520                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.508844                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.686652                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1     14.29%     14.29% # number of syscalls executed
system.cpu03.kern.syscall::3                        6     85.71%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    7                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                 541      9.02%      9.02% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 104      1.73%     10.75% # number of callpals executed
system.cpu03.kern.callpal::tbi                      1      0.02%     10.77% # number of callpals executed
system.cpu03.kern.callpal::swpipl                4313     71.88%     82.65% # number of callpals executed
system.cpu03.kern.callpal::rdps                   441      7.35%     90.00% # number of callpals executed
system.cpu03.kern.callpal::rti                    515      8.58%     98.58% # number of callpals executed
system.cpu03.kern.callpal::callsys                 22      0.37%     98.95% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.02%     98.97% # number of callpals executed
system.cpu03.kern.callpal::rdunique                62      1.03%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 6000                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             618                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               459                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               458                      
system.cpu03.kern.mode_good::user                 459                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.741100                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.851439                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       8380968000      4.36%      4.36% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       183663755000     95.64%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    104                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements          282997                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         509.202893                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          85773412                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          282997                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          303.089474                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.224009                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   508.978884                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000438                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.994099                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.994537                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses       175661397                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses      175661397                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data     60721928                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total      60721928                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     26670768                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     26670768                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         3287                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         3287                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         3492                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         3492                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     87392696                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       87392696                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     87392696                       # number of overall hits
system.cpu03.dcache.overall_hits::total      87392696                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data       177588                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       177588                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data       107912                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       107912                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         1491                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         1491                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         1098                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         1098                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data       285500                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       285500                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data       285500                       # number of overall misses
system.cpu03.dcache.overall_misses::total       285500                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data     60899516                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total     60899516                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     26778680                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     26778680                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         4778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         4778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         4590                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         4590                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     87678196                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     87678196                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     87678196                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     87678196                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.002916                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.002916                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.004030                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.004030                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.312055                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.312055                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.239216                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.239216                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.003256                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.003256                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.003256                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.003256                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       172431                       # number of writebacks
system.cpu03.dcache.writebacks::total          172431                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements         4176736                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         366080336                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs         4176736                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           87.647468                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     0.182665                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.817335                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.000357                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.999643                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       744710354                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      744710354                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst    366090073                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total     366090073                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst    366090073                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total      366090073                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst    366090073                       # number of overall hits
system.cpu03.icache.overall_hits::total     366090073                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst      4176736                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total      4176736                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst      4176736                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total      4176736                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst      4176736                       # number of overall misses
system.cpu03.icache.overall_misses::total      4176736                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst    370266809                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total    370266809                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst    370266809                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total    370266809                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst    370266809                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total    370266809                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.011280                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.011280                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.011280                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.011280                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.011280                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.011280                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks      4176736                       # number of writebacks
system.cpu03.icache.writebacks::total         4176736                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     68                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    57943                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   1456     31.52%     31.52% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   194      4.20%     35.72% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    99      2.14%     37.87% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  2870     62.13%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               4619                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    1456     46.28%     46.28% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    194      6.17%     52.45% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     99      3.15%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   1397     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                3146                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           189246291000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               9506000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              17811000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             179562000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       189453170000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.486760                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.681100                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1     50.00%     50.00% # number of syscalls executed
system.cpu04.kern.syscall::17                       1     50.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    2                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  81      1.62%      1.62% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  80      1.60%      3.23% # number of callpals executed
system.cpu04.kern.callpal::swpipl                3863     77.48%     80.71% # number of callpals executed
system.cpu04.kern.callpal::rdps                   401      8.04%     88.75% # number of callpals executed
system.cpu04.kern.callpal::rti                    464      9.31%     98.05% # number of callpals executed
system.cpu04.kern.callpal::callsys                 14      0.28%     98.34% # number of callpals executed
system.cpu04.kern.callpal::rdunique                83      1.66%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 4986                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             543                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               368                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               367                      
system.cpu04.kern.mode_good::user                 368                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.675875                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.806806                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      37713746000     19.67%     19.67% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       154012592000     80.33%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     80                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          379258                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         494.634036                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          67703275                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          379258                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          178.515087                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   494.634036                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.966082                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.966082                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       137294445                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      137294445                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     53967309                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      53967309                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     14101405                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     14101405                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         2451                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         2451                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         2519                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2519                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     68068714                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       68068714                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     68068714                       # number of overall hits
system.cpu04.dcache.overall_hits::total      68068714                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data       285444                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       285444                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data        95833                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        95833                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          857                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          857                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          598                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          598                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       381277                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       381277                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       381277                       # number of overall misses
system.cpu04.dcache.overall_misses::total       381277                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     54252753                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     54252753                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     14197238                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     14197238                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         3308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         3308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         3117                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         3117                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     68449991                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     68449991                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     68449991                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     68449991                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.005261                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.005261                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.006750                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.006750                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.259069                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.259069                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.191851                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.191851                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.005570                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.005570                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.005570                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.005570                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       161208                       # number of writebacks
system.cpu04.dcache.writebacks::total          161208                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements         1634035                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         308840228                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs         1634035                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          189.004659                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.028164                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.971836                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000055                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999945                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       622850845                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      622850845                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    308974370                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     308974370                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    308974370                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      308974370                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    308974370                       # number of overall hits
system.cpu04.icache.overall_hits::total     308974370                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst      1634035                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total      1634035                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst      1634035                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total      1634035                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst      1634035                       # number of overall misses
system.cpu04.icache.overall_misses::total      1634035                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    310608405                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    310608405                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    310608405                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    310608405                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    310608405                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    310608405                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.005261                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.005261                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.005261                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.005261                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.005261                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.005261                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks      1634035                       # number of writebacks
system.cpu04.icache.writebacks::total         1634035                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    186                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    34737                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   1383     30.81%     30.81% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   194      4.32%     35.13% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   101      2.25%     37.38% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  2811     62.62%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               4489                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    1383     46.38%     46.38% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    194      6.51%     52.88% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    101      3.39%     56.27% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   1304     43.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                2982                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           189229367000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               9506000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              17261000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             197036500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       189453170500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.463892                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.664290                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        2     14.29%     14.29% # number of syscalls executed
system.cpu05.kern.syscall::3                       12     85.71%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   14                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   5      0.10%      0.10% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  48      1.01%      1.11% # number of callpals executed
system.cpu05.kern.callpal::swpipl                3820     80.10%     81.21% # number of callpals executed
system.cpu05.kern.callpal::rdps                   409      8.58%     89.79% # number of callpals executed
system.cpu05.kern.callpal::rti                    375      7.86%     97.65% # number of callpals executed
system.cpu05.kern.callpal::callsys                 26      0.55%     98.20% # number of callpals executed
system.cpu05.kern.callpal::rdunique                86      1.80%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 4769                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             422                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               188                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               187                      
system.cpu05.kern.mode_good::user                 188                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.443128                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.614754                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     107133810500     55.89%     55.89% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        84548329500     44.11%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     48                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements          234019                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         483.505799                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          36727185                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          234019                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          156.941039                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   483.505799                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.944347                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.944347                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        74375416                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       74375416                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     30336597                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      30336597                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data      6490918                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      6490918                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         2548                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         2548                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         2476                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         2476                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     36827515                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       36827515                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     36827515                       # number of overall hits
system.cpu05.dcache.overall_hits::total      36827515                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data       183702                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       183702                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data        52391                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        52391                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          554                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          554                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          439                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          439                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data       236093                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       236093                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data       236093                       # number of overall misses
system.cpu05.dcache.overall_misses::total       236093                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     30520299                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     30520299                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data      6543309                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      6543309                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         3102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         3102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         2915                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         2915                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     37063608                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     37063608                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     37063608                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     37063608                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.006019                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.006019                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.008007                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.008007                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.178594                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.178594                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.150600                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.150600                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.006370                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.006370                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.006370                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.006370                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        83960                       # number of writebacks
system.cpu05.dcache.writebacks::total           83960                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements          631912                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         170959749                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs          631912                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          270.543603                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    15.942357                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   496.057643                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.031137                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.968863                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       345250996                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      345250996                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    171677630                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     171677630                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    171677630                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      171677630                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    171677630                       # number of overall hits
system.cpu05.icache.overall_hits::total     171677630                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst       631912                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total       631912                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst       631912                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total       631912                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst       631912                       # number of overall misses
system.cpu05.icache.overall_misses::total       631912                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    172309542                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    172309542                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    172309542                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    172309542                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    172309542                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    172309542                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003667                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003667                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003667                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003667                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003667                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003667                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks       631912                       # number of writebacks
system.cpu05.icache.writebacks::total          631912                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    236                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    20319                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   1206     30.35%     30.35% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   194      4.88%     35.24% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   105      2.64%     37.88% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  2468     62.12%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               3973                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    1206     46.05%     46.05% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    194      7.41%     53.46% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    105      4.01%     57.46% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   1114     42.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                2619                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           189959118500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               9506000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              17169500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             153509000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       190139303000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.451378                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.659200                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1     14.29%     14.29% # number of syscalls executed
system.cpu06.kern.syscall::3                        6     85.71%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    7                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                   2      0.05%      0.05% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  39      0.93%      0.98% # number of callpals executed
system.cpu06.kern.callpal::swpipl                3318     79.06%     80.03% # number of callpals executed
system.cpu06.kern.callpal::rdps                   394      9.39%     89.42% # number of callpals executed
system.cpu06.kern.callpal::rti                    359      8.55%     97.97% # number of callpals executed
system.cpu06.kern.callpal::callsys                 22      0.52%     98.50% # number of callpals executed
system.cpu06.kern.callpal::rdunique                63      1.50%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 4197                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             397                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               116                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel               115                      
system.cpu06.kern.mode_good::user                 116                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.289673                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.450292                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     146475464000     76.27%     76.27% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user        45575579000     23.73%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements          125784                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         431.541137                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs          19536541                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          125784                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          155.318172                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   431.541137                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.842854                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.842854                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        39501692                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       39501692                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data     16245971                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total      16245971                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data      3309677                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      3309677                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1765                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1765                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1629                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1629                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data     19555648                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total       19555648                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data     19555648                       # number of overall hits
system.cpu06.dcache.overall_hits::total      19555648                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data       100864                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       100864                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data        26483                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        26483                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          380                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          380                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          438                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          438                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data       127347                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       127347                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data       127347                       # number of overall misses
system.cpu06.dcache.overall_misses::total       127347                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data     16346835                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total     16346835                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data      3336160                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      3336160                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         2067                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         2067                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data     19682995                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total     19682995                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data     19682995                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total     19682995                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.006170                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.006170                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.007938                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.007938                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.177156                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.177156                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.211901                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.211901                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.006470                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.006470                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.006470                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.006470                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        41839                       # number of writebacks
system.cpu06.dcache.writebacks::total           41839                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements          284280                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          91331837                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs          284280                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          321.274226                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses       184347510                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses      184347510                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst     91747335                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total      91747335                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst     91747335                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total       91747335                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst     91747335                       # number of overall hits
system.cpu06.icache.overall_hits::total      91747335                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst       284280                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total       284280                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst       284280                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total       284280                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst       284280                       # number of overall misses
system.cpu06.icache.overall_misses::total       284280                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst     92031615                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total     92031615                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst     92031615                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total     92031615                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst     92031615                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total     92031615                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003089                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003089                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003089                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003089                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003089                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003089                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks       284280                       # number of writebacks
system.cpu06.icache.writebacks::total          284280                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     4847                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   1232     29.97%     29.97% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   194      4.72%     34.69% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   101      2.46%     37.14% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  2584     62.86%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               4111                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    1232     46.23%     46.23% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    194      7.28%     53.51% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    101      3.79%     57.30% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   1138     42.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                2665                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           189249567000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               9506000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              16358000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             177694000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       189453125000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.440402                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.648261                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        2     14.29%     14.29% # number of syscalls executed
system.cpu07.kern.syscall::3                       12     85.71%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   14                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                   1      0.02%      0.02% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  21      0.49%      0.51% # number of callpals executed
system.cpu07.kern.callpal::swpipl                3506     81.23%     81.74% # number of callpals executed
system.cpu07.kern.callpal::rdps                   413      9.57%     91.31% # number of callpals executed
system.cpu07.kern.callpal::rti                    313      7.25%     98.56% # number of callpals executed
system.cpu07.kern.callpal::callsys                 18      0.42%     98.98% # number of callpals executed
system.cpu07.kern.callpal::rdunique                44      1.02%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 4316                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             334                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                22                      
system.cpu07.kern.mode_good::user                  22                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.065868                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.123596                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     164328182500     99.99%     99.99% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user           24010500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements           30080                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         442.025227                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            388625                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           30080                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           12.919714                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   442.025227                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.863331                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.863331                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          905344                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         905344                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data       239399                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        239399                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data       160606                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       160606                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         2105                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         2105                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         1852                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1852                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       400005                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         400005                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       400005                       # number of overall hits
system.cpu07.dcache.overall_hits::total        400005                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data        19034                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        19034                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data        12993                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        12993                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          311                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          311                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          393                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          393                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data        32027                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        32027                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data        32027                       # number of overall misses
system.cpu07.dcache.overall_misses::total        32027                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data       258433                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       258433                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data       173599                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       173599                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         2416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         2416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         2245                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         2245                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       432032                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       432032                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       432032                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       432032                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.073652                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.073652                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.074845                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.074845                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.128725                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.128725                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.175056                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.175056                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.074131                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.074131                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.074131                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.074131                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        13698                       # number of writebacks
system.cpu07.dcache.writebacks::total           13698                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            7485                       # number of replacements
system.cpu07.icache.tags.tagsinuse         508.839989                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           1808297                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            7485                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          241.589446                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2377935820500                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    55.585621                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   453.254367                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.108566                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.885262                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.993828                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         3596649                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        3596649                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst      1787088                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       1787088                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst      1787088                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        1787088                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst      1787088                       # number of overall hits
system.cpu07.icache.overall_hits::total       1787088                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         7491                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         7491                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         7491                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         7491                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         7491                       # number of overall misses
system.cpu07.icache.overall_misses::total         7491                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst      1794579                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      1794579                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst      1794579                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      1794579                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst      1794579                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      1794579                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.004174                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.004174                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.004174                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.004174                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.004174                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.004174                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         7485                       # number of writebacks
system.cpu07.icache.writebacks::total            7485                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     3758                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    906     26.95%     26.95% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   194      5.77%     32.72% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    92      2.74%     35.46% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  2170     64.54%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               3362                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     906     45.16%     45.16% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    194      9.67%     54.84% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     92      4.59%     59.42% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    814     40.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                2006                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           189316160000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             112324500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       189453124500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.375115                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.596669                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                2790     80.36%     80.36% # number of callpals executed
system.cpu08.kern.callpal::rdps                   396     11.41%     91.76% # number of callpals executed
system.cpu08.kern.callpal::rti                    286      8.24%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 3472                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            3379                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         426.219153                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             22058                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            3379                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            6.527967                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   426.219153                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.832459                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.832459                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          327453                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         327453                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       104829                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        104829                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        49165                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        49165                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         1033                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1033                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          679                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          679                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       153994                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         153994                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       153994                       # number of overall hits
system.cpu08.dcache.overall_hits::total        153994                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         4531                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         4531                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data          503                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          503                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          163                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          351                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          351                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         5034                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         5034                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         5034                       # number of overall misses
system.cpu08.dcache.overall_misses::total         5034                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       109360                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       109360                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        49668                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        49668                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         1196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         1196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         1030                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         1030                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       159028                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       159028                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       159028                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       159028                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.041432                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.041432                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.010127                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.010127                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.136288                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.136288                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.340777                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.340777                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.031655                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.031655                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.031655                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.031655                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          664                       # number of writebacks
system.cpu08.dcache.writebacks::total             664                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            1600                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            166487                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1600                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          104.054375                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1033794                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1033794                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       514497                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        514497                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       514497                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         514497                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       514497                       # number of overall hits
system.cpu08.icache.overall_hits::total        514497                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         1600                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1600                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         1600                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1600                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         1600                       # number of overall misses
system.cpu08.icache.overall_misses::total         1600                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       516097                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       516097                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       516097                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       516097                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       516097                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       516097                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.003100                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003100                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.003100                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003100                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.003100                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003100                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         1600                       # number of writebacks
system.cpu08.icache.writebacks::total            1600                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     3618                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    886     27.43%     27.43% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   194      6.01%     33.44% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    92      2.85%     36.28% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  2058     63.72%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               3230                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     886     45.07%     45.07% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    194      9.87%     54.93% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     92      4.68%     59.61% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    794     40.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                1966                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           189326546000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               9506000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              15142500      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             101930000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       189453124500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.385811                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.608669                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                2658     79.77%     79.77% # number of callpals executed
system.cpu09.kern.callpal::rdps                   388     11.64%     91.42% # number of callpals executed
system.cpu09.kern.callpal::rti                    286      8.58%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 3332                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements             514                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         386.969271                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              2078                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             514                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            4.042802                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   386.969271                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.755799                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.755799                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          214173                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         214173                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        65960                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         65960                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        36852                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        36852                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          994                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          994                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          671                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          671                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       102812                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         102812                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       102812                       # number of overall hits
system.cpu09.dcache.overall_hits::total        102812                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         1208                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1208                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          266                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          266                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          118                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          118                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          329                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          329                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         1474                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1474                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         1474                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1474                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        67168                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        67168                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        37118                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        37118                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       104286                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       104286                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       104286                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       104286                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.017985                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.017985                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.007166                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.007166                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.106115                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.106115                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.329000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.329000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.014134                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.014134                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.014134                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.014134                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           65                       # number of writebacks
system.cpu09.dcache.writebacks::total              65                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             447                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              5083                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             447                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           11.371365                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    35.002147                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   476.997853                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.068364                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.931636                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          604345                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         604345                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       301502                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        301502                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       301502                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         301502                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       301502                       # number of overall hits
system.cpu09.icache.overall_hits::total        301502                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst          447                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst          447                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst          447                       # number of overall misses
system.cpu09.icache.overall_misses::total          447                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       301949                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       301949                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       301949                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       301949                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       301949                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       301949                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.001480                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.001480                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.001480                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.001480                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.001480                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.001480                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          447                       # number of writebacks
system.cpu09.icache.writebacks::total             447                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                     3698                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    877     26.56%     26.56% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   194      5.88%     32.43% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    92      2.79%     35.22% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  2139     64.78%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               3302                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     877     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    194      9.96%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     92      4.72%     59.70% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    785     40.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                1948                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           189317861500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              15141500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             110616000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       189453125000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.366994                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.589945                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                2730     80.01%     80.01% # number of callpals executed
system.cpu10.kern.callpal::rdps                   396     11.61%     91.62% # number of callpals executed
system.cpu10.kern.callpal::rti                    286      8.38%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 3412                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements            3125                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         362.936486                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             26504                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            3125                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            8.481280                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   334.777622                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    28.158865                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.653863                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.054998                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.708860                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          324398                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         324398                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       103773                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        103773                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data        48878                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        48878                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         1069                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1069                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data          677                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          677                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       152651                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         152651                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       152651                       # number of overall hits
system.cpu10.dcache.overall_hits::total        152651                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data         4464                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         4464                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data          438                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          152                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          340                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          340                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data         4902                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         4902                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data         4902                       # number of overall misses
system.cpu10.dcache.overall_misses::total         4902                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       108237                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       108237                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data        49316                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        49316                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         1221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       157553                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       157553                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       157553                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       157553                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.041243                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.041243                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.008881                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.008881                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.124488                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.124488                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.334317                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.334317                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.031113                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.031113                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.031113                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.031113                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          191                       # number of writebacks
system.cpu10.dcache.writebacks::total             191                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            1508                       # number of replacements
system.cpu10.icache.tags.tagsinuse         435.900059                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            461893                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1508                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          306.295093                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   385.371856                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    50.528203                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.752679                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.098688                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.851367                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1025669                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1025669                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst       510547                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        510547                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst       510547                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         510547                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst       510547                       # number of overall hits
system.cpu10.icache.overall_hits::total        510547                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         1525                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1525                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         1525                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1525                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         1525                       # number of overall misses
system.cpu10.icache.overall_misses::total         1525                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst       512072                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       512072                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst       512072                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       512072                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst       512072                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       512072                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.002978                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002978                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.002978                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002978                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.002978                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002978                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         1508                       # number of writebacks
system.cpu10.icache.writebacks::total            1508                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     3698                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    877     26.56%     26.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   194      5.88%     32.43% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    92      2.79%     35.22% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  2139     64.78%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               3302                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     877     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    194      9.96%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     92      4.72%     59.70% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    785     40.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                1948                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           189318818000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             109667000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       189453125000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.366994                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.589945                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                2730     80.01%     80.01% # number of callpals executed
system.cpu11.kern.callpal::rdps                   396     11.61%     91.62% # number of callpals executed
system.cpu11.kern.callpal::rti                    286      8.38%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 3412                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements            2784                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         354.784245                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             23933                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            2784                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            8.596624                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   326.303120                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    28.481125                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.637311                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.055627                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.692938                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          322913                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         322913                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       103453                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        103453                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data        48869                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        48869                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         1089                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1089                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          677                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          677                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       152322                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         152322                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       152322                       # number of overall hits
system.cpu11.dcache.overall_hits::total        152322                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data         4171                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         4171                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data          447                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          447                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          151                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          340                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          340                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data         4618                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         4618                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data         4618                       # number of overall misses
system.cpu11.dcache.overall_misses::total         4618                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       107624                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       107624                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data        49316                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        49316                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         1240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       156940                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       156940                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       156940                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       156940                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038755                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038755                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.009064                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.009064                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.121774                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.121774                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.334317                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.334317                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.029425                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.029425                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.029425                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.029425                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          197                       # number of writebacks
system.cpu11.dcache.writebacks::total             197                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            1507                       # number of replacements
system.cpu11.icache.tags.tagsinuse         435.900066                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            509563                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1507                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          338.130723                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   385.680946                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    50.219120                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.753283                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.098084                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.851367                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1023450                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1023450                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst       509439                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        509439                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst       509439                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         509439                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst       509439                       # number of overall hits
system.cpu11.icache.overall_hits::total        509439                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         1524                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1524                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         1524                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1524                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         1524                       # number of overall misses
system.cpu11.icache.overall_misses::total         1524                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst       510963                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       510963                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst       510963                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       510963                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst       510963                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       510963                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.002983                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002983                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.002983                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002983                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.002983                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002983                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         1507                       # number of writebacks
system.cpu11.icache.writebacks::total            1507                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                     3698                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    877     26.56%     26.56% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   194      5.88%     32.43% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    92      2.79%     35.22% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  2139     64.78%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               3302                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     877     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    194      9.96%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     92      4.72%     59.70% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    785     40.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                1948                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           189319767000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             108718000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       189453125000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.366994                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.589945                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                2730     80.01%     80.01% # number of callpals executed
system.cpu12.kern.callpal::rdps                   396     11.61%     91.62% # number of callpals executed
system.cpu12.kern.callpal::rti                    286      8.38%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 3412                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            2763                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         360.339372                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             29103                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            2763                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           10.533116                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   333.885285                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    26.454087                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.652120                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.051668                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.703788                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          321526                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         321526                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       102724                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        102724                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data        48880                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        48880                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         1101                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          677                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          677                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       151604                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         151604                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       151604                       # number of overall hits
system.cpu12.dcache.overall_hits::total        151604                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         4187                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         4187                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data          436                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          436                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          150                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          340                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          340                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         4623                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         4623                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         4623                       # number of overall misses
system.cpu12.dcache.overall_misses::total         4623                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       106911                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       106911                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data        49316                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        49316                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         1251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       156227                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       156227                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       156227                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       156227                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.039163                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.039163                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.008841                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.008841                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.119904                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.119904                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.334317                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.334317                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.029592                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.029592                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.029592                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.029592                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          211                       # number of writebacks
system.cpu12.dcache.writebacks::total             211                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            1507                       # number of replacements
system.cpu12.icache.tags.tagsinuse         435.900073                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            509011                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1507                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          337.764433                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   385.680934                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    50.219138                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.753283                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.098084                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.851367                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1020730                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1020730                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst       508079                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        508079                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst       508079                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         508079                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst       508079                       # number of overall hits
system.cpu12.icache.overall_hits::total        508079                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         1524                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1524                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         1524                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1524                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         1524                       # number of overall misses
system.cpu12.icache.overall_misses::total         1524                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst       509603                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       509603                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst       509603                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       509603                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst       509603                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       509603                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.002991                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.002991                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.002991                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.002991                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.002991                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.002991                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         1507                       # number of writebacks
system.cpu12.icache.writebacks::total            1507                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     3698                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    877     26.56%     26.56% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   194      5.88%     32.43% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    92      2.79%     35.22% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  2139     64.78%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               3302                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     877     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    194      9.96%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     92      4.72%     59.70% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    785     40.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                1948                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           189320716000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               9506000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             107769000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       189453125000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.366994                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.589945                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                2730     80.01%     80.01% # number of callpals executed
system.cpu13.kern.callpal::rdps                   396     11.61%     91.62% # number of callpals executed
system.cpu13.kern.callpal::rti                    286      8.38%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 3412                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            2753                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         368.766535                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             21947                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            2753                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            7.972031                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   340.589511                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    28.177025                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.665214                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.055033                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.720247                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          320269                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         320269                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       101975                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        101975                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data        48686                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        48686                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         1115                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1115                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          585                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       150661                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         150661                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       150661                       # number of overall hits
system.cpu13.dcache.overall_hits::total        150661                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         4259                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         4259                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data          630                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          630                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          150                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          432                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          432                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data         4889                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         4889                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data         4889                       # number of overall misses
system.cpu13.dcache.overall_misses::total         4889                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       106234                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       106234                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data        49316                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        49316                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         1265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         1265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       155550                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       155550                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       155550                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       155550                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.040091                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.040091                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.012775                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.012775                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.118577                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.118577                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.424779                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.424779                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.031430                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.031430                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.031430                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.031430                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          189                       # number of writebacks
system.cpu13.dcache.writebacks::total             189                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            1507                       # number of replacements
system.cpu13.icache.tags.tagsinuse         435.900082                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            506692                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1507                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          336.225614                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   385.680923                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    50.219159                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.753283                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.098084                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.851367                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1018190                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1018190                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst       506809                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        506809                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst       506809                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         506809                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst       506809                       # number of overall hits
system.cpu13.icache.overall_hits::total        506809                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         1524                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1524                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         1524                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1524                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         1524                       # number of overall misses
system.cpu13.icache.overall_misses::total         1524                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst       508333                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       508333                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst       508333                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       508333                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst       508333                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       508333                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.002998                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.002998                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.002998                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.002998                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.002998                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.002998                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         1507                       # number of writebacks
system.cpu13.icache.writebacks::total            1507                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     3698                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    877     26.56%     26.56% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   194      5.88%     32.43% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    92      2.79%     35.22% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  2139     64.78%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               3302                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     877     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    194      9.96%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     92      4.72%     59.70% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    785     40.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                1948                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           189322308000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               9506000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             106177000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       189453125000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.366994                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.589945                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                2730     80.01%     80.01% # number of callpals executed
system.cpu14.kern.callpal::rdps                   396     11.61%     91.62% # number of callpals executed
system.cpu14.kern.callpal::rti                    286      8.38%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 3412                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            2750                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         358.925252                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             16422                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            2750                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            5.971636                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   332.980371                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    25.944881                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.650352                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.050674                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.701026                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          317706                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         317706                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       100600                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        100600                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data        48831                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        48831                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         1126                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1126                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          609                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          609                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       149431                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         149431                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       149431                       # number of overall hits
system.cpu14.dcache.overall_hits::total        149431                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         4303                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         4303                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data          506                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          506                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          147                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          408                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          408                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         4809                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         4809                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         4809                       # number of overall misses
system.cpu14.dcache.overall_misses::total         4809                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       104903                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       104903                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data        49337                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        49337                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         1273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         1273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       154240                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       154240                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       154240                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       154240                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.041019                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.041019                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.010256                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.010256                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.115475                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.115475                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.401180                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.401180                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.031179                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.031179                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.031179                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.031179                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          340                       # number of writebacks
system.cpu14.dcache.writebacks::total             340                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            1508                       # number of replacements
system.cpu14.icache.tags.tagsinuse         435.900097                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            470273                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1508                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          311.852122                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   384.713965                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    51.186132                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.751394                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.099973                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.851367                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1012995                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1012995                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst       504210                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        504210                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst       504210                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         504210                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst       504210                       # number of overall hits
system.cpu14.icache.overall_hits::total        504210                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         1525                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1525                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         1525                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1525                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         1525                       # number of overall misses
system.cpu14.icache.overall_misses::total         1525                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst       505735                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       505735                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst       505735                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       505735                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst       505735                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       505735                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003015                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003015                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003015                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003015                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003015                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003015                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         1508                       # number of writebacks
system.cpu14.icache.writebacks::total            1508                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     4600                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   1037     27.33%     27.33% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   194      5.11%     32.44% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   175      4.61%     37.05% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  2389     62.95%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               3795                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    1037     42.67%     42.67% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    194      7.98%     50.66% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    175      7.20%     57.86% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   1024     42.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                2430                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           189582170500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              17828500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             117989500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       189727494500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.428631                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.640316                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::wripir                   1      0.03%      0.03% # number of callpals executed
system.cpu15.kern.callpal::swpctx                   5      0.13%      0.15% # number of callpals executed
system.cpu15.kern.callpal::swpipl                3206     81.54%     81.69% # number of callpals executed
system.cpu15.kern.callpal::rdps                   397     10.10%     91.79% # number of callpals executed
system.cpu15.kern.callpal::rti                    301      7.66%     99.44% # number of callpals executed
system.cpu15.kern.callpal::callsys                  5      0.13%     99.57% # number of callpals executed
system.cpu15.kern.callpal::rdunique                17      0.43%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 3932                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             305                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                13                      
system.cpu15.kern.mode_good::user                  14                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.042623                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.084639                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2458936898500     99.99%     99.99% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user          322486000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      5                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            6753                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         471.214015                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1233767                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            6753                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          182.699097                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2459252187500                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   301.774328                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   169.439687                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.589403                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.330937                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.920340                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          983883                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         983883                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data       363220                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        363220                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data       112983                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       112983                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         1131                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1131                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data          713                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          713                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       476203                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         476203                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       476203                       # number of overall hits
system.cpu15.dcache.overall_hits::total        476203                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         6546                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         6546                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         2366                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2366                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          271                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          271                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          502                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          502                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         8912                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         8912                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         8912                       # number of overall misses
system.cpu15.dcache.overall_misses::total         8912                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data       369766                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       369766                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data       115349                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       115349                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         1402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         1402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         1215                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         1215                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       485115                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       485115                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       485115                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       485115                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.017703                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.017703                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.020512                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.020512                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.193295                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.193295                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.413169                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.413169                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.018371                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.018371                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.018371                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.018371                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         2222                       # number of writebacks
system.cpu15.dcache.writebacks::total            2222                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            6504                       # number of replacements
system.cpu15.icache.tags.tagsinuse         446.649270                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           4071124                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            6504                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          625.941574                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2459233804500                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   352.444155                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst    94.205114                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.688367                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.183994                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.872362                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          483                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         4069161                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        4069161                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst      2024703                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       2024703                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst      2024703                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        2024703                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst      2024703                       # number of overall hits
system.cpu15.icache.overall_hits::total       2024703                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         6585                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         6585                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         6585                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         6585                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         6585                       # number of overall misses
system.cpu15.icache.overall_misses::total         6585                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst      2031288                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      2031288                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst      2031288                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      2031288                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst      2031288                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      2031288                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003242                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003242                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003242                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003242                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003242                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003242                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         6504                       # number of writebacks
system.cpu15.icache.writebacks::total            6504                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 361                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2957312                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        361                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  800                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 800                       # Transaction distribution
system.iobus.trans_dist::WriteReq               53067                       # Transaction distribution
system.iobus.trans_dist::WriteResp              53067                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        12194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1362                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        92608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        92608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  107734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        48776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          783                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        50525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2958080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2958080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3008605                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                46304                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                46304                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               416736                       # Number of tag accesses
system.iocache.tags.data_accesses              416736                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           96                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               96                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        46208                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        46208                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           96                       # number of demand (read+write) misses
system.iocache.demand_misses::total                96                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           96                       # number of overall misses
system.iocache.overall_misses::total               96                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           96                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             96                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        46208                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        46208                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           96                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              96                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           96                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             96                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           46208                       # number of writebacks
system.iocache.writebacks::total                46208                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2260274                       # number of replacements
system.l2.tags.tagsinuse                  4016.943032                       # Cycle average of tags in use
system.l2.tags.total_refs                    17072969                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2260274                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.553495                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      940.593406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.069383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst   214.693218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data    95.239891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.472396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     0.558065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   236.213073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   245.964580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst  1172.086044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data   150.951154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   407.328170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   214.347735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst   111.261591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   108.197164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst    50.600462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data    59.042420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     1.281979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     3.136388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     0.074569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     0.288249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     0.004011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     0.035529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     0.567959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.070115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.008617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     0.069155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.344904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.086870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     1.629217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     1.726718                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.229637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.052415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.023252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.057669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.060050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.286154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.036853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.099445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.052331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.027163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.026415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.012354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.014415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980699                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3959                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1537                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          815                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.966553                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 165896832                       # Number of tag accesses
system.l2.tags.data_accesses                165896832                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       804681                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           804681                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      6948958                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6948958                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data          152                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data           41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data           45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data           33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  331                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data           90                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data           33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                155                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data        29293                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        23972                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data        51993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data        39373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data        14344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data         5725                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data          288                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data           34                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data           32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data           32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data           32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data          131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                165254                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst      1092776                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst         1168                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst      2132281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst      3758793                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst      1458097                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst       554811                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst       247794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst         2846                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst         1532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst          442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst         1525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst         1524                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst         1524                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst         1524                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst         1340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst         5103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            9263080                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data        75460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data         1535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data       104371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data        91449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data       116840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data        52202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data        23591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data         2959                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data         2074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data         1480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data         1504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data         1567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data         1666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data         1848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data         1957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            481000                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst      1092776                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data       104753                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst         1168                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data         1540                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst      2132281                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data       128343                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst      3758793                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data       143442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst      1458097                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data       156213                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst       554811                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data        66546                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst       247794                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data        29316                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst         2846                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data         3247                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst         1532                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data         2108                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst          442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data          497                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst         1525                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data         1512                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst         1524                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data         1504                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst         1524                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data         1599                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst         1524                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data         1666                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst         1340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data         1880                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst         5103                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data         2088                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9909334                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst      1092776                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data       104753                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst         1168                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data         1540                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst      2132281                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data       128343                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst      3758793                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data       143442                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst      1458097                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data       156213                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst       554811                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data        66546                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst       247794                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data        29316                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst         2846                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data         3247                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst         1532                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data         2108                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst          442                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data          497                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst         1525                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data         1512                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst         1524                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data         1504                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst         1524                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data         1599                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst         1524                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data         1666                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst         1340                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data         1880                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst         5103                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data         2088                       # number of overall hits
system.l2.overall_hits::total                 9909334                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          499                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data          226                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data          196                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data          189                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data          165                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data          252                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data          260                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data          264                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data          232                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data          215                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data          221                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data          234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data          220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data          418                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data          289                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data          628                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4508                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data          181                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data          123                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data          149                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data          103                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data          116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data          127                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data          120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data          122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data          122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data          214                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data          190                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data          179                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2201                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data        31143                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data           82                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data       134191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data        55089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data        55821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data        37454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data        20235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data        12154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data           62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data           15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data           44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data           14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data           43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data         1320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              347729                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst       125119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst          345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst        43739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst       417943                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst       175938                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst        77101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst        36486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst         4645                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst          185                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst         1482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           883056                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data        87924                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data          394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data       176758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data        84284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data       166813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data       129496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data        76113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data        13745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data          405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data           30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data          523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data          137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data          163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data          204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data         2173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          739307                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst       125119                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data       119067                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst          345                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data          476                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst        43739                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data       310949                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst       417943                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data       139373                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst       175938                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data       222634                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst        77101                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data       166950                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst        36486                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data        96348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst         4645                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data        25899                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst           68                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data          467                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data           81                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data          538                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data          181                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data          159                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data          206                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst          185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data          215                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst         1482                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data         3493                       # number of demand (read+write) misses
system.l2.demand_misses::total                1970092                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst       125119                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data       119067                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst          345                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data          476                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst        43739                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data       310949                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst       417943                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data       139373                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst       175938                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data       222634                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst        77101                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data       166950                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst        36486                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data        96348                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst         4645                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data        25899                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst           68                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data          467                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst            5                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data           81                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data          538                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data          181                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data          159                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data          206                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst          185                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data          215                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst         1482                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data         3493                       # number of overall misses
system.l2.overall_misses::total               1970092                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       804681                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       804681                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      6948958                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6948958                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data          651                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data          226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data          237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data          234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          198                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data          273                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data          273                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data          279                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data          232                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data          215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data          222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data          234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data          221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data          418                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data          292                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data          634                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4839                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data          271                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data          124                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data          182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data          118                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data          120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          123                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          127                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data          120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data          122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data          122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data          214                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data          190                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data          179                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2356                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data        60436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data       158163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data       107082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data        95194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data        51798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data        25960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data        12442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data         1451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            512983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst      1217895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst         1513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst      2176020                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst      4176736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst      1634035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst       631912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst       284280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst         7491                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         1600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst          447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst         1525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst         1524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst         1524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst         1524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst         1525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst         6585                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       10146136                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data       163384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data         1929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data       281129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data       175733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data       283653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data       181698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data        99704                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data        16704                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data         2479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data          527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data         2003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data         1641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data         1712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data         1829                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data         2052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data         4130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1220307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst      1217895                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data       223820                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst         1513                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data         2016                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst      2176020                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data       439292                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst      4176736                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data       282815                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst      1634035                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data       378847                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst       631912                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data       233496                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst       284280                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data       125664                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst         7491                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data        29146                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         1600                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data         2575                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst          447                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data          578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst         1525                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data         2050                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst         1524                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data         1685                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst         1524                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data         1758                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst         1524                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data         1872                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst         1525                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data         2095                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst         6585                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data         5581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11879426                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst      1217895                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data       223820                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst         1513                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data         2016                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst      2176020                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data       439292                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst      4176736                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data       282815                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst      1634035                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data       378847                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst       631912                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data       233496                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst       284280                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data       125664                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst         7491                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data        29146                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         1600                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data         2575                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst          447                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data          578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst         1525                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data         2050                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst         1524                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data         1685                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst         1524                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data         1758                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst         1524                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data         1872                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst         1525                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data         2095                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst         6585                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data         5581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11879426                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.766513                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.827004                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.807692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.952381                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.946237                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.995495                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.995475                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.989726                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.990536                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.931597                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.667897                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.991935                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.818681                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.949153                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.927928                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.918919                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.966667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.967480                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.934211                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.515305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.942529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.848435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.514456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.586392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.723078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.779468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.976853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.645833                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.319149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.304348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.255814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.909717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.677857                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.102734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.228024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.020100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.100065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.107671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.122012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.128345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.620077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.042500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.011186                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.121311                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.225057                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.087034                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.538143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.204251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.628743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.479614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.588088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.712699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.763390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.822857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.163372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.056926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.261108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.083486                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.084696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.089120                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.099415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.526150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.605837                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.102734                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.531977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.228024                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.236111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.020100                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.707841                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.100065                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.492806                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.107671                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.587662                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.122012                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.715002                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.128345                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.766711                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.620077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.888595                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.042500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.181359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.011186                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.140138                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.262439                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.107418                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.090444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.110043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.121311                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.102625                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.225057                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.625873                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165841                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.102734                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.531977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.228024                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.236111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.020100                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.707841                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.100065                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.492806                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.107671                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.587662                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.122012                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.715002                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.128345                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.766711                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.620077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.888595                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.042500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.181359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.011186                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.140138                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.262439                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.107418                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.090444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.110043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.121311                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.102625                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.225057                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.625873                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165841                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               483114                       # number of writebacks
system.l2.writebacks::total                    483114                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 704                       # Transaction distribution
system.membus.trans_dist::ReadResp            1623163                       # Transaction distribution
system.membus.trans_dist::WriteReq               6859                       # Transaction distribution
system.membus.trans_dist::WriteResp              6859                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       529322                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1228105                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7256                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8445                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            6927                       # Transaction distribution
system.membus.trans_dist::ReadExReq            349735                       # Transaction distribution
system.membus.trans_dist::ReadExResp           347511                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1622459                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         46208                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        46208                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       138816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       138816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5675819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5690945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5829761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2963456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2963456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        50525                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    156991232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    157041757                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               160005213                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3799224                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3799224    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3799224                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           31847001                       # DTB read hits
system.switch_cpus00.dtb.read_misses             2681                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses       31684753                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           9572150                       # DTB write hits
system.switch_cpus00.dtb.write_misses             291                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses       9400024                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           41419151                       # DTB hits
system.switch_cpus00.dtb.data_misses             2972                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses       41084777                       # DTB accesses
system.switch_cpus00.itb.fetch_hits         183159522                       # ITB hits
system.switch_cpus00.itb.fetch_misses           11818                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses     183171340                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              377767719                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts         183953972                       # Number of instructions committed
system.switch_cpus00.committedOps           183953972                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    174042827                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses       166881                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            547849                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts      3124957                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          174042827                       # number of integer instructions
system.switch_cpus00.num_fp_insts              166881                       # number of float instructions
system.switch_cpus00.num_int_register_reads    275589211                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    160408361                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads         8136                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes         8158                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            41423444                       # number of memory refs
system.switch_cpus00.num_load_insts          31850563                       # Number of load instructions
system.switch_cpus00.num_store_insts          9572881                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     194467926.054078                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     183299792.945922                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.485218                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.514782                       # Percentage of idle cycles
system.switch_cpus00.Branches                 3919806                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass      9644354      5.24%      5.24% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       131040089     71.23%     76.48% # Class of executed instruction
system.switch_cpus00.op_class::IntMult        1574190      0.86%     77.33% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     77.33% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd        157491      0.09%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt           513      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv           171      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       31855564     17.32%     94.74% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       9573356      5.20%     99.94% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       111216      0.06%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        183956944                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits             111843                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits             50637                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits             162480                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits             48704                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses         48704                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              378906536                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts            515684                       # Number of instructions committed
system.switch_cpus01.committedOps              515684                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       498558                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls             18744                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        53393                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             498558                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads       687473                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       389493                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs              162766                       # number of memory refs
system.switch_cpus01.num_load_insts            111843                       # Number of load instructions
system.switch_cpus01.num_store_insts            50923                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     378391463.569373                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     515072.430627                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001359                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998641                       # Percentage of idle cycles
system.switch_cpus01.Branches                   80863                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass         2200      0.43%      0.43% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          330898     64.17%     64.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult           1834      0.36%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::MemRead         114062     22.12%     87.07% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite         50924      9.88%     96.94% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess        15766      3.06%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total           515684                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           63204625                       # DTB read hits
system.switch_cpus02.dtb.read_misses             3179                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       62610491                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          19795730                       # DTB write hits
system.switch_cpus02.dtb.write_misses            1348                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      18576529                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           83000355                       # DTB hits
system.switch_cpus02.dtb.data_misses             4527                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       81187020                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         365755882                       # ITB hits
system.switch_cpus02.itb.fetch_misses             868                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     365756750                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              379146394                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         370236419                       # Number of instructions committed
system.switch_cpus02.committedOps           370236419                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    348933337                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses        49702                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            685580                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      5117996                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          348933337                       # number of integer instructions
system.switch_cpus02.num_fp_insts               49702                       # number of float instructions
system.switch_cpus02.num_int_register_reads    554121590                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    322772716                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         2603                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         2469                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            83008434                       # number of memory refs
system.switch_cpus02.num_load_insts          63209915                       # Number of load instructions
system.switch_cpus02.num_store_insts         19798519                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     8904580.670406                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     370241813.329593                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.976514                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.023486                       # Percentage of idle cycles
system.switch_cpus02.Branches                 6296192                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     20769608      5.61%      5.61% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       266157237     71.89%     77.50% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         124502      0.03%     77.53% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     77.53% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         45803      0.01%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp            10      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           183      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult           44      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            69      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       63240254     17.08%     94.62% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      19800869      5.35%     99.97% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       102373      0.03%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        370240952                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits           60903172                       # DTB read hits
system.switch_cpus03.dtb.read_misses             1849                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses       60668432                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          26783676                       # DTB write hits
system.switch_cpus03.dtb.write_misses             232                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses      26470359                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           87686848                       # DTB hits
system.switch_cpus03.dtb.data_misses             2081                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses       87138791                       # DTB accesses
system.switch_cpus03.itb.fetch_hits         368787607                       # ITB hits
system.switch_cpus03.itb.fetch_misses            2273                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses     368789880                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              380285255                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts         370264728                       # Number of instructions committed
system.switch_cpus03.committedOps           370264728                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    347654656                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses       265524                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           2544318                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts      7401957                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          347654656                       # number of integer instructions
system.switch_cpus03.num_fp_insts              265524                       # number of float instructions
system.switch_cpus03.num_int_register_reads    535608994                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    311110570                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads         9844                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes         9834                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            87691179                       # number of memory refs
system.switch_cpus03.num_load_insts          60906159                       # Number of load instructions
system.switch_cpus03.num_store_insts         26785020                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     8903652.612653                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     371381602.387347                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.976587                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.023413                       # Percentage of idle cycles
system.switch_cpus03.Branches                10685154                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     21892694      5.91%      5.91% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       258007248     69.68%     75.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        2351122      0.63%     76.23% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     76.23% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd        254331      0.07%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt            42      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv            14      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       60916322     16.45%     92.75% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      26785922      7.23%     99.98% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        59114      0.02%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        370266809                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           54249298                       # DTB read hits
system.switch_cpus04.dtb.read_misses            30596                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses       54100523                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          14200729                       # DTB write hits
system.switch_cpus04.dtb.write_misses            3585                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses      13963844                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           68450027                       # DTB hits
system.switch_cpus04.dtb.data_misses            34181                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses       68064367                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         309455838                       # ITB hits
system.switch_cpus04.itb.fetch_misses           18482                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     309474320                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              380285298                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         310574222                       # Number of instructions committed
system.switch_cpus04.committedOps           310574222                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    294253932                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses       196534                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            764488                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts      4954510                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          294253932                       # number of integer instructions
system.switch_cpus04.num_fp_insts              196534                       # number of float instructions
system.switch_cpus04.num_int_register_reads    470190325                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    273554729                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads        10312                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes        10305                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            68491586                       # number of memory refs
system.switch_cpus04.num_load_insts          54286657                       # Number of load instructions
system.switch_cpus04.num_store_insts         14204929                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     68725106.088884                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     311560191.911116                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.819280                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.180720                       # Percentage of idle cycles
system.switch_cpus04.Branches                 6109898                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     15905712      5.12%      5.12% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       223238683     71.87%     76.99% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        2323014      0.75%     77.74% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     77.74% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd        184485      0.06%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt           777      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           259      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       54291679     17.48%     95.28% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      14205223      4.57%     99.85% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       458573      0.15%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        310608405                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           30519277                       # DTB read hits
system.switch_cpus05.dtb.read_misses            20580                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses       30278417                       # DTB read accesses
system.switch_cpus05.dtb.write_hits           6546660                       # DTB write hits
system.switch_cpus05.dtb.write_misses            1759                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses       6402645                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           37065937                       # DTB hits
system.switch_cpus05.dtb.data_misses            22339                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       36681062                       # DTB accesses
system.switch_cpus05.itb.fetch_hits         170533183                       # ITB hits
system.switch_cpus05.itb.fetch_misses            7334                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses     170540517                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              380285417                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         172287202                       # Number of instructions committed
system.switch_cpus05.committedOps           172287202                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    163735972                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses        72518                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            327045                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts      2537015                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          163735972                       # number of integer instructions
system.switch_cpus05.num_fp_insts               72518                       # number of float instructions
system.switch_cpus05.num_int_register_reads    264454187                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    153829768                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads         4364                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes         4336                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            37092856                       # number of memory refs
system.switch_cpus05.num_load_insts          30543993                       # Number of load instructions
system.switch_cpus05.num_store_insts          6548863                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     207450895.369911                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     172834521.630089                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.454486                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.545514                       # Percentage of idle cycles
system.switch_cpus05.Branches                 3063355                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass      8336529      4.84%      4.84% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       125448338     72.80%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        1076569      0.62%     78.27% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd         67181      0.04%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt           354      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv           118      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       30548965     17.73%     96.04% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite       6549051      3.80%     99.84% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       282437      0.16%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        172309542                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits           16346534                       # DTB read hits
system.switch_cpus06.dtb.read_misses            12675                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses       16204534                       # DTB read accesses
system.switch_cpus06.dtb.write_hits           3338551                       # DTB write hits
system.switch_cpus06.dtb.write_misses             842                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses       3238609                       # DTB write accesses
system.switch_cpus06.dtb.data_hits           19685085                       # DTB hits
system.switch_cpus06.dtb.data_misses            13517                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses       19443143                       # DTB accesses
system.switch_cpus06.itb.fetch_hits          91214595                       # ITB hits
system.switch_cpus06.itb.fetch_misses            2306                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses      91216901                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              380285466                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts          92018095                       # Number of instructions committed
system.switch_cpus06.committedOps            92018095                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses     87514450                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses        40346                       # Number of float alu accesses
system.switch_cpus06.num_func_calls            151482                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts      1315225                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts           87514450                       # number of integer instructions
system.switch_cpus06.num_fp_insts               40346                       # number of float instructions
system.switch_cpus06.num_int_register_reads    141619767                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes     82414934                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2603                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2581                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs            19701470                       # number of memory refs
system.switch_cpus06.num_load_insts          16361659                       # Number of load instructions
system.switch_cpus06.num_store_insts          3339811                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     287975197.679267                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     92310268.320733                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.242739                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.757261                       # Percentage of idle cycles
system.switch_cpus06.Branches                 1570102                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass      4390254      4.77%      4.77% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu        67168463     72.98%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::IntMult         563968      0.61%     78.37% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     78.37% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd         36885      0.04%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt           183      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv            61      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       16365344     17.78%     96.19% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite       3339913      3.63%     99.82% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess       166544      0.18%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total         92031615                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits             260668                       # DTB read hits
system.switch_cpus07.dtb.read_misses              154                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses           7239                       # DTB read accesses
system.switch_cpus07.dtb.write_hits            176288                       # DTB write hits
system.switch_cpus07.dtb.write_misses              17                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses         91454                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             436956                       # DTB hits
system.switch_cpus07.dtb.data_misses              171                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses          98693                       # DTB accesses
system.switch_cpus07.itb.fetch_hits            107020                       # ITB hits
system.switch_cpus07.itb.fetch_misses              67                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses        107087                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              378906536                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts           1794407                       # Number of instructions committed
system.switch_cpus07.committedOps             1794407                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses      1766589                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses         1029                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             28115                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts       175709                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts            1766589                       # number of integer instructions
system.switch_cpus07.num_fp_insts                1029                       # number of float instructions
system.switch_cpus07.num_int_register_reads      2507054                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes      1404674                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads          459                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes          429                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              437677                       # number of memory refs
system.switch_cpus07.num_load_insts            261015                       # Number of load instructions
system.switch_cpus07.num_store_insts           176662                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     377113309.470948                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     1793226.529052                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.004733                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.995267                       # Percentage of idle cycles
system.switch_cpus07.Branches                  216040                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         6221      0.35%      0.35% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu         1321028     73.61%     73.96% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           3474      0.19%     74.15% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     74.15% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd           185      0.01%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             6      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             2      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::MemRead         265282     14.78%     88.95% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite        176775      9.85%     98.80% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess        21606      1.20%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total          1794579                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             110556                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             51146                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             161702                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits             49280                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses         49280                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              378906535                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            516097                       # Number of instructions committed
system.switch_cpus08.committedOps              516097                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       498740                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             18886                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        51704                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             498740                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads       689560                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       390909                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              161988                       # number of memory refs
system.switch_cpus08.num_load_insts            110556                       # Number of load instructions
system.switch_cpus08.num_store_insts            51432                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     378391049.831619                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     515485.168381                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001360                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998640                       # Percentage of idle cycles
system.switch_cpus08.Branches                   79460                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         2197      0.43%      0.43% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          331800     64.29%     64.72% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           1844      0.36%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         112801     21.86%     86.93% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         51433      9.97%     96.90% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess        16022      3.10%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           516097                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              68280                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             38515                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             106795                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             48068                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         48068                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              378906535                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            301949                       # Number of instructions committed
system.switch_cpus09.committedOps              301949                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       287509                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             12580                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        21639                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             287509                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads       387372                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       225310                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              107081                       # number of memory refs
system.switch_cpus09.num_load_insts             68280                       # Number of load instructions
system.switch_cpus09.num_store_insts            38801                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     378605062.556897                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     301472.443103                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000796                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999204                       # Percentage of idle cycles
system.switch_cpus09.Branches                   40682                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         1930      0.64%      0.64% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          174331     57.74%     58.37% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            970      0.32%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          70423     23.32%     82.02% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         38801     12.85%     94.87% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        15494      5.13%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           301949                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             109458                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits             50821                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             160279                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits             48740                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses         48740                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              378906536                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts            512072                       # Number of instructions committed
system.switch_cpus10.committedOps              512072                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses       494832                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls             18762                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        51129                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts             494832                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads       684459                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes       387948                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              160565                       # number of memory refs
system.switch_cpus10.num_load_insts            109458                       # Number of load instructions
system.switch_cpus10.num_store_insts            51107                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     378395073.287725                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     511462.712275                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001350                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998650                       # Percentage of idle cycles
system.switch_cpus10.Branches                   78723                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         2203      0.43%      0.43% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu          329461     64.34%     64.77% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           1840      0.36%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         111679     21.81%     86.94% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite         51107      9.98%     96.92% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        15782      3.08%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total           512072                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             108864                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits             50841                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             159705                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits             48740                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses         48740                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              378906536                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts            510963                       # Number of instructions committed
system.switch_cpus11.committedOps              510963                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses       493704                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             18762                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts        50555                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts             493704                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads       683351                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes       387394                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              159991                       # number of memory refs
system.switch_cpus11.num_load_insts            108864                       # Number of load instructions
system.switch_cpus11.num_store_insts            51127                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     378396181.587186                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     510354.412814                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001347                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998653                       # Percentage of idle cycles
system.switch_cpus11.Branches                   78168                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass         2203      0.43%      0.43% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu          328926     64.37%     64.80% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           1840      0.36%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         111085     21.74%     86.91% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite         51127     10.01%     96.91% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess        15782      3.09%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total           510963                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             108162                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits             50852                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             159014                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits             48740                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses         48740                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              378906536                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts            509603                       # Number of instructions committed
system.switch_cpus12.committedOps              509603                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       492333                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls             18762                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        49864                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             492333                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads       681991                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       386714                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              159300                       # number of memory refs
system.switch_cpus12.num_load_insts            108162                       # Number of load instructions
system.switch_cpus12.num_store_insts            51138                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     378397540.728094                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     508995.271906                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001343                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998657                       # Percentage of idle cycles
system.switch_cpus12.Branches                   77488                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         2203      0.43%      0.43% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu          328257     64.41%     64.85% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           1840      0.36%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         110383     21.66%     86.87% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite         51138     10.03%     96.90% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess        15782      3.10%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total           509603                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             107499                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits             50866                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             158365                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits             48740                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses         48740                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              378906536                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts            508333                       # Number of instructions committed
system.switch_cpus13.committedOps              508333                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses       491049                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls             18762                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        49215                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts             491049                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads       680721                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       386079                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              158651                       # number of memory refs
system.switch_cpus13.num_load_insts            107499                       # Number of load instructions
system.switch_cpus13.num_store_insts            51152                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     378398809.925854                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     507726.074146                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001340                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998660                       # Percentage of idle cycles
system.switch_cpus13.Branches                   76853                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         2203      0.43%      0.43% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          327636     64.45%     64.89% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           1840      0.36%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         109720     21.58%     86.83% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite         51152     10.06%     96.90% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess        15782      3.10%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total           508333                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             106176                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits             50895                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             157071                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits             48740                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses         48740                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              378906536                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts            505735                       # Number of instructions committed
system.switch_cpus14.committedOps              505735                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       488431                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             18762                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts        47875                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             488431                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads       678136                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       384780                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              157357                       # number of memory refs
system.switch_cpus14.num_load_insts            106176                       # Number of load instructions
system.switch_cpus14.num_store_insts            51181                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     378401406.284735                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     505129.715265                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001333                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998667                       # Percentage of idle cycles
system.switch_cpus14.Branches                   75525                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         2203      0.44%      0.44% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          326324     64.52%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           1840      0.36%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         108401     21.43%     86.76% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite         51185     10.12%     96.88% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess        15782      3.12%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total           505735                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits             371074                       # DTB read hits
system.switch_cpus15.dtb.read_misses              286                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses         258511                       # DTB read accesses
system.switch_cpus15.dtb.write_hits            117025                       # DTB write hits
system.switch_cpus15.dtb.write_misses              20                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses         53285                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             488099                       # DTB hits
system.switch_cpus15.dtb.data_misses              306                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses         311796                       # DTB accesses
system.switch_cpus15.itb.fetch_hits           1529016                       # ITB hits
system.switch_cpus15.itb.fetch_misses              74                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses       1529090                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              380285516                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts           2030982                       # Number of instructions committed
system.switch_cpus15.committedOps             2030982                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses      1938281                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses          434                       # Number of float alu accesses
system.switch_cpus15.num_func_calls             22260                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts        69840                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts            1938281                       # number of integer instructions
system.switch_cpus15.num_fp_insts                 434                       # number of float instructions
system.switch_cpus15.num_int_register_reads      3024723                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes      1739932                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads          197                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes          202                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              488803                       # number of memory refs
system.switch_cpus15.num_load_insts            371454                       # Number of load instructions
system.switch_cpus15.num_store_insts           117349                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     378248336.840018                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2037179.159982                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.005357                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.994643                       # Percentage of idle cycles
system.switch_cpus15.Branches                  103424                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass        74130      3.65%      3.65% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu         1432576     70.53%     74.17% # Class of executed instruction
system.switch_cpus15.op_class::IntMult          11630      0.57%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd            73      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             3      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             1      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus15.op_class::MemRead         374034     18.41%     93.16% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite        117447      5.78%     98.95% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess        21394      1.05%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total          2031288                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     23829504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10659016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      4666957                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         848320                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       660523                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       187797                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                704                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          11408082                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              6859                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             6859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       804681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6948958                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          749758                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7369                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          8600                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           515207                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          515207                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      10146136                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1261242                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side      3019668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       653878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         3181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side        10800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side      6144399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      1314812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side     11577349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       831993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side      4198921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side      1102582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side      1555142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       679507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side       689774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       369670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        18022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side        92824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         3216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        12376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         4500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         3054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side        11969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         3048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side        11038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         3048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side        11033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side        11754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         3108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side        11703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        15344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side        23962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              32395631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side    115313472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     21487332                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       106752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       301744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side    253976256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     42403549                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side    473639232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side     29363280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side    164152704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     34743528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side     59086720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     20490516                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side     25951616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     10825892                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       673984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      2924388                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       103424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       361264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        29504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        94576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        97856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side       322736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        97536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side       304112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        97536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       306096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        97536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       309104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       101312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side       321392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       560576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side       683336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1259328861                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2352882                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         26189949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.568499                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.578926                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18518533     70.71%     70.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4967063     18.97%     89.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1589970      6.07%     95.74% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 588313      2.25%     97.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 152771      0.58%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  31286      0.12%     98.69% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  14740      0.06%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  10576      0.04%     98.79% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   9724      0.04%     98.83% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  11486      0.04%     98.87% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 22329      0.09%     98.96% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 34491      0.13%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 45035      0.17%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 57501      0.22%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 68070      0.26%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 66711      0.25%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  1350      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26189949                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.633578                       # Number of seconds simulated
sim_ticks                                1633578123500                       # Number of ticks simulated
final_tick                               4093252635000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3757486                       # Simulator instruction rate (inst/s)
host_op_rate                                  3757486                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              669203974                       # Simulator tick rate (ticks/s)
host_mem_usage                                 857252                       # Number of bytes of host memory used
host_seconds                                  2441.08                       # Real time elapsed on the host
sim_insts                                  9172309883                       # Number of instructions simulated
sim_ops                                    9172309883                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst      2447488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data      2631808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst        29632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data       215936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       421440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data      1113344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst      3680128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data      1432832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst      6732480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data      9823360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst     12119040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data     18709120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst     17384192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data     29520512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst     82294528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data    102955264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst        40320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data       209728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        30016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data       131264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst        29760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data       315072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst     71352192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data     86338560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst        17536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data       122048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data       131456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst        52352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data       130112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst     22283136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data     39751424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          512460352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst      2447488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst        29632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       421440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst      3680128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst      6732480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst     12119040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst     17384192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst     82294528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst        40320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        30016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst        29760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst     71352192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst        17536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst     22283136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     218928512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     61598848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        61598848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst        38242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data        41122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst          463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data         3374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         6585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data        17396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst        57502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data        22388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst       105195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data       153490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst       189360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data       292330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst       271628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data       461258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst      1285852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data      1608676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst          630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data         3277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst          469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data         2051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst          465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data         4923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst      1114878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data      1349040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst          274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data         1907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data         2054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst          818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data         2033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst       348174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data       621116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8007193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        962482                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             962482                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst      1498237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data      1611070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        18139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       132186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst       257986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data       681537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      2252802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data       877113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst      4121309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data      6013401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst      7418709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data     11452847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst     10641788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data     18071075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst     50376855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data     63024390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst        24682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data       128386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst        18374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data        80354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst        18218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       192872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst     43678469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data     52852422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst        10735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data        74712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst         8737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data        80471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        32047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        79648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst     13640692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data     24333960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             313704221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst      1498237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        18139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst       257986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      2252802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst      4121309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst      7418709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst     10641788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst     50376855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst        24682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst        18374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst        18218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst     43678469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst        10735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst         8737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        32047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst     13640692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        134017779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37707929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37707929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37707929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst      1498237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data      1611070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        18139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       132186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst       257986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data       681537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      2252802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data       877113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst      4121309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data      6013401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst      7418709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data     11452847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst     10641788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data     18071075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst     50376855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data     63024390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst        24682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data       128386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst        18374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data        80354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst        18218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       192872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst     43678469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data     52852422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst        10735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data        74712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst         8737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data        80471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        32047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        79648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst     13640692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data     24333960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            351412150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   1665                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    37541                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   7298     23.87%     23.87% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   134      0.44%     24.31% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  1673      5.47%     29.78% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    22      0.07%     29.86% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 21443     70.14%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              30570                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    7298     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    134      0.82%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   1673     10.20%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     22      0.13%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   7278     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               16405                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           1632601337000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              10050000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              81977000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               4394000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            1360967500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       1634058725500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.339411                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.536637                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  30      0.09%      0.10% # number of callpals executed
system.cpu00.kern.callpal::swpipl               26864     83.53%     83.63% # number of callpals executed
system.cpu00.kern.callpal::rdps                  3354     10.43%     94.05% # number of callpals executed
system.cpu00.kern.callpal::rti                   1877      5.84%     99.89% # number of callpals executed
system.cpu00.kern.callpal::callsys                  6      0.02%     99.91% # number of callpals executed
system.cpu00.kern.callpal::rdunique                29      0.09%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                32161                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            1907                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                81                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                81                      
system.cpu00.kern.mode_good::user                  81                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.042475                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.081489                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel       9940013000     24.89%     24.89% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        29989569500     75.11%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     30                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements          100305                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         489.071080                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          14920035                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          100796                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          148.022094                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   489.071080                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.955217                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.955217                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        30058322                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       30058322                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     11340337                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      11340337                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      3505969                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      3505969                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        11103                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        11103                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        10389                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        10389                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     14846306                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       14846306                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     14846306                       # number of overall hits
system.cpu00.dcache.overall_hits::total      14846306                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        79089                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        79089                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data        28305                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        28305                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          681                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          681                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         1175                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         1175                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data       107394                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       107394                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data       107394                       # number of overall misses
system.cpu00.dcache.overall_misses::total       107394                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     11419426                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     11419426                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      3534274                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      3534274                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        11784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        11784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        11564                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        11564                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     14953700                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     14953700                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     14953700                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     14953700                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.006926                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.006926                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.008009                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.008009                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.057790                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.057790                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.101608                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.101608                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.007182                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.007182                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.007182                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.007182                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        43397                       # number of writebacks
system.cpu00.dcache.writebacks::total           43397                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements          378351                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          65297291                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs          378863                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          172.350668                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       129874983                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      129874983                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst     64369965                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      64369965                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst     64369965                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       64369965                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst     64369965                       # number of overall hits
system.cpu00.icache.overall_hits::total      64369965                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst       378351                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       378351                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst       378351                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       378351                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst       378351                       # number of overall misses
system.cpu00.icache.overall_misses::total       378351                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst     64748316                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     64748316                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst     64748316                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     64748316                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst     64748316                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     64748316                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.005843                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.005843                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.005843                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.005843                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.005843                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.005843                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks       378351                       # number of writebacks
system.cpu00.icache.writebacks::total          378351                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    29293                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   6739     25.98%     25.98% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  1673      6.45%     32.43% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    19      0.07%     32.51% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 17506     67.49%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              25937                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    6739     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   1673     11.04%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     19      0.13%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   6720     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               15151                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           1633097071000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             876833500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       1634059007000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.383868                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.584146                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu01.kern.callpal::swpipl               22553     81.71%     81.73% # number of callpals executed
system.cpu01.kern.callpal::rdps                  3350     12.14%     93.87% # number of callpals executed
system.cpu01.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                27601                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              1695                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 3                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   3                      
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.001770                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.003534                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         12951500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       1791040373000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements           23345                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         422.035633                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1319171                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           23805                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           55.415711                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   132.552045                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   289.483588                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.258891                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.565398                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.824288                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2311452                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2311452                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data       738340                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        738340                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data       361363                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       361363                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         4850                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         4850                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         4640                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         4640                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data      1099703                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1099703                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data      1099703                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1099703                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data        28388                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        28388                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data         2219                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         2219                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          377                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          377                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          553                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          553                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data        30607                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        30607                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data        30607                       # number of overall misses
system.cpu01.dcache.overall_misses::total        30607                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data       766728                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       766728                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data       363582                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       363582                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         5227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         5227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data      1130310                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1130310                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data      1130310                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1130310                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.037025                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.037025                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.006103                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.006103                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.072126                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.072126                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.106490                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.106490                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.027078                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.027078                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.027078                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.027078                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         1688                       # number of writebacks
system.cpu01.dcache.writebacks::total            1688                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements           12247                       # number of replacements
system.cpu01.icache.tags.tagsinuse                500                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           9817720                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           12747                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          770.198478                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   368.451131                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   131.548869                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.719631                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.256931                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.976562                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         7396955                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        7396955                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst      3680107                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       3680107                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst      3680107                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        3680107                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst      3680107                       # number of overall hits
system.cpu01.icache.overall_hits::total       3680107                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst        12247                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        12247                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst        12247                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        12247                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst        12247                       # number of overall misses
system.cpu01.icache.overall_misses::total        12247                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst      3692354                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      3692354                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst      3692354                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      3692354                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst      3692354                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      3692354                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003317                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003317                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003317                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003317                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003317                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003317                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks        12247                       # number of writebacks
system.cpu01.icache.writebacks::total           12247                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   1682                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    39420                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  10219     31.02%     31.02% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  1673      5.08%     36.10% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    10      0.03%     36.13% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 21036     63.87%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              32938                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   10219     46.22%     46.22% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   1673      7.57%     53.78% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     10      0.05%     53.83% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  10209     46.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               22111                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           1631706845000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              81977000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               1172500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1583880500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       1633373875000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.485311                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.671292                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      1.18%      1.18% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      1.18%      2.35% # number of syscalls executed
system.cpu02.kern.syscall::4                        6      7.06%      9.41% # number of syscalls executed
system.cpu02.kern.syscall::6                        2      2.35%     11.76% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      1.18%     12.94% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      1.18%     14.12% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      1.18%     15.29% # number of syscalls executed
system.cpu02.kern.syscall::73                      70     82.35%     97.65% # number of syscalls executed
system.cpu02.kern.syscall::75                       2      2.35%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   85                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 273      0.78%      0.78% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 114      0.32%      1.10% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.01%      1.10% # number of callpals executed
system.cpu02.kern.callpal::swpipl               29454     83.66%     84.76% # number of callpals executed
system.cpu02.kern.callpal::rdps                  3368      9.57%     94.33% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.00%     94.33% # number of callpals executed
system.cpu02.kern.callpal::rti                   1801      5.12%     99.45% # number of callpals executed
system.cpu02.kern.callpal::callsys                103      0.29%     99.74% # number of callpals executed
system.cpu02.kern.callpal::imb                      5      0.01%     99.76% # number of callpals executed
system.cpu02.kern.callpal::rdunique                86      0.24%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                35207                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            1916                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               119                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               120                      
system.cpu02.kern.mode_good::user                 119                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.062630                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.117445                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     1633082287500     99.99%     99.99% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          219984500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    114                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           51013                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         476.748744                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1963942                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           51518                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           38.121472                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   476.748744                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.931150                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.931150                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         3858866                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        3858866                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      1208562                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1208562                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       598895                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       598895                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        14217                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        14217                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        14821                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        14821                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data      1807457                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1807457                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data      1807457                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1807457                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        50187                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        50187                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         9974                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         9974                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         1617                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1617                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          885                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          885                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        60161                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        60161                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        60161                       # number of overall misses
system.cpu02.dcache.overall_misses::total        60161                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data      1258749                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      1258749                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       608869                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       608869                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        15834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        15834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        15706                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        15706                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data      1867618                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1867618                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data      1867618                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1867618                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.039871                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.039871                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.016381                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.016381                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.102122                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.102122                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.056348                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.056348                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.032213                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.032213                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.032213                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.032213                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        19035                       # number of writebacks
system.cpu02.dcache.writebacks::total           19035                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           25695                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.999973                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          16413628                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           26207                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          626.307017                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.999973                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        13276216                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       13276216                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      6599558                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       6599558                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      6599558                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        6599558                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      6599558                       # number of overall hits
system.cpu02.icache.overall_hits::total       6599558                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        25700                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        25700                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        25700                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        25700                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        25700                       # number of overall misses
system.cpu02.icache.overall_misses::total        25700                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      6625258                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      6625258                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      6625258                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      6625258                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      6625258                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      6625258                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.003879                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.003879                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.003879                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.003879                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.003879                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.003879                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        25695                       # number of writebacks
system.cpu02.icache.writebacks::total           25695                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   1671                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    30763                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   6943     26.30%     26.30% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  1673      6.34%     32.63% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    20      0.08%     32.71% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 17768     67.29%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              26404                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    6943     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   1673     10.75%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     20      0.13%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   6925     44.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               15561                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           1633070623000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               4053500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             902447000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       1634059100500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.389746                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.589343                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    4                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   6      0.02%      0.02% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  83      0.29%      0.32% # number of callpals executed
system.cpu03.kern.callpal::tbi                      4      0.01%      0.33% # number of callpals executed
system.cpu03.kern.callpal::swpipl               22919     81.34%     81.67% # number of callpals executed
system.cpu03.kern.callpal::rdps                  3351     11.89%     93.56% # number of callpals executed
system.cpu03.kern.callpal::rti                   1792      6.36%     99.92% # number of callpals executed
system.cpu03.kern.callpal::callsys                 13      0.05%     99.97% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.00%     99.97% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 8      0.03%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                28177                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            1876                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               122                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               123                      
system.cpu03.kern.mode_good::user                 122                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.065565                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.122623                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     1612882986000     98.71%     98.71% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        21149649500      1.29%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     83                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements           57487                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         477.865222                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          12298894                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           57946                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          212.247506                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   477.865222                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.933331                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.933331                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        21503458                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       21503458                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data      7456709                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       7456709                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data      3185773                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      3185773                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         5584                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         5584                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         5517                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         5517                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     10642482                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       10642482                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     10642482                       # number of overall hits
system.cpu03.dcache.overall_hits::total      10642482                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data        49411                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        49411                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data        15457                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        15457                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          533                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          533                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          550                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          550                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data        64868                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        64868                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data        64868                       # number of overall misses
system.cpu03.dcache.overall_misses::total        64868                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data      7506120                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      7506120                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data      3201230                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      3201230                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         6117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         6117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         6067                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         6067                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     10707350                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     10707350                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     10707350                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     10707350                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.006583                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.006583                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.004828                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.004828                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.087134                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.087134                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.090654                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.090654                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.006058                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.006058                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.006058                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.006058                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        23562                       # number of writebacks
system.cpu03.dcache.writebacks::total           23562                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements          436741                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          44404679                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          437253                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          101.553743                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        90062263                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       90062263                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst     44376020                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total      44376020                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst     44376020                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total       44376020                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst     44376020                       # number of overall hits
system.cpu03.icache.overall_hits::total      44376020                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst       436741                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       436741                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst       436741                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       436741                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst       436741                       # number of overall misses
system.cpu03.icache.overall_misses::total       436741                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst     44812761                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total     44812761                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst     44812761                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total     44812761                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst     44812761                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total     44812761                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.009746                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.009746                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.009746                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.009746                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.009746                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.009746                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks       436741                       # number of writebacks
system.cpu03.icache.writebacks::total          436741                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   1577                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    75895                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   7189     26.82%     26.82% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  1673      6.24%     33.06% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    19      0.07%     33.13% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 17927     66.87%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              26808                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    7187     44.77%     44.77% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   1673     10.42%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     19      0.12%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   7174     44.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               16053                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           1633269143000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               3759000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             912493000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       1634267372000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999722                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.400179                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.598814                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu04.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   13                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  16      0.06%      0.06% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  78      0.27%      0.33% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.00%      0.33% # number of callpals executed
system.cpu04.kern.callpal::swpipl               23230     81.14%     81.47% # number of callpals executed
system.cpu04.kern.callpal::rdps                  3347     11.69%     93.16% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.00%     93.16% # number of callpals executed
system.cpu04.kern.callpal::rti                   1886      6.59%     99.75% # number of callpals executed
system.cpu04.kern.callpal::callsys                 16      0.06%     99.81% # number of callpals executed
system.cpu04.kern.callpal::imb                      3      0.01%     99.82% # number of callpals executed
system.cpu04.kern.callpal::rdunique                52      0.18%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                28630                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            1964                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               307                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               307                      
system.cpu04.kern.mode_good::user                 307                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.156314                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.270365                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     1527889861000     93.49%     93.49% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       106377511000      6.51%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     78                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          311803                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         479.703797                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          47260271                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          312315                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          151.322450                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   479.703797                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.936921                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.936921                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        94717910                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       94717910                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     37355317                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      37355317                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data      9511833                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      9511833                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         6746                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         6746                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         6850                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         6850                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     46867150                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       46867150                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     46867150                       # number of overall hits
system.cpu04.dcache.overall_hits::total      46867150                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data       245321                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       245321                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data        72593                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        72593                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          813                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          813                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          619                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          619                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       317914                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       317914                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       317914                       # number of overall misses
system.cpu04.dcache.overall_misses::total       317914                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     37600638                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     37600638                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data      9584426                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      9584426                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         7559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         7559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         7469                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         7469                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     47185064                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     47185064                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     47185064                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     47185064                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.006524                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.006524                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.007574                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.007574                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.107554                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.107554                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.082876                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.082876                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.006738                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.006738                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.006738                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.006738                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       121382                       # number of writebacks
system.cpu04.dcache.writebacks::total          121382                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements          938825                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999970                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         214557014                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs          939336                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          228.413490                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999970                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       431568842                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      431568842                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    214376182                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     214376182                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    214376182                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      214376182                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    214376182                       # number of overall hits
system.cpu04.icache.overall_hits::total     214376182                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst       938826                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total       938826                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst       938826                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total       938826                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst       938826                       # number of overall misses
system.cpu04.icache.overall_misses::total       938826                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    215315008                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    215315008                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    215315008                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    215315008                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    215315008                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    215315008                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.004360                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.004360                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.004360                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.004360                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.004360                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.004360                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks       938825                       # number of writebacks
system.cpu04.icache.writebacks::total          938825                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   1471                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                   106307                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   7030     26.46%     26.46% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  1673      6.30%     32.76% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    19      0.07%     32.83% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 17845     67.17%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              26567                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    7030     44.66%     44.66% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   1673     10.63%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     19      0.12%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   7019     44.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               15741                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           1633060322500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               3808500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             912981000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       1634059089000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.393331                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.592502                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   3      0.01%      0.01% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  25      0.09%      0.10% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.00%      0.10% # number of callpals executed
system.cpu05.kern.callpal::swpipl               23052     81.34%     81.44% # number of callpals executed
system.cpu05.kern.callpal::rdps                  3346     11.81%     93.24% # number of callpals executed
system.cpu05.kern.callpal::rti                   1823      6.43%     99.68% # number of callpals executed
system.cpu05.kern.callpal::callsys                  3      0.01%     99.69% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.00%     99.69% # number of callpals executed
system.cpu05.kern.callpal::rdunique                88      0.31%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                28342                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            1849                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               353                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               354                      
system.cpu05.kern.mode_good::user                 353                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.191455                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.321072                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel        335225500      0.16%      0.16% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       209450569000     99.84%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     25                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements          558730                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         481.620362                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          89948495                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          559202                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          160.851526                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   481.620362                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.940665                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.940665                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses       181382722                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses      181382722                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     73544429                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      73544429                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data     16286935                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total     16286935                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         5804                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         5804                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         5950                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         5950                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     89831364                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       89831364                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     89831364                       # number of overall hits
system.cpu05.dcache.overall_hits::total      89831364                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data       460246                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       460246                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data       104332                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       104332                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          870                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          870                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          614                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          614                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data       564578                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       564578                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data       564578                       # number of overall misses
system.cpu05.dcache.overall_misses::total       564578                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     74004675                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     74004675                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data     16391267                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total     16391267                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         6674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         6674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         6564                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         6564                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     90395942                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     90395942                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     90395942                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     90395942                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.006219                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.006219                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.006365                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.006365                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.130357                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.130357                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.093541                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.093541                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.006246                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.006246                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       189619                       # number of writebacks
system.cpu05.dcache.writebacks::total          189619                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements         1461802                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         420471167                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs         1462314                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          287.538222                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       843802570                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      843802570                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    419708582                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     419708582                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    419708582                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      419708582                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    419708582                       # number of overall hits
system.cpu05.icache.overall_hits::total     419708582                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst      1461802                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total      1461802                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst      1461802                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total      1461802                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst      1461802                       # number of overall misses
system.cpu05.icache.overall_misses::total      1461802                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    421170384                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    421170384                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    421170384                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    421170384                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    421170384                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    421170384                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003471                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003471                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003471                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003471                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003471                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003471                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks      1461802                       # number of writebacks
system.cpu05.icache.writebacks::total         1461802                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   1351                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                   139763                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   7120     26.53%     26.53% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  1673      6.23%     32.77% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    26      0.10%     32.86% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 18017     67.14%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              26836                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    7120     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   1673     10.50%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     26      0.16%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   7107     44.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               15926                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           1632346351500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               4423500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             940246500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       1633372998500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.394461                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.593457                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                   6      0.02%      0.02% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  38      0.13%      0.15% # number of callpals executed
system.cpu06.kern.callpal::swpipl               23272     81.11%     81.26% # number of callpals executed
system.cpu06.kern.callpal::rdps                  3347     11.66%     92.93% # number of callpals executed
system.cpu06.kern.callpal::rti                   1866      6.50%     99.43% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      0.05%     99.48% # number of callpals executed
system.cpu06.kern.callpal::rdunique               149      0.52%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                28693                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            1905                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               515                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel               516                      
system.cpu06.kern.mode_good::user                 515                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.270866                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.426033                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       3707021500      1.12%      1.12% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       328226086000     98.88%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     38                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements          779934                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         484.305419                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         139484506                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          780401                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          178.734402                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   484.305419                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.945909                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.945909                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses       281284990                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses      281284990                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data    116453776                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total     116453776                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data     22996478                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total     22996478                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         6074                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         6074                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         6306                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         6306                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    139450254                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      139450254                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    139450254                       # number of overall hits
system.cpu06.dcache.overall_hits::total     139450254                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data       658118                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       658118                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data       127276                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       127276                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         1038                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         1038                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          687                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          687                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data       785394                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       785394                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data       785394                       # number of overall misses
system.cpu06.dcache.overall_misses::total       785394                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data    117111894                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total    117111894                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data     23123754                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total     23123754                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         7112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         7112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         6993                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         6993                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    140235648                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    140235648                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    140235648                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    140235648                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.005620                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.005620                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.005504                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.005504                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.145951                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.145951                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.098241                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.098241                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.005601                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.005601                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.005601                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.005601                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       230294                       # number of writebacks
system.cpu06.dcache.writebacks::total          230294                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements         1895023                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs         658663167                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs         1895535                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          347.481406                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses      1322090237                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses     1322090237                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst    658202584                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total     658202584                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst    658202584                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total      658202584                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst    658202584                       # number of overall hits
system.cpu06.icache.overall_hits::total     658202584                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst      1895023                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total      1895023                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst      1895023                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total      1895023                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst      1895023                       # number of overall misses
system.cpu06.icache.overall_misses::total      1895023                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst    660097607                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total    660097607                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst    660097607                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total    660097607                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst    660097607                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total    660097607                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.002871                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.002871                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.002871                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.002871                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.002871                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.002871                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks      1895023                       # number of writebacks
system.cpu06.icache.writebacks::total         1895023                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    249                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                   272100                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   7213     25.99%     25.99% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  1673      6.03%     32.02% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    22      0.08%     32.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 18847     67.90%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              27755                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    7213     44.78%     44.78% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   1673     10.39%     55.17% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     22      0.14%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   7200     44.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               16108                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           1632983777000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               4279500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             989186000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       1634059219500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.382024                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.580364                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                  23      0.08%      0.08% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  30      0.10%      0.18% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.00%      0.18% # number of callpals executed
system.cpu07.kern.callpal::swpipl               24151     81.41%     81.59% # number of callpals executed
system.cpu07.kern.callpal::rdps                  3346     11.28%     92.87% # number of callpals executed
system.cpu07.kern.callpal::rti                   1909      6.43%     99.31% # number of callpals executed
system.cpu07.kern.callpal::callsys                 29      0.10%     99.40% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.00%     99.41% # number of callpals executed
system.cpu07.kern.callpal::rdunique               176      0.59%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                29666                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            1939                       # number of protection mode switches
system.cpu07.kern.mode_switch::user              1660                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel              1660                      
system.cpu07.kern.mode_good::user                1660                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.856111                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.922478                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      82814263000      5.58%      5.58% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       1401261003000     94.42%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     30                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements         2219150                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         506.944177                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         589819289                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs         2219601                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          265.732124                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   506.944177                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.990125                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.990125                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses      1186253423                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses     1186253423                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    514719162                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     514719162                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     75059626                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     75059626                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         5396                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         5396                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         6583                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         6583                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    589778788                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      589778788                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    589778788                       # number of overall hits
system.cpu07.dcache.overall_hits::total     589778788                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data      1985963                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total      1985963                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data       235945                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       235945                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         2076                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         2076                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          782                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          782                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data      2221908                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      2221908                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data      2221908                       # number of overall misses
system.cpu07.dcache.overall_misses::total      2221908                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    516705125                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    516705125                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     75295571                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     75295571                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         7472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         7472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         7365                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         7365                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    592000696                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    592000696                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    592000696                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    592000696                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.003844                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.003844                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.003134                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.003134                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.277837                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.277837                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.106178                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.106178                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.003753                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.003753                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.003753                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.003753                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       437123                       # number of writebacks
system.cpu07.dcache.writebacks::total          437123                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements         6291891                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs        2799263578                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs         6292403                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          444.864002                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      5617223713                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     5617223713                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst   2799174020                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total    2799174020                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst   2799174020                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total     2799174020                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst   2799174020                       # number of overall hits
system.cpu07.icache.overall_hits::total    2799174020                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst      6291891                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total      6291891                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst      6291891                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total      6291891                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst      6291891                       # number of overall misses
system.cpu07.icache.overall_misses::total      6291891                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst   2805465911                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total   2805465911                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst   2805465911                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total   2805465911                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst   2805465911                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total   2805465911                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.002243                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.002243                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.002243                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.002243                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.002243                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.002243                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks      6291891                       # number of writebacks
system.cpu07.icache.writebacks::total         6291891                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    29292                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   6742     25.99%     25.99% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  1673      6.45%     32.44% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    19      0.07%     32.52% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 17503     67.48%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              25937                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    6742     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   1673     11.04%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     19      0.13%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   6723     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               15157                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           1633096501500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             877658000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       1634059262000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.384106                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.584378                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu08.kern.callpal::swpipl               22553     81.71%     81.74% # number of callpals executed
system.cpu08.kern.callpal::rdps                  3349     12.13%     93.87% # number of callpals executed
system.cpu08.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                27600                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements           27780                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         438.366665                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1234880                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           28222                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           43.755935                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   438.366665                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.856185                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.856185                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2315257                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2315257                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       734818                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        734818                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       360943                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       360943                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         4897                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         4897                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         4640                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         4640                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data      1095761                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1095761                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data      1095761                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1095761                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        32251                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        32251                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2214                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2214                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          377                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          377                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          561                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          561                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data        34465                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        34465                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data        34465                       # number of overall misses
system.cpu08.dcache.overall_misses::total        34465                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       767069                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       767069                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       363157                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       363157                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         5274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         5274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         5201                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         5201                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data      1130226                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1130226                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data      1130226                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1130226                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.042044                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.042044                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.006097                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.006097                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.071483                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.071483                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.107864                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.107864                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.030494                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.030494                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.030494                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.030494                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         4878                       # number of writebacks
system.cpu08.dcache.writebacks::total            4878                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements           12527                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           4100469                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs           13039                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          314.477261                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         7388843                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        7388843                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst      3675631                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       3675631                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst      3675631                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        3675631                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst      3675631                       # number of overall hits
system.cpu08.icache.overall_hits::total       3675631                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst        12527                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total        12527                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst        12527                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total        12527                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst        12527                       # number of overall misses
system.cpu08.icache.overall_misses::total        12527                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst      3688158                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      3688158                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst      3688158                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      3688158                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst      3688158                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      3688158                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.003397                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003397                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.003397                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003397                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.003397                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003397                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks        12527                       # number of writebacks
system.cpu08.icache.writebacks::total           12527                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    29272                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   6743     26.02%     26.02% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  1673      6.46%     32.47% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    19      0.07%     32.55% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 17482     67.45%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              25917                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    6743     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   1673     11.04%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     19      0.13%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   6724     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               15159                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           1633096616000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               3132000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             877579500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       1634059304500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.384624                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.584906                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu09.kern.callpal::swpipl               22533     81.70%     81.72% # number of callpals executed
system.cpu09.kern.callpal::rdps                  3349     12.14%     93.87% # number of callpals executed
system.cpu09.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                27580                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements           22393                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         448.462148                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1194943                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           22853                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           52.288233                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   448.462148                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.875903                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.875903                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2286122                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2286122                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data       730216                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        730216                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data       357676                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       357676                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         4926                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         4926                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         4660                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         4660                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data      1087892                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1087892                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data      1087892                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1087892                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data        27854                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        27854                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         2129                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2129                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          366                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          366                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          543                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          543                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data        29983                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        29983                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data        29983                       # number of overall misses
system.cpu09.dcache.overall_misses::total        29983                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data       758070                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       758070                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data       359805                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       359805                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         5292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         5292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         5203                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         5203                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data      1117875                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1117875                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data      1117875                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1117875                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.036743                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.036743                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.005917                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.005917                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.069161                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.069161                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.104363                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.104363                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.026821                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.026821                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.026821                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.026821                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1672                       # number of writebacks
system.cpu09.dcache.writebacks::total            1672                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements           12029                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           3944048                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs           12541                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          314.492305                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    25.699719                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   486.300281                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.050195                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.949805                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         7281087                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        7281087                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst      3622500                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       3622500                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst      3622500                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        3622500                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst      3622500                       # number of overall hits
system.cpu09.icache.overall_hits::total       3622500                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst        12029                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total        12029                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst        12029                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total        12029                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst        12029                       # number of overall misses
system.cpu09.icache.overall_misses::total        12029                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst      3634529                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      3634529                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst      3634529                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      3634529                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst      3634529                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      3634529                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.003310                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003310                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.003310                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003310                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.003310                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003310                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks        12029                       # number of writebacks
system.cpu09.icache.writebacks::total           12029                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    29276                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   6737     25.99%     25.99% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  1673      6.45%     32.44% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    19      0.07%     32.52% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 17492     67.48%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              25921                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    6737     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   1673     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     19      0.13%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   6718     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               15147                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           1633095836500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             878408000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       1634059347000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.384061                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.584352                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu10.kern.callpal::swpipl               22537     81.70%     81.72% # number of callpals executed
system.cpu10.kern.callpal::rdps                  3349     12.14%     93.87% # number of callpals executed
system.cpu10.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                27584                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements           25929                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         408.238356                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           2140673                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           26356                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           81.221468                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   201.101740                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   207.136616                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.392777                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.404564                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.797341                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2309486                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2309486                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       734619                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        734619                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data       360125                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       360125                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         4916                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         4916                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         4653                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         4653                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data      1094744                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1094744                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data      1094744                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1094744                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data        31050                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        31050                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data         2156                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2156                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          374                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          374                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          536                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          536                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data        33206                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        33206                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data        33206                       # number of overall misses
system.cpu10.dcache.overall_misses::total        33206                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       765669                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       765669                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data       362281                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       362281                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         5290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         5290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         5189                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         5189                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data      1127950                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1127950                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data      1127950                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1127950                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.040553                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.040553                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.005951                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.005951                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.070699                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.070699                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.103295                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.103295                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.029439                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.029439                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.029439                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.029439                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         1632                       # number of writebacks
system.cpu10.dcache.writebacks::total            1632                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements           12102                       # number of replacements
system.cpu10.icache.tags.tagsinuse                442                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           5768769                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs           12544                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          459.882733                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   318.331598                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   123.668402                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.621741                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.241540                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.863281                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         7364736                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        7364736                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst      3664215                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       3664215                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst      3664215                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        3664215                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst      3664215                       # number of overall hits
system.cpu10.icache.overall_hits::total       3664215                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst        12102                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total        12102                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst        12102                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total        12102                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst        12102                       # number of overall misses
system.cpu10.icache.overall_misses::total        12102                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst      3676317                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      3676317                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst      3676317                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      3676317                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst      3676317                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      3676317                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003292                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003292                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003292                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003292                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003292                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003292                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks        12102                       # number of writebacks
system.cpu10.icache.writebacks::total           12102                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    493                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                   252326                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   7238     26.22%     26.22% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  1673      6.06%     32.28% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    39      0.14%     32.42% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 18657     67.58%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              27607                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    7238     44.80%     44.80% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   1673     10.35%     55.15% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     39      0.24%     55.39% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   7207     44.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               16157                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           1632958153500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               5637500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            1013621500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       1634059389500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.386289                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.585250                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  56      0.19%      0.19% # number of callpals executed
system.cpu11.kern.callpal::swpipl               23965     80.96%     81.15% # number of callpals executed
system.cpu11.kern.callpal::rdps                  3349     11.31%     92.47% # number of callpals executed
system.cpu11.kern.callpal::rti                   1930      6.52%     98.99% # number of callpals executed
system.cpu11.kern.callpal::callsys                 41      0.14%     99.13% # number of callpals executed
system.cpu11.kern.callpal::rdunique               259      0.87%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                29601                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            1986                       # number of protection mode switches
system.cpu11.kern.mode_switch::user              1436                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel              1436                      
system.cpu11.kern.mode_good::user                1436                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.723061                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.839275                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2909254004500     71.10%     71.10% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       1182484707000     28.90%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     56                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements         1997956                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         486.682037                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         502740151                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         1998407                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          251.570451                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2704845467500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    46.137220                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   440.544817                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.090112                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.860439                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.950551                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          445                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses      1009423932                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses     1009423932                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data    444861637                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     444861637                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     56832396                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     56832396                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         5695                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         5695                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         6801                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         6801                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    501694033                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      501694033                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    501694033                       # number of overall hits
system.cpu11.dcache.overall_hits::total     501694033                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data      1747420                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      1747420                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data       254338                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       254338                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         1892                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         1892                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          657                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          657                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data      2001758                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      2001758                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data      2001758                       # number of overall misses
system.cpu11.dcache.overall_misses::total      2001758                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data    446609057                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    446609057                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     57086734                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     57086734                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         7587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         7587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         7458                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         7458                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    503695791                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    503695791                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    503695791                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    503695791                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.003913                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.003913                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.004455                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.004455                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.249374                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.249374                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.088093                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.088093                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.003974                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.003974                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.003974                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.003974                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       451171                       # number of writebacks
system.cpu11.dcache.writebacks::total          451171                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements         5055049                       # number of replacements
system.cpu11.icache.tags.tagsinuse         501.559951                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs        2365165713                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs         5055561                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          467.834472                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2704162647000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    55.829352                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   445.730599                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.109042                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.870568                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.979609                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          495                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses      4741290285                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses     4741290285                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst   2363062464                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total    2363062464                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst   2363062464                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total     2363062464                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst   2363062464                       # number of overall hits
system.cpu11.icache.overall_hits::total    2363062464                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst      5055119                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total      5055119                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst      5055119                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total      5055119                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst      5055119                       # number of overall misses
system.cpu11.icache.overall_misses::total      5055119                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst   2368117583                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total   2368117583                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst   2368117583                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total   2368117583                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst   2368117583                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total   2368117583                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.002135                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002135                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.002135                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002135                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.002135                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002135                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks      5055049                       # number of writebacks
system.cpu11.icache.writebacks::total         5055049                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    29282                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   6735     25.98%     25.98% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  1673      6.45%     32.43% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    19      0.07%     32.50% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 17500     67.50%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              25927                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    6735     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   1673     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     19      0.13%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   6716     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               15143                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           1633095048000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             879281500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       1634059432000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.383771                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.584063                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu12.kern.callpal::swpipl               22543     81.71%     81.73% # number of callpals executed
system.cpu12.kern.callpal::rdps                  3349     12.14%     93.87% # number of callpals executed
system.cpu12.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                27590                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements           23046                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         403.599953                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           2101272                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           23467                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           89.541569                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   189.428624                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   214.171330                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.369978                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.418303                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.788281                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2317612                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2317612                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       742011                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        742011                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data       361231                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       361231                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         4938                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         4938                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         4631                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         4631                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data      1103242                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1103242                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data      1103242                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1103242                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data        28036                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        28036                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data         2211                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2211                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          375                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          375                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          557                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          557                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data        30247                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        30247                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data        30247                       # number of overall misses
system.cpu12.dcache.overall_misses::total        30247                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       770047                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       770047                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data       363442                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       363442                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         5313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         5313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data      1133489                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1133489                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data      1133489                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1133489                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.036408                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.036408                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.006084                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.006084                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.070582                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.070582                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.107363                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.107363                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.026685                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.026685                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.026685                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.026685                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         1615                       # number of writebacks
system.cpu12.dcache.writebacks::total            1615                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements           12436                       # number of replacements
system.cpu12.icache.tags.tagsinuse         442.850968                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           5787372                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs           12879                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          449.365013                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   316.360643                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   126.490325                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.617892                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.247051                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.864943                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         7407927                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        7407927                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst      3685308                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       3685308                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst      3685308                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        3685308                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst      3685308                       # number of overall hits
system.cpu12.icache.overall_hits::total       3685308                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst        12437                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total        12437                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst        12437                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total        12437                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst        12437                       # number of overall misses
system.cpu12.icache.overall_misses::total        12437                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst      3697745                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      3697745                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst      3697745                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      3697745                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst      3697745                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      3697745                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003363                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003363                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003363                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003363                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003363                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003363                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks        12436                       # number of writebacks
system.cpu12.icache.writebacks::total           12436                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    29282                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   6735     25.98%     25.98% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  1673      6.45%     32.43% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    19      0.07%     32.50% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 17500     67.50%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              25927                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    6735     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   1673     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     19      0.13%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   6716     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               15143                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           1633094862000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             879510000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       1634059474500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.383771                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.584063                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu13.kern.callpal::swpipl               22543     81.71%     81.73% # number of callpals executed
system.cpu13.kern.callpal::rdps                  3349     12.14%     93.87% # number of callpals executed
system.cpu13.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                27590                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements           22843                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         412.862958                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           2150182                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           23272                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           92.393520                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   191.626244                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   221.236714                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.374270                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.432103                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.806373                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2318786                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2318786                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       741684                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        741684                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data       361223                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       361223                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         4949                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         4949                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         4619                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         4619                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data      1102907                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1102907                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data      1102907                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1102907                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data        28633                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        28633                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data         2230                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         2230                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          376                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          376                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          569                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          569                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        30863                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        30863                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        30863                       # number of overall misses
system.cpu13.dcache.overall_misses::total        30863                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       770317                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       770317                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data       363453                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       363453                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         5325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         5325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data      1133770                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1133770                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data      1133770                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1133770                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.037170                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.037170                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.006136                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.006136                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.070610                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.070610                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.109676                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.109676                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.027222                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027222                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.027222                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.027222                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         1545                       # number of writebacks
system.cpu13.dcache.writebacks::total            1545                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements           12183                       # number of replacements
system.cpu13.icache.tags.tagsinuse         442.850968                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           5788295                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs           12626                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          458.442500                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   316.226137                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   126.624830                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.617629                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.247314                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.864943                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         7409248                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        7409248                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst      3686348                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       3686348                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst      3686348                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        3686348                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst      3686348                       # number of overall hits
system.cpu13.icache.overall_hits::total       3686348                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst        12184                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total        12184                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst        12184                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total        12184                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst        12184                       # number of overall misses
system.cpu13.icache.overall_misses::total        12184                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst      3698532                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      3698532                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst      3698532                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      3698532                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst      3698532                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      3698532                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003294                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003294                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003294                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003294                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003294                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003294                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks        12183                       # number of writebacks
system.cpu13.icache.writebacks::total           12183                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    29282                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   6735     25.98%     25.98% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  1673      6.45%     32.43% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    19      0.07%     32.50% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 17500     67.50%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              25927                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    6735     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   1673     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     19      0.13%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   6716     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               15143                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           1633094776500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             879638000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       1634059517000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.383771                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.584063                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu14.kern.callpal::swpipl               22543     81.71%     81.73% # number of callpals executed
system.cpu14.kern.callpal::rdps                  3349     12.14%     93.87% # number of callpals executed
system.cpu14.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                27590                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements           22793                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         410.611731                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           2158040                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           23222                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           92.930841                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   185.030459                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   225.581272                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.361388                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.440588                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.801976                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2318799                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2318799                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       742424                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        742424                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data       361359                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       361359                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         4962                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         4962                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         4637                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         4637                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data      1103783                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1103783                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data      1103783                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1103783                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data        28140                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        28140                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data         2083                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2083                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          375                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          375                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          551                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          551                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data        30223                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        30223                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data        30223                       # number of overall misses
system.cpu14.dcache.overall_misses::total        30223                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       770564                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       770564                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data       363442                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       363442                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         5337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         5337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data      1134006                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1134006                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data      1134006                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1134006                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.036519                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.036519                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.005731                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.005731                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.070264                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.070264                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.106207                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.106207                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.026652                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.026652                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.026652                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.026652                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         1879                       # number of writebacks
system.cpu14.dcache.writebacks::total            1879                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements           12176                       # number of replacements
system.cpu14.icache.tags.tagsinuse         442.850968                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           5788205                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs           12619                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          458.689674                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   315.780596                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   127.070371                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.616759                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.248184                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.864943                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         7409625                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        7409625                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst      3686547                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       3686547                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst      3686547                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        3686547                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst      3686547                       # number of overall hits
system.cpu14.icache.overall_hits::total       3686547                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst        12177                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        12177                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst        12177                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        12177                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst        12177                       # number of overall misses
system.cpu14.icache.overall_misses::total        12177                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst      3698724                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      3698724                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst      3698724                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      3698724                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst      3698724                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      3698724                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003292                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003292                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003292                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003292                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003292                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003292                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks        12176                       # number of writebacks
system.cpu14.icache.writebacks::total           12176                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   1248                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                   173126                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   7183     26.48%     26.48% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  1673      6.17%     32.65% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    43      0.16%     32.81% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 18225     67.19%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              27124                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    7183     44.65%     44.65% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   1673     10.40%     55.05% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     43      0.27%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   7188     44.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               16087                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           1632746112500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               4918500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             952226500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       1633785234500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.394403                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.593091                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                   5      0.02%      0.02% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  37      0.13%      0.14% # number of callpals executed
system.cpu15.kern.callpal::swpipl               23542     81.15%     81.29% # number of callpals executed
system.cpu15.kern.callpal::rdps                  3346     11.53%     92.82% # number of callpals executed
system.cpu15.kern.callpal::rti                   1884      6.49%     99.32% # number of callpals executed
system.cpu15.kern.callpal::callsys                 14      0.05%     99.37% # number of callpals executed
system.cpu15.kern.callpal::rdunique               184      0.63%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                29012                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            1922                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               637                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel               638                      
system.cpu15.kern.mode_good::user                 637                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.331946                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.498242                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel      15394566500      3.46%      3.46% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       429716294500     96.54%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     37                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements         1018108                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         492.054851                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         181067531                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         1018583                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          177.764140                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   492.054851                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.961045                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.961045                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       365077861                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      365077861                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data    152402898                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     152402898                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data     28585374                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     28585374                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         6026                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         6026                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         6532                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         6532                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    180988272                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      180988272                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    180988272                       # number of overall hits
system.cpu15.dcache.overall_hits::total     180988272                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data       869379                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       869379                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data       154732                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       154732                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         1268                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         1268                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          680                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          680                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data      1024111                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1024111                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data      1024111                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1024111                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data    153272277                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    153272277                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data     28740106                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     28740106                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         7294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         7294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         7212                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         7212                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    182012383                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    182012383                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    182012383                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    182012383                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.005672                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.005672                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.005384                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.005384                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.173842                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.173842                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.094287                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.094287                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.005627                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.005627                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.005627                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.005627                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       279371                       # number of writebacks
system.cpu15.dcache.writebacks::total          279371                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements         2159951                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         860281330                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs         2160463                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          398.193040                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          512                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses      1726884343                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses     1726884343                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst    860202245                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     860202245                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst    860202245                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      860202245                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst    860202245                       # number of overall hits
system.cpu15.icache.overall_hits::total     860202245                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst      2159951                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total      2159951                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst      2159951                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total      2159951                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst      2159951                       # number of overall misses
system.cpu15.icache.overall_misses::total      2159951                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst    862362196                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    862362196                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst    862362196                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    862362196                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst    862362196                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    862362196                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.002505                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.002505                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.002505                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.002505                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.002505                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.002505                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks      2159951                       # number of writebacks
system.cpu15.icache.writebacks::total         2159951                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  804                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 804                       # Transaction distribution
system.iobus.trans_dist::WriteReq               27980                       # Transaction distribution
system.iobus.trans_dist::WriteResp              27980                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        55140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        57568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   57568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       220560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1474                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          678                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       222712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   222712                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8528293                       # number of replacements
system.l2.tags.tagsinuse                  4058.684778                       # Cycle average of tags in use
system.l2.tags.total_refs                    34918676                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8532196                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.092578                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      458.927494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    12.600353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     4.307052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.193410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     1.053766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst     1.634122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data     2.929481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    10.946141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     1.588719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst    34.819357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data    18.546170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst    66.799463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data    45.291651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst    97.587723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data    81.346243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst   768.333400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data   698.200269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     0.366433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     0.918478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     0.239788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     0.496940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.290852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     1.417572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst   816.762063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data   668.552755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     0.214536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.359233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     0.084822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     0.382168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.291470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.280995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst   136.824532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data   126.097328                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.112043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.003076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.001052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.000399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.000715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.002672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.000388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.008501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.004528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.016308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.011058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.023825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.019860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.187581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.170459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.199405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.163221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.033404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.030785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990890                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.952881                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 372712485                       # Number of tag accesses
system.l2.tags.data_accesses                372712485                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1809863                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1809863                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     13039902                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13039902                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data           54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data          128                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data           29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data          150                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  449                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data           45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data           38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data           44                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                179                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data        11855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data         4144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data         4865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data        31485                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data        49929                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data        55748                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data        89458                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data          357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data          345                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data       116542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data          348                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data           20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data          356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data        69755                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                435241                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst       340109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst        11784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst        19115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst       379239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst       833631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst      1272442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst      1623395                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst      5006039                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst        11897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst        11560                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst        11637                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst      3940241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst        12163                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst        11961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst        11359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst      1811777                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15308349                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data        41668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data        15304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data        25667                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data        27780                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data       125216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data       214531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data       261459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data       519276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data        21072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data        18406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data        17930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data       530383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data        17349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data        18472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data        17478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data       324426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2196417                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst       340109                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data        53523                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst        11784                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data        15322                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst        19115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data        29811                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst       379239                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data        32645                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst       833631                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data       156701                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst      1272442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data       264460                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst      1623395                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data       317207                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst      5006039                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data       608734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst        11897                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data        21429                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst        11560                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data        18422                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst        11637                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data        18275                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst      3940241                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data       646925                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst        12163                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data        17697                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst        11961                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data        18492                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst        11359                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data        17834                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst      1811777                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data       394181                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17940007                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst       340109                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data        53523                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst        11784                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data        15322                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst        19115                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data        29811                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst       379239                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data        32645                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst       833631                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data       156701                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst      1272442                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data       264460                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst      1623395                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data       317207                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst      5006039                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data       608734                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst        11897                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data        21429                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst        11560                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data        18422                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst        11637                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data        18275                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst      3940241                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data       646925                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst        12163                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data        17697                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst        11961                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data        18492                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst        11359                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data        17834                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst      1811777                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data       394181                       # number of overall hits
system.l2.overall_hits::total                17940007                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data         3687                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data          981                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data         1053                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data          899                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data          847                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data          918                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data          670                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data          752                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data          949                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data          953                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data          933                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data          824                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data          981                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data         1014                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data          853                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data          993                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              17307                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data          966                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data          490                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data          505                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          433                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data          471                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data          457                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data          463                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          387                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data          498                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data          478                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          472                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data          387                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data          495                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data          508                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data          491                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data          444                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             7945                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data        11863                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data          438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data         3843                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data         8894                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data        39615                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data        52844                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data        70155                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data       144733                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data          117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data          439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data          108                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data       136140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data          106                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data          423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data          103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data        83245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              553066                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst        38242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst          463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         6585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst        57502                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst       105195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst       189360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst       271628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst      1285852                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst          630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst          469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst          465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst      1114878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst          274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst          223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst          818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst       348174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3420758                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data        29266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data         3264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data        13555                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data        13815                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data       113879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data       239730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data       391106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data      1463960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data         3160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data         1930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data         4815                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data      1212952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data         1801                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data         1960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data         1930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data       538105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4035228                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst        38242                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data        41129                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst          463                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data         3702                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         6585                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data        17398                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst        57502                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data        22709                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst       105195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data       153494                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst       189360                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data       292574                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst       271628                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data       461261                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst      1285852                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data      1608693                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst          630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data         3277                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst          469                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data         2369                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst          465                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data         4923                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst      1114878                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data      1349092                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst          274                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data         1907                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst          223                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data         2383                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst          818                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data         2033                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst       348174                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data       621350                       # number of demand (read+write) misses
system.l2.demand_misses::total                8009052                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst        38242                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data        41129                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst          463                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data         3702                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         6585                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data        17398                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst        57502                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data        22709                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst       105195                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data       153494                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst       189360                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data       292574                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst       271628                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data       461261                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst      1285852                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data      1608693                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst          630                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data         3277                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst          469                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data         2369                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst          465                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data         4923                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst      1114878                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data      1349092                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst          274                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data         1907                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst          223                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data         2383                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst          818                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data         2033                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst       348174                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data       621350                       # number of overall misses
system.l2.overall_misses::total               8009052                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1809863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1809863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     13039902                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13039902                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data         3741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data          983                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data         1066                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data          904                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          856                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data          925                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data          693                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data          880                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data          978                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data          953                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data          944                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data          974                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data          983                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data         1014                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data          856                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data         1006                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            17756                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data         1011                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data          495                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data          509                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data          434                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data          481                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data          465                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data          464                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          425                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          501                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data          478                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          476                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data          431                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data          495                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data          508                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data          491                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data          460                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           8124                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data        23718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data          456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data         7987                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data        13759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data        71100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data       102773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data       125903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data       234191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data          474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data          455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data          453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data       252682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data          454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data          443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data          459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data       153000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            988307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst       378351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst        12247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst        25700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst       436741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst       938826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst      1461802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst      1895023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst      6291891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst        12527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst        12029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst        12102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst      5055119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst        12437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst        12184                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst        12177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst      2159951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       18729107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data        70934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data        18568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data        39222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data        41595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data       239095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data       454261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data       652565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data      1983236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data        24232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data        20336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data        22745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data      1743335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data        19150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data        20432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data        19408                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data       862531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6231645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst       378351                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data        94652                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst        12247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data        19024                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst        25700                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data        47209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst       436741                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data        55354                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst       938826                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data       310195                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst      1461802                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data       557034                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst      1895023                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data       778468                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst      6291891                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data      2217427                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst        12527                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data        24706                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst        12029                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data        20791                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst        12102                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data        23198                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst      5055119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data      1996017                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst        12437                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data        19604                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst        12184                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data        20875                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst        12177                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data        19867                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst      2159951                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data      1015531                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25949059                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst       378351                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data        94652                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst        12247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data        19024                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst        25700                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data        47209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst       436741                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data        55354                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst       938826                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data       310195                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst      1461802                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data       557034                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst      1895023                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data       778468                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst      6291891                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data      2217427                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst        12527                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data        24706                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst        12029                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data        20791                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst        12102                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data        23198                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst      5055119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data      1996017                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst        12437                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data        19604                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst        12184                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data        20875                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst        12177                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data        19867                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst      2159951                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data      1015531                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25949059                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.985565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.997965                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.987805                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.994469                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.989486                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.992432                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.966811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.854545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.970348                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.988347                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.845996                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.997965                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.996495                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.987078                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.974713                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.955490                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.989899                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.992141                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.997696                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.979210                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.982796                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.997845                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.910588                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.994012                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.991597                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.897912                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.965217                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.977967                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.500169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.960526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.481157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.646413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.557173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.514182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.557215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.618013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.246835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.964835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.238411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.538780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.233480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.954853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.224401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.544085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.559610                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.101075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.037805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.256226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.131662                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.112050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.129539                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.143338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.204367                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.050291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.038989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.038423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.220544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.022031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.018303                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.067176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.161195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.182644                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.412581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.175786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.345597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.332131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.476292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.527736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.599336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.738167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.130406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.094906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.211695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.695765                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.094047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.095928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.099444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.623867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.647538                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.101075                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.434529                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.037805                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.194596                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.256226                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.368531                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.131662                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.410250                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.112050                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.494831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.129539                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.525235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.143338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.592524                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.204367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.725477                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.050291                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.132640                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.038989                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.113944                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.038423                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.212217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.220544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.675892                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.022031                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.097276                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.018303                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.114156                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.067176                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.102330                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.161195                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.611847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.308645                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.101075                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.434529                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.037805                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.194596                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.256226                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.368531                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.131662                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.410250                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.112050                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.494831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.129539                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.525235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.143338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.592524                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.204367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.725477                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.050291                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.132640                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.038989                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.113944                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.038423                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.212217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.220544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.675892                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.022031                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.097276                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.018303                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.114156                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.067176                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.102330                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.161195                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.611847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.308645                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               962482                       # number of writebacks
system.l2.writebacks::total                    962482                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 804                       # Transaction distribution
system.membus.trans_dist::ReadResp            7456790                       # Transaction distribution
system.membus.trans_dist::WriteReq              27980                       # Transaction distribution
system.membus.trans_dist::WriteResp             27980                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       962482                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6209979                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21614                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10340                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           27111                       # Transaction distribution
system.membus.trans_dist::ReadExReq            560890                       # Transaction distribution
system.membus.trans_dist::ReadExResp           551207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7455986                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        57568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23255595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     23313163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23313163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       222712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    574059200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    574281912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               574281912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          15250075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                15250075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            15250075                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           11431485                       # DTB read hits
system.switch_cpus00.dtb.read_misses              477                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses       10410411                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           3548229                       # DTB write hits
system.switch_cpus00.dtb.write_misses              67                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses       2989921                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           14979714                       # DTB hits
system.switch_cpus00.dtb.data_misses              544                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses       13400332                       # DTB accesses
system.switch_cpus00.itb.fetch_hits          60381501                       # ITB hits
system.switch_cpus00.itb.fetch_misses            3007                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses      60384508                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             3268119116                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts          64747772                       # Number of instructions committed
system.switch_cpus00.committedOps            64747772                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses     61369686                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses        73931                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            356438                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts      1387034                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts           61369686                       # number of integer instructions
system.switch_cpus00.num_fp_insts               73931                       # number of float instructions
system.switch_cpus00.num_int_register_reads     96300315                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes     56051012                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads         3131                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes         3143                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            14982573                       # number of memory refs
system.switch_cpus00.num_load_insts          11432491                       # Number of load instructions
system.switch_cpus00.num_store_insts          3550082                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     3203350375.521659                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     64768740.478341                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.019818                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.980182                       # Percentage of idle cycles
system.switch_cpus00.Branches                 1891881                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass      3163149      4.89%      4.89% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu        45791523     70.72%     75.61% # Class of executed instruction
system.switch_cpus00.op_class::IntMult         552747      0.85%     76.46% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     76.46% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd         70205      0.11%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt           159      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv            53      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       11456876     17.69%     94.26% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       3553483      5.49%     99.75% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       160121      0.25%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total         64748316                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits             771925                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits            370482                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits            1142407                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits            350281                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses        350281                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             3268119706                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts           3692354                       # Number of instructions committed
system.switch_cpus01.committedOps             3692354                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses      3566782                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus01.num_func_calls            144006                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts       306043                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts            3566782                       # number of integer instructions
system.switch_cpus01.num_fp_insts                 402                       # number of float instructions
system.switch_cpus01.num_int_register_reads      4962712                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes      2850702                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs             1144147                       # number of memory refs
system.switch_cpus01.num_load_insts            771955                       # Number of load instructions
system.switch_cpus01.num_store_insts           372192                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     3264427955.652445                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     3691750.347555                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001130                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998870                       # Percentage of idle cycles
system.switch_cpus01.Branches                  517267                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass        16604      0.45%      0.45% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu         2386935     64.65%     65.10% # Class of executed instruction
system.switch_cpus01.op_class::IntMult          14867      0.40%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd            12      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::MemRead         782702     21.20%     86.70% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite        372198     10.08%     96.78% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       119036      3.22%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total          3692354                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits            1273225                       # DTB read hits
system.switch_cpus02.dtb.read_misses             1671                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses          75973                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            626141                       # DTB write hits
system.switch_cpus02.dtb.write_misses              87                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses         42333                       # DTB write accesses
system.switch_cpus02.dtb.data_hits            1899366                       # DTB hits
system.switch_cpus02.dtb.data_misses             1758                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses         118306                       # DTB accesses
system.switch_cpus02.itb.fetch_hits            854078                       # ITB hits
system.switch_cpus02.itb.fetch_misses             760                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses        854838                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             3266740800                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           6623488                       # Number of instructions committed
system.switch_cpus02.committedOps             6623488                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      6390247                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         3433                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            234114                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       613300                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            6390247                       # number of integer instructions
system.switch_cpus02.num_fp_insts                3433                       # number of float instructions
system.switch_cpus02.num_int_register_reads      8845451                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes      5078615                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         1916                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         1873                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs             1904792                       # number of memory refs
system.switch_cpus02.num_load_insts           1276254                       # Number of load instructions
system.switch_cpus02.num_store_insts           628538                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     3260117305.341393                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     6623494.658606                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.002028                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.997972                       # Percentage of idle cycles
system.switch_cpus02.Branches                  935363                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        72879      1.10%      1.10% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu         4419615     66.71%     67.81% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          23604      0.36%     68.16% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     68.16% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd           541      0.01%     68.17% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             3      0.00%     68.17% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           199      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            6      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            66      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::MemRead        1308378     19.75%     87.93% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        629123      9.50%     97.42% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       170844      2.58%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          6625258                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits            7511532                       # DTB read hits
system.switch_cpus03.dtb.read_misses              486                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses        6708982                       # DTB read accesses
system.switch_cpus03.dtb.write_hits           3208885                       # DTB write hits
system.switch_cpus03.dtb.write_misses              66                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses       2788492                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           10720417                       # DTB hits
system.switch_cpus03.dtb.data_misses              552                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses        9497474                       # DTB accesses
system.switch_cpus03.itb.fetch_hits          41281311                       # ITB hits
system.switch_cpus03.itb.fetch_misses             320                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses      41281631                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             3266740982                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts          44812188                       # Number of instructions committed
system.switch_cpus03.committedOps            44812188                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses     42245575                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses        48563                       # Number of float alu accesses
system.switch_cpus03.num_func_calls            395909                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts      1134733                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts           42245575                       # number of integer instructions
system.switch_cpus03.num_fp_insts               48563                       # number of float instructions
system.switch_cpus03.num_int_register_reads     64582474                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes     37579340                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads         1344                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes         1353                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            10723643                       # number of memory refs
system.switch_cpus03.num_load_insts           7512735                       # Number of load instructions
system.switch_cpus03.num_store_insts          3210908                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     3221935266.659856                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     44805715.340144                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.013716                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.986284                       # Percentage of idle cycles
system.switch_cpus03.Branches                 1674609                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass      2382725      5.32%      5.32% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        31259302     69.76%     75.07% # Class of executed instruction
system.switch_cpus03.op_class::IntMult         258077      0.58%     75.65% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     75.65% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd         46784      0.10%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::MemRead        7524985     16.79%     92.54% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite       3210969      7.17%     99.71% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess       129916      0.29%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total         44812761                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           37600728                       # DTB read hits
system.switch_cpus04.dtb.read_misses            32768                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses       36840509                       # DTB read accesses
system.switch_cpus04.dtb.write_hits           9593625                       # DTB write hits
system.switch_cpus04.dtb.write_misses            4496                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses       9056416                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           47194353                       # DTB hits
system.switch_cpus04.dtb.data_misses            37264                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses       45896925                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         211736085                       # ITB hits
system.switch_cpus04.itb.fetch_misses            8304                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     211744389                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             3267157824                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         215277739                       # Number of instructions committed
system.switch_cpus04.committedOps           215277739                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    204222443                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses       178404                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            528149                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts      3687723                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          204222443                       # number of integer instructions
system.switch_cpus04.num_fp_insts              178404                       # number of float instructions
system.switch_cpus04.num_int_register_reads    326113734                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    189829501                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         9546                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         9538                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            47241033                       # number of memory refs
system.switch_cpus04.num_load_insts          37640965                       # Number of load instructions
system.switch_cpus04.num_store_insts          9600068                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     3051835985.066042                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     215321838.933958                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.065905                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.934095                       # Percentage of idle cycles
system.switch_cpus04.Branches                 4518355                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     10698067      4.97%      4.97% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       155027262     72.00%     76.97% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        1626304      0.76%     77.72% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     77.72% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd        167556      0.08%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt           480      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           387      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       37654987     17.49%     95.29% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite       9600254      4.46%     99.75% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       539711      0.25%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        215315008                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           74000928                       # DTB read hits
system.switch_cpus05.dtb.read_misses            55417                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses       73315444                       # DTB read accesses
system.switch_cpus05.dtb.write_hits          16399680                       # DTB write hits
system.switch_cpus05.dtb.write_misses            5523                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses      15900641                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           90400608                       # DTB hits
system.switch_cpus05.dtb.data_misses            60940                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       89216085                       # DTB accesses
system.switch_cpus05.itb.fetch_hits         417866892                       # ITB hits
system.switch_cpus05.itb.fetch_misses           15333                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses     417882225                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             3266740759                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         421109444                       # Number of instructions committed
system.switch_cpus05.committedOps           421109444                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    400112881                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses       236355                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            791236                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts      6360071                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          400112881                       # number of integer instructions
system.switch_cpus05.num_fp_insts              236355                       # number of float instructions
system.switch_cpus05.num_int_register_reads    644790418                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    375292542                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads        10078                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes        10086                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            90473739                       # number of memory refs
system.switch_cpus05.num_load_insts          74066766                       # Number of load instructions
system.switch_cpus05.num_store_insts         16406973                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     2845610074.483099                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     421130684.516902                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.128915                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.871085                       # Percentage of idle cycles
system.switch_cpus05.Branches                 7670635                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass     20421494      4.85%      4.85% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       306428610     72.76%     77.61% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        2798623      0.66%     78.27% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd        224661      0.05%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt           705      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv           235      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       74078953     17.59%     95.91% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      16407121      3.90%     99.81% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       809982      0.19%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        421170384                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits          117104557                       # DTB read hits
system.switch_cpus06.dtb.read_misses            83434                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses      116450069                       # DTB read accesses
system.switch_cpus06.dtb.write_hits          23132606                       # DTB write hits
system.switch_cpus06.dtb.write_misses            6175                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses      22604369                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          140237163                       # DTB hits
system.switch_cpus06.dtb.data_misses            89609                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses      139054438                       # DTB accesses
system.switch_cpus06.itb.fetch_hits         656789311                       # ITB hits
system.switch_cpus06.itb.fetch_misses           19763                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses     656809074                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             3266740724                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts         660007998                       # Number of instructions committed
system.switch_cpus06.committedOps           660007998                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    627851607                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses       271272                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           1032162                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts      9091678                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          627851607                       # number of integer instructions
system.switch_cpus06.num_fp_insts              271272                       # number of float instructions
system.switch_cpus06.num_int_register_reads   1018149855                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    592469054                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads        12600                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes        12620                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           140343039                       # number of memory refs
system.switch_cpus06.num_load_insts         117202440                       # Number of load instructions
system.switch_cpus06.num_store_insts         23140599                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     2606708658.781945                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     660032065.218055                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.202046                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.797954                       # Percentage of idle cycles
system.switch_cpus06.Branches                10866437                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     31355385      4.75%      4.75% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       483039963     73.18%     77.93% # Class of executed instruction
system.switch_cpus06.op_class::IntMult        3967807      0.60%     78.53% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     78.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd        256354      0.04%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt           906      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           302      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::MemRead      117215111     17.76%     96.32% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      23140783      3.51%     99.83% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess      1120996      0.17%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        660097607                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          516683703                       # DTB read hits
system.switch_cpus07.dtb.read_misses           181036                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses      516252305                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          75304839                       # DTB write hits
system.switch_cpus07.dtb.write_misses            6234                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses      74777444                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          591988542                       # DTB hits
system.switch_cpus07.dtb.data_misses           187270                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses      591029749                       # DTB accesses
system.switch_cpus07.itb.fetch_hits        2802832894                       # ITB hits
system.switch_cpus07.itb.fetch_misses           53469                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses    2802886363                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             3268118688                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts        2805278641                       # Number of instructions committed
system.switch_cpus07.committedOps          2805278641                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses   2673338646                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses       318510                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           3508372                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     30818388                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts         2673338646                       # number of integer instructions
system.switch_cpus07.num_fp_insts              318510                       # number of float instructions
system.switch_cpus07.num_int_register_reads   4395564673                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes   2554462279                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads        10539                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes        10551                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           592206514                       # number of memory refs
system.switch_cpus07.num_load_insts         516893633                       # Number of load instructions
system.switch_cpus07.num_store_insts         75312881                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     461773105.361874                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2806345582.638126                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.858704                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.141296                       # Percentage of idle cycles
system.switch_cpus07.Branches                37030546                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass    129194659      4.61%      4.61% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu      2068503469     73.73%     78.34% # Class of executed instruction
system.switch_cpus07.op_class::IntMult       12967761      0.46%     78.80% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     78.80% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd        305696      0.01%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      516906612     18.42%     97.23% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      75313146      2.68%     99.92% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess      2274568      0.08%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total       2805465911                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             772313                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            370103                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits            1142416                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            350278                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        350278                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             3268120216                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts           3688158                       # Number of instructions committed
system.switch_cpus08.committedOps             3688158                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses      3562653                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus08.num_func_calls            143780                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts       306592                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts            3562653                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 402                       # number of float instructions
system.switch_cpus08.num_int_register_reads      4955044                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes      2846561                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs             1144156                       # number of memory refs
system.switch_cpus08.num_load_insts            772343                       # Number of load instructions
system.switch_cpus08.num_store_insts           371813                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     3264432662.314359                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     3687553.685641                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001128                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998872                       # Percentage of idle cycles
system.switch_cpus08.Branches                  517556                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass        16583      0.45%      0.45% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu         2382791     64.61%     65.06% # Class of executed instruction
system.switch_cpus08.op_class::IntMult          14838      0.40%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            12      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         783079     21.23%     86.69% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        371819     10.08%     96.77% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       119036      3.23%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total          3688158                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits             763332                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits            366768                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits            1130100                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits            350098                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses        350098                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             3268120301                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts           3634529                       # Number of instructions committed
system.switch_cpus09.committedOps             3634529                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses      3509737                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus09.num_func_calls            142132                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts       300577                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts            3509737                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 402                       # number of float instructions
system.switch_cpus09.num_int_register_reads      4876734                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes      2803816                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs             1131840                       # number of memory refs
system.switch_cpus09.num_load_insts            763362                       # Number of load instructions
system.switch_cpus09.num_store_insts           368478                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     3264486392.042992                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     3633908.957008                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001112                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998888                       # Percentage of idle cycles
system.switch_cpus09.Branches                  509287                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass        16507      0.45%      0.45% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu         2341884     64.43%     64.89% # Class of executed instruction
system.switch_cpus09.op_class::IntMult          14599      0.40%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            12      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::MemRead         774087     21.30%     86.59% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite        368484     10.14%     96.73% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess       118956      3.27%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total          3634529                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             770929                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits            369243                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits            1140172                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits            350134                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses        350134                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             3268120386                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts           3676317                       # Number of instructions committed
system.switch_cpus10.committedOps             3676317                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses      3550982                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus10.num_func_calls            143344                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts       306116                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts            3550982                       # number of integer instructions
system.switch_cpus10.num_fp_insts                 402                       # number of float instructions
system.switch_cpus10.num_int_register_reads      4936997                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes      2836444                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs             1141912                       # number of memory refs
system.switch_cpus10.num_load_insts            770959                       # Number of load instructions
system.switch_cpus10.num_store_insts           370953                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     3264444676.616825                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     3675709.383175                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001125                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998875                       # Percentage of idle cycles
system.switch_cpus10.Branches                  516501                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass        16571      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu         2373327     64.56%     65.01% # Class of executed instruction
system.switch_cpus10.op_class::IntMult          14780      0.40%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd            12      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         781696     21.26%     86.67% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite        370959     10.09%     96.76% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess       118972      3.24%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total          3676317                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits          446589455                       # DTB read hits
system.switch_cpus11.dtb.read_misses           165273                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses      446101942                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          57096069                       # DTB write hits
system.switch_cpus11.dtb.write_misses            5810                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses      56562989                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          503685524                       # DTB hits
system.switch_cpus11.dtb.data_misses           171083                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses      502664931                       # DTB accesses
system.switch_cpus11.itb.fetch_hits        2365285861                       # ITB hits
system.switch_cpus11.itb.fetch_misses           49930                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses    2365335791                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             3268119272                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts        2367946500                       # Number of instructions committed
system.switch_cpus11.committedOps          2367946500                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses   2258848371                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses       324984                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           2909426                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     23175167                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts         2258848371                       # number of integer instructions
system.switch_cpus11.num_fp_insts              324984                       # number of float instructions
system.switch_cpus11.num_int_register_reads   3727775849                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes   2167131852                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads        15098                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes        15146                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           503885677                       # number of memory refs
system.switch_cpus11.num_load_insts         446781917                       # Number of load instructions
system.switch_cpus11.num_store_insts         57103760                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     899254212.522460                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2368865059.477540                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.724840                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.275160                       # Percentage of idle cycles
system.switch_cpus11.Branches                28069552                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass    107057697      4.52%      4.52% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu      1746700079     73.76%     78.28% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        8058977      0.34%     78.62% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd        306444      0.01%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt          1041      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv           347      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::MemRead      446794998     18.87%     97.50% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      57103949      2.41%     99.91% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess      2094051      0.09%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total       2368117583                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             775330                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits            370427                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits            1145757                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits            350188                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses        350188                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             3268120556                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts           3697745                       # Number of instructions committed
system.switch_cpus12.committedOps             3697745                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses      3572138                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus12.num_func_calls            143944                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts       309443                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts            3572138                       # number of integer instructions
system.switch_cpus12.num_fp_insts                 402                       # number of float instructions
system.switch_cpus12.num_int_register_reads      4966883                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes      2852818                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs             1147497                       # number of memory refs
system.switch_cpus12.num_load_insts            775360                       # Number of load instructions
system.switch_cpus12.num_store_insts           372137                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     3264423412.101098                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     3697143.898903                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001131                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998869                       # Percentage of idle cycles
system.switch_cpus12.Branches                  520672                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass        16592      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu         2389042     64.61%     65.06% # Class of executed instruction
system.switch_cpus12.op_class::IntMult          14862      0.40%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd            12      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         786098     21.26%     86.72% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite        372143     10.06%     96.78% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       118996      3.22%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total          3697745                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             775612                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits            370450                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits            1146062                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits            350188                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses        350188                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             3268120641                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts           3698532                       # Number of instructions committed
system.switch_cpus13.committedOps             3698532                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses      3572911                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus13.num_func_calls            143946                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts       309759                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts            3572911                       # number of integer instructions
system.switch_cpus13.num_fp_insts                 402                       # number of float instructions
system.switch_cpus13.num_int_register_reads      4967815                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes      2853263                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs             1147802                       # number of memory refs
system.switch_cpus13.num_load_insts            775642                       # Number of load instructions
system.switch_cpus13.num_store_insts           372160                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     3264422709.772634                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     3697931.227367                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001132                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998868                       # Percentage of idle cycles
system.switch_cpus13.Branches                  521003                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass        16593      0.45%      0.45% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu         2389522     64.61%     65.06% # Class of executed instruction
system.switch_cpus13.op_class::IntMult          14863      0.40%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd            12      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         786380     21.26%     86.72% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite        372166     10.06%     96.78% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess       118996      3.22%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total          3698532                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             775871                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits            370451                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits            1146322                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits            350188                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses        350188                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             3268120726                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts           3698724                       # Number of instructions committed
system.switch_cpus14.committedOps             3698724                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses      3573093                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus14.num_func_calls            143942                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts       309959                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts            3573093                       # number of integer instructions
system.switch_cpus14.num_fp_insts                 402                       # number of float instructions
system.switch_cpus14.num_int_register_reads      4967718                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes      2853258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs             1148062                       # number of memory refs
system.switch_cpus14.num_load_insts            775901                       # Number of load instructions
system.switch_cpus14.num_store_insts           372161                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     3264422602.619775                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     3698123.380225                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001132                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998868                       # Percentage of idle cycles
system.switch_cpus14.Branches                  521211                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass        16591      0.45%      0.45% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu         2389456     64.60%     65.05% # Class of executed instruction
system.switch_cpus14.op_class::IntMult          14863      0.40%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd            12      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         786639     21.27%     86.72% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite        372167     10.06%     96.78% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       118996      3.22%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total          3698724                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits          153259572                       # DTB read hits
system.switch_cpus15.dtb.read_misses           112898                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses      152617262                       # DTB read accesses
system.switch_cpus15.dtb.write_hits          28749166                       # DTB write hits
system.switch_cpus15.dtb.write_misses            6825                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses      28194179                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          182008738                       # DTB hits
system.switch_cpus15.dtb.data_misses           119723                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses      180811441                       # DTB accesses
system.switch_cpus15.itb.fetch_hits         858945571                       # ITB hits
system.switch_cpus15.itb.fetch_misses           22693                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses     858968264                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             3266741476                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts         862242473                       # Number of instructions committed
system.switch_cpus15.committedOps           862242473                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    820694009                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses       311569                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           1186916                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     11500272                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          820694009                       # number of integer instructions
system.switch_cpus15.num_fp_insts              311569                       # number of float instructions
system.switch_cpus15.num_int_register_reads   1334188631                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    776344823                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads        14548                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes        14567                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           182150274                       # number of memory refs
system.switch_cpus15.num_load_insts         153392469                       # Number of load instructions
system.switch_cpus15.num_store_insts         28757805                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     2404467315.059447                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     862274160.940553                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.263955                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.736045                       # Percentage of idle cycles
system.switch_cpus15.Branches                13614741                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     40559866      4.70%      4.70% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       632928254     73.39%     78.10% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        4976045      0.58%     78.68% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd        294513      0.03%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt          1140      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv           380      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::MemRead      153405441     17.79%     96.50% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      28758018      3.33%     99.83% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess      1438539      0.17%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        862362196                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     52112357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     23125071                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      9584101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        2573585                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1966145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       607440                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                804                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          25092805                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             27980                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            27980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1809863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13039902                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4572711                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           20204                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10519                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          30723                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           997990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          997990                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      18729107                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6362894                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side       926138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       298841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        24758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side        68905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        62126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       157074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side      1160600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       168544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side      2345675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       903156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side      3725379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side      1618256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side      4860193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side      2268715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side     17557891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side      6488962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        25332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        82093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        24347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side        67714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        24401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side        77213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side     14082061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side      5850871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        25235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side        67772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        24486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side        69212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        24933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side        67915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side      5604561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side      2968113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              71721472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side     35058368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      9464660                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       800704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      2041056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side      2331264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      5109092                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side     46326976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      5642520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side     90038336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     28116576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side    144868928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     48268344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side    189770880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     65023424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side    721024000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side    170220464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       819520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      2492448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       788352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      2000992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       787136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      2206176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side    577724288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side    157033288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       819072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      2013344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       787328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      2046496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       816384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      2036960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side    220455040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     83434680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2620367096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8528293                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         60669434                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.713306                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.226316                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               44797341     73.84%     73.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9366343     15.44%     89.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2741267      4.52%     93.80% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1492823      2.46%     96.26% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 492760      0.81%     97.07% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 129155      0.21%     97.28% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  73341      0.12%     97.40% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  57149      0.09%     97.50% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  45010      0.07%     97.57% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  41151      0.07%     97.64% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 46385      0.08%     97.71% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 67578      0.11%     97.83% # Request fanout histogram
system.tol2bus.snoop_fanout::12                131402      0.22%     98.04% # Request fanout histogram
system.tol2bus.snoop_fanout::13                190119      0.31%     98.36% # Request fanout histogram
system.tol2bus.snoop_fanout::14                463513      0.76%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::15                529134      0.87%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  4963      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60669434                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
