{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1416717806048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1416717806064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 22 20:43:25 2014 " "Processing started: Sat Nov 22 20:43:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1416717806064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1416717806064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ew -c vgacam " "Command: quartus_sta ew -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1416717806067 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1416717806181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1416717806791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1416717806891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1416717806891 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1800 " "TimeQuest Timing Analyzer is analyzing 1800 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1416717807619 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgacam.sdc " "Synopsys Design Constraints File file not found: 'vgacam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1416717808217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1416717808220 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk " "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1416717808229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1416717808229 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1416717808229 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1416717808229 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1416717808237 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1416717808237 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1416717808400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1416717808404 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1416717808480 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1416717808656 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1416717808787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.921 " "Worst-case setup slack is -3.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717808842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717808842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.921     -3972.909 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -3.921     -3972.909 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717808842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.639        -3.003 clk  " "   -0.639        -3.003 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717808842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.178         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.178         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717808842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416717808842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.370 " "Worst-case hold slack is -1.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717808905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717808905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.370       -96.861 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -1.370       -96.861 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717808905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286        -1.310 clk  " "   -0.286        -1.310 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717808905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.761         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717808905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416717808905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416717808954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416717809009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.190 " "Worst-case minimum pulse width slack is -2.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717809092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717809092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.190     -2517.209 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -2.190     -2517.209 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717809092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.149         0.000 clk  " "   12.149         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717809092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.570         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.570         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717809092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416717809092 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1416717810006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1416717810041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1416717811564 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1416717812198 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1416717812353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.782 " "Worst-case setup slack is -3.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.782     -3828.932 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -3.782     -3828.932 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592        -2.251 clk  " "   -0.592        -2.251 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.515         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.515         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416717812404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.143 " "Worst-case hold slack is -1.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143       -63.593 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -1.143       -63.593 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344        -1.916 clk  " "   -0.344        -1.916 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.706         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416717812471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416717812522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416717812572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.097 " "Worst-case minimum pulse width slack is -2.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.097     -2337.450 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -2.097     -2337.450 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.056         0.000 clk  " "   12.056         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.569         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.569         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717812660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416717812660 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1416717813535 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1416717814173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1416717814244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.436 " "Worst-case setup slack is -1.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436     -1033.505 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -1.436     -1033.505 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050        -0.050 clk  " "   -0.050        -0.050 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.338         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.338         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416717814300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.724 " "Worst-case hold slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724      -148.052 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -0.724      -148.052 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271        -1.787 clk  " "   -0.271        -1.787 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.304         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416717814369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416717814424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1416717814478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.820 " "Worst-case minimum pulse width slack is -0.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.820      -495.308 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\]  " "   -0.820      -495.308 final_project_fpga:final_project_fpga\|xyCoord:xyCoord\|hcnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.911         0.000 clk  " "   11.911         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.651         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.651         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1416717814537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1416717814537 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1416717816225 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1416717816236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1416717816978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 20:43:36 2014 " "Processing ended: Sat Nov 22 20:43:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1416717816978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1416717816978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1416717816978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1416717816978 ""}
