<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>tftlcd</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>tftlcd_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c1935e70</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>tftlcd_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c1935e70</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ac22eaf5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>opclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>R</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>G</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TFTLCD_DE_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TFTLCD_Tpower</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">18</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">18</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">19</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem/blk_mem.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFTLCDCtrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/g2m.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/horizontal.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/tftlcd_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vertical.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/tftlcd_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6e3b66a4</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem/blk_mem.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFTLCDCtrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/g2m.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/horizontal.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/tftlcd_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vertical.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/tftlcd_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/tftlcd_v1_0/data/tftlcd.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/tftlcd_v1_0/data/tftlcd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/tftlcd_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/tftlcd_v1_0/src/tftlcd.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/tftlcd_v1_0/src/tftlcd.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/tftlcd_v1_0/src/tftlcd_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/tftlcd_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">19</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">tftlcd_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>tftlcd_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-05-21T08:19:33Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f00aa7a_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39127f11_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b75c2e0_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc65c83_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9463b4d_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fa6231_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a84204_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4604b68c_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d8f1c0_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534c12b4_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c1677b_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a230eb_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4de5a9_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40770477_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b31e6e0_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21eb446e_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1830f0f8_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a7591b6_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73920ec4_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562f83ee_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597837f6_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a6fa84_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42558c93_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f4ac96_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7b6df_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd7c38_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51fff23e_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d91e6c_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2568d0_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4189fc97_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18464742_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f9f0b3_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce938a1_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb8302f_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f15d5c4_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b222a0_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41131de0_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b813655_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dcb4aa5_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49416c39_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208bd9f3_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ae3b86_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c791547_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e272b7_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e226d3_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c0ef43_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423687b1_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410e101c_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152e77c3_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fa3e06_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e314364_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38df52c5_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708abe64_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fb381c_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f76da2_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f72a623_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b12d44_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b453ac_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1b5045_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9818f9_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d96f5f_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509d3db0_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cee06a5_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d05fe94_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522f4176_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6caa1a82_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da5ad5f_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4afcafa4_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce0c469_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fcde23_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ecd01f_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c4c1c7_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ba6a9e_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1319afad_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2577c_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b87e4b1_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dd7e43_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9e665e_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22050f1e_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724918d1_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d56321_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e6579d_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de4d16b_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4c7138_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b68cef_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c93da5_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6eba21_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da164b9_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393d24d0_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc3f456_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c76df57_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690fc92_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17efd890_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec8f091_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8fd984_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d55c71d_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d50e1bb_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae69dd8_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b93695a_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675603b5_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bed1831_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d24e868_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58aae7a9_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7907dac_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657592e7_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79959a17_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6918bc86_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63009944_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebab7f8_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421aa8e9_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1c11ac_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346ee4f4_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7923bee_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f84acc8_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263504a6_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fb58b0_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c408eb_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d1e019_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1a4d61_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422f1441_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331574a6_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1ca623_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166c09ba_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16554d9_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca97d8b_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c931c3_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c04641f_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@924ee19_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a00a681_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca4a586_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19889d_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c8b627_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1688fd87_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b6bcb_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5384e585_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@849d9e8_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79216ffa_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e95644d_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d3a727_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310839e4_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6569a042_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a5dddc_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e203b2_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cc04ec_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f48d68a_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa1a2aa_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2295a005_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ceb0497_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49bd626d_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbb24e2_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12cd4471_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40dce557_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44208b6d_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153225c4_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6988c8d7_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14be0d_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c89f91_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afe191_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b09a81_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b64474_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413cc47e_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17daf400_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336a54d_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312abc9a_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741f3624_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbad82f_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92508f6_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7b9774_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c8233c_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f14f2d8_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401f0ade_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16346fb7_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590d79fd_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ad65f2_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ebd6483_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe9241_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795f047a_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39aa38b4_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bd820b_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e6f82e_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652448b5_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37be5fa4_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14469949_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63264586_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771b2b52_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b53fdb7_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82a232b_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb12288_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206585cb_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77df6452_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfc8fac_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431969_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e70312_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ac3444_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c846987_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff82539_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab10f8e_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596e142f_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196211a3_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdadf7b_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e7254d_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52974740_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3444b3f6_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23809d17_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743d1fc6_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183a4ee7_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6546d183_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c13af60_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391f0223_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb76824_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43290086_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ffe0b1_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299e0722_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501ce2eb_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5afec6_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74448dae_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59980380_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fef0a_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f222b5b_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aecc90e_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b3fab_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c34c65_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dddc010_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3298b60d_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@496db158_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569a32a6_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c29e6be_ARCHIVE_LOCATION">c:/Users/wldhk/SoC_term_project/ip_repo/tftlcd_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="80a62947"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7b5f8cd5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a403a803"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1ebd4120"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="90a53dc8"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
