################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2025/06/20 19:07:04)
# requested at line 3 in D:\Ensar\Tez\RV32I\.dvt\default.build


################ Verilog Auto-config Directives ################
+dvt_init

-top Pipelined_design

digital/modules/common/src/CSA.v
digital/modules/common/src/D_FF_async_rst.v
digital/modules/common/src/D_FF_block.v
digital/modules/common/src/FA.v
digital/modules/common/src/HA.v
digital/modules/common/src/Parametric_decoder.v
digital/modules/common/src/Parametric_mux.v
digital/modules/common/src/RCA.v
digital/modules/common/src/new_DFF.v
digital/modules/common/src/new_DFF_block.v
digital/modules/digital_top/src/TOP_Pipelined_design.v
digital/modules/execute/src/ALU.v
digital/modules/execute/src/Branch_Controller.v
digital/modules/execute/src/EX.v
digital/modules/execute/src/FU.v
digital/modules/execute/src/Zero_comparator.v
digital/modules/execute/src/arithmetic_unit.v
digital/modules/execute/src/logical_unit.v
digital/modules/execute/src/shifter.v
digital/modules/hazard/src/Data_Forward.v
digital/modules/hazard/src/Hazard_Detection.v
digital/modules/instruction_decode/src/ID.v
digital/modules/instruction_decode/src/Instruction_decoder.v
digital/modules/instruction_decode/src/RegisterFile.v
digital/modules/instruction_fetch/src/Branch_predictor.v
digital/modules/instruction_fetch/src/ES_IMM_Decoder.v
digital/modules/instruction_fetch/src/IF.v
digital/modules/instruction_fetch/src/PC.v
digital/modules/instruction_fetch/src/PC_new.v
digital/modules/mem/src/MEM.v
digital/modules/pipeline_register/src/EX_MEM.v
digital/modules/pipeline_register/src/ID_EX.v
digital/modules/pipeline_register/src/IF_ID.v
digital/modules/pipeline_register/src/MEM_WB.v
digital/modules/write_back/src/WB.v
digital/testbench/tests/Controller_tb.v
digital/testbench/tests/Datapath_tb.v
digital/testbench/tests/NVRAM_tb.v
digital/testbench/tests/PC_tb.v
digital/testbench/tests/Pipeline_tb.v
digital/testbench/tests/RegisterFile_tb.v
digital/testbench/tests/Single_cycle_processor_tb.v

