

================================================================
== Vitis HLS Report for 'fft_stage_0_018_Pipeline_SKIP_X'
================================================================
* Date:           Thu Oct 13 07:49:01 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       25|  10.000 ns|  0.125 us|    2|   25|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- SKIP_X  |        0|       23|        17|          1|          1|  0 ~ 8|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 20 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 21 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %IN_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w1_M_imag_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %w1_M_imag"   --->   Operation 24 'read' 'w1_M_imag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%w1_M_real_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %w1_M_real"   --->   Operation 25 'read' 'w1_M_real_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln18_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln18"   --->   Operation 26 'read' 'trunc_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %m1"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %k1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%k1_23 = load i7 %k1" [src/main.cpp:18]   --->   Operation 30 'load' 'k1_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i7 %k1_23, i7 %trunc_ln18_read"   --->   Operation 31 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.89ns)   --->   "%k1_24 = add i7 %k1_23, i7 1" [src/main.cpp:18]   --->   Operation 32 'add' 'k1_24' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln1057, void %.split, void %._crit_edge.loopexit.loopexit58.exitStub" [src/main.cpp:18]   --->   Operation 33 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%m1_load = load i8 %m1"   --->   Operation 34 'load' 'm1_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1057 = trunc i8 %m1_load"   --->   Operation 35 'trunc' 'trunc_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln24 = or i6 %trunc_ln1057, i6 1" [src/main.cpp:24]   --->   Operation 36 'or' 'or_ln24' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %or_ln24" [src/main.cpp:24]   --->   Operation 37 'zext' 'zext_ln24' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%IN_addr = getelementptr i32 %IN_r, i64 0, i64 %zext_ln24" [src/main.cpp:24]   --->   Operation 38 'getelementptr' 'IN_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "%IN_load = load i6 %IN_addr"   --->   Operation 39 'load' 'IN_load' <Predicate = (!icmp_ln1057)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.90ns)   --->   "%m1_22 = add i8 %m1_load, i8 2" [src/main.cpp:34]   --->   Operation 40 'add' 'm1_22' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln34 = store i8 %m1_22, i8 %m1" [src/main.cpp:34]   --->   Operation 41 'store' 'store_ln34' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln18 = store i7 %k1_24, i7 %k1" [src/main.cpp:18]   --->   Operation 42 'store' 'store_ln18' <Predicate = (!icmp_ln1057)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 43 [1/2] (1.35ns)   --->   "%IN_load = load i6 %IN_addr"   --->   Operation 43 'load' 'IN_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %IN_load"   --->   Operation 44 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln388_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load, i32 16, i32 31"   --->   Operation 45 'partselect' 'trunc_ln388_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_r_M_real = bitcast i16 %trunc_ln388"   --->   Operation 46 'bitcast' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_r_M_imag = bitcast i16 %trunc_ln388_1"   --->   Operation 47 'bitcast' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 48 [4/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real_read"   --->   Operation 48 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [4/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag_read"   --->   Operation 49 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [4/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag_read"   --->   Operation 50 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [4/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real_read"   --->   Operation 51 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 52 [3/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real_read"   --->   Operation 52 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [3/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag_read"   --->   Operation 53 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [3/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag_read"   --->   Operation 54 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [3/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real_read"   --->   Operation 55 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 56 [2/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real_read"   --->   Operation 56 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [2/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag_read"   --->   Operation 57 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag_read"   --->   Operation 58 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [2/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real_read"   --->   Operation 59 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 60 [1/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real_read"   --->   Operation 60 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag_read"   --->   Operation 61 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag_read"   --->   Operation 62 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real_read"   --->   Operation 63 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.95>
ST_7 : Operation 64 [5/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 64 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [5/5] (2.95ns)   --->   "%p_r_M_imag_37 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 65 'hadd' 'p_r_M_imag_37' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.95>
ST_8 : Operation 66 [4/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 66 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [4/5] (2.95ns)   --->   "%p_r_M_imag_37 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 67 'hadd' 'p_r_M_imag_37' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.95>
ST_9 : Operation 68 [3/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 68 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [3/5] (2.95ns)   --->   "%p_r_M_imag_37 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 69 'hadd' 'p_r_M_imag_37' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.95>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %trunc_ln1057" [src/main.cpp:23]   --->   Operation 70 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%IN_addr_2 = getelementptr i32 %IN_r, i64 0, i64 %zext_ln23" [src/main.cpp:23]   --->   Operation 71 'getelementptr' 'IN_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [2/2] (1.35ns)   --->   "%IN_load_2 = load i6 %IN_addr_2" [src/main.cpp:23]   --->   Operation 72 'load' 'IN_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 73 [2/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 73 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [2/5] (2.95ns)   --->   "%p_r_M_imag_37 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 74 'hadd' 'p_r_M_imag_37' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 75 [1/2] (1.35ns)   --->   "%IN_load_2 = load i6 %IN_addr_2" [src/main.cpp:23]   --->   Operation 75 'load' 'IN_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %IN_load_2" [src/main.cpp:23]   --->   Operation 76 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load_2, i32 16, i32 31" [src/main.cpp:23]   --->   Operation 77 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 78 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/5] (2.95ns)   --->   "%p_r_M_imag_37 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 79 'hadd' 'p_r_M_imag_37' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%t1_M_real = bitcast i16 %trunc_ln23" [src/main.cpp:23]   --->   Operation 80 'bitcast' 't1_M_real' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%t1_M_imag = bitcast i16 %trunc_ln23_1" [src/main.cpp:23]   --->   Operation 81 'bitcast' 't1_M_imag' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [5/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 82 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [5/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_37"   --->   Operation 83 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [5/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 84 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [5/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_37"   --->   Operation 85 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 86 [4/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 86 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [4/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_37"   --->   Operation 87 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [4/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 88 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 89 [4/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_37"   --->   Operation 89 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.95>
ST_14 : Operation 90 [3/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 90 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [3/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_37"   --->   Operation 91 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [3/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 92 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [3/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_37"   --->   Operation 93 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.95>
ST_15 : Operation 94 [2/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 94 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [2/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_37"   --->   Operation 95 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [2/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 96 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [2/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_37"   --->   Operation 97 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 98 [1/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 98 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [1/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_37"   --->   Operation 99 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [1/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 100 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_37"   --->   Operation 101 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.35>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27" [src/main.cpp:11]   --->   Operation 102 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 4" [src/main.cpp:11]   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/main.cpp:11]   --->   Operation 104 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%OUT_addr_2 = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln23" [src/main.cpp:25]   --->   Operation 105 'getelementptr' 'OUT_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i16 %p_r_M_real_3" [src/main.cpp:25]   --->   Operation 106 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i16 %p_r_M_imag_3" [src/main.cpp:25]   --->   Operation 107 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln25_1, i16 %bitcast_ln25" [src/main.cpp:25]   --->   Operation 108 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (1.35ns)   --->   "%store_ln25 = store i32 %tmp, i6 %OUT_addr_2" [src/main.cpp:25]   --->   Operation 109 'store' 'store_ln25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln24" [src/main.cpp:26]   --->   Operation 110 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i16 %p_r_M_real_4" [src/main.cpp:26]   --->   Operation 111 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i16 %p_r_M_imag_4" [src/main.cpp:26]   --->   Operation 112 'bitcast' 'bitcast_ln26_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln26_1, i16 %bitcast_ln26" [src/main.cpp:26]   --->   Operation 113 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (1.35ns)   --->   "%store_ln26 = store i32 %tmp_4, i6 %OUT_addr" [src/main.cpp:26]   --->   Operation 114 'store' 'store_ln26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IN_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w1_M_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1_M_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k1                     (alloca           ) [ 010000000000000000]
m1                     (alloca           ) [ 010000000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000000000]
w1_M_imag_read         (read             ) [ 011111100000000000]
w1_M_real_read         (read             ) [ 011111100000000000]
trunc_ln18_read        (read             ) [ 000000000000000000]
store_ln0              (store            ) [ 000000000000000000]
store_ln0              (store            ) [ 000000000000000000]
br_ln0                 (br               ) [ 000000000000000000]
k1_23                  (load             ) [ 000000000000000000]
icmp_ln1057            (icmp             ) [ 011111111111111110]
k1_24                  (add              ) [ 000000000000000000]
br_ln18                (br               ) [ 000000000000000000]
m1_load                (load             ) [ 000000000000000000]
trunc_ln1057           (trunc            ) [ 011111111110000000]
or_ln24                (or               ) [ 000000000000000000]
zext_ln24              (zext             ) [ 011111111111111111]
IN_addr                (getelementptr    ) [ 011000000000000000]
m1_22                  (add              ) [ 000000000000000000]
store_ln34             (store            ) [ 000000000000000000]
store_ln18             (store            ) [ 000000000000000000]
IN_load                (load             ) [ 000000000000000000]
trunc_ln388            (trunc            ) [ 000000000000000000]
trunc_ln388_1          (partselect       ) [ 000000000000000000]
p_r_M_real             (bitcast          ) [ 010111100000000000]
p_r_M_imag             (bitcast          ) [ 010111100000000000]
mul_i_i                (hmul             ) [ 010000011111000000]
mul3_i_i               (hmul             ) [ 010000011111000000]
mul6_i_i               (hmul             ) [ 010000011111000000]
mul9_i_i               (hmul             ) [ 010000011111000000]
zext_ln23              (zext             ) [ 010000000001111111]
IN_addr_2              (getelementptr    ) [ 010000000001000000]
IN_load_2              (load             ) [ 000000000000000000]
trunc_ln23             (trunc            ) [ 010000000000100000]
trunc_ln23_1           (partselect       ) [ 010000000000100000]
p_r                    (hsub             ) [ 010000000000111110]
p_r_M_imag_37          (hadd             ) [ 010000000000111110]
t1_M_real              (bitcast          ) [ 010000000000011110]
t1_M_imag              (bitcast          ) [ 010000000000011110]
p_r_M_real_3           (hadd             ) [ 010000000000000001]
p_r_M_imag_3           (hadd             ) [ 010000000000000001]
p_r_M_real_4           (hsub             ) [ 010000000000000001]
p_r_M_imag_4           (hsub             ) [ 010000000000000001]
specpipeline_ln11      (specpipeline     ) [ 000000000000000000]
speclooptripcount_ln11 (speclooptripcount) [ 000000000000000000]
specloopname_ln11      (specloopname     ) [ 000000000000000000]
OUT_addr_2             (getelementptr    ) [ 000000000000000000]
bitcast_ln25           (bitcast          ) [ 000000000000000000]
bitcast_ln25_1         (bitcast          ) [ 000000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000000]
store_ln25             (store            ) [ 000000000000000000]
OUT_addr               (getelementptr    ) [ 000000000000000000]
bitcast_ln26           (bitcast          ) [ 000000000000000000]
bitcast_ln26_1         (bitcast          ) [ 000000000000000000]
tmp_4                  (bitconcatenate   ) [ 000000000000000000]
store_ln26             (store            ) [ 000000000000000000]
br_ln0                 (br               ) [ 000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w1_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_M_real"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w1_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_M_imag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUT_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.half"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="k1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="m1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="w1_M_imag_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_M_imag_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="w1_M_real_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_M_real_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln18_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln18_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="IN_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
<pin id="101" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_load/1 IN_load_2/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="IN_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_addr_2/10 "/>
</bind>
</comp>

<comp id="111" class="1004" name="OUT_addr_2_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="7"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr_2/17 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="6" slack="0"/>
<pin id="124" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="126" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/17 store_ln26/17 "/>
</bind>
</comp>

<comp id="128" class="1004" name="OUT_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="16"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr/17 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="1"/>
<pin id="138" dir="0" index="1" bw="16" slack="1"/>
<pin id="139" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_37/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="1"/>
<pin id="143" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_3/12 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="1"/>
<pin id="147" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_3/12 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="1"/>
<pin id="150" dir="0" index="1" bw="16" slack="1"/>
<pin id="151" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="1"/>
<pin id="155" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_4/12 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="1"/>
<pin id="159" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_4/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="0" index="1" bw="16" slack="2"/>
<pin id="163" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul_i_i/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="1"/>
<pin id="166" dir="0" index="1" bw="16" slack="2"/>
<pin id="167" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="0" index="1" bw="16" slack="2"/>
<pin id="171" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul6_i_i/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="1"/>
<pin id="174" dir="0" index="1" bw="16" slack="2"/>
<pin id="175" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul9_i_i/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="7" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="k1_23_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_23/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln1057_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="k1_24_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k1_24/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="m1_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln1057_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1057/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln24_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln24_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="m1_22_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="3" slack="0"/>
<pin id="222" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m1_22/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln34_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln18_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln388_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln388_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="0" index="3" bw="6" slack="0"/>
<pin id="244" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_r_M_real_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_r_M_imag_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln23_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="9"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln23_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/11 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln23_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="6" slack="0"/>
<pin id="269" dir="0" index="3" bw="6" slack="0"/>
<pin id="270" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_1/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="t1_M_real_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t1_M_real/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="t1_M_imag_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="1"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t1_M_imag/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="bitcast_ln25_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="1"/>
<pin id="287" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/17 "/>
</bind>
</comp>

<comp id="288" class="1004" name="bitcast_ln25_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="1"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/17 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="0"/>
<pin id="294" dir="0" index="2" bw="16" slack="0"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="300" class="1004" name="bitcast_ln26_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/17 "/>
</bind>
</comp>

<comp id="303" class="1004" name="bitcast_ln26_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26_1/17 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="0" index="2" bw="16" slack="0"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/17 "/>
</bind>
</comp>

<comp id="315" class="1005" name="k1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="m1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="w1_M_imag_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="2"/>
<pin id="331" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="w1_M_imag_read "/>
</bind>
</comp>

<comp id="335" class="1005" name="w1_M_real_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="2"/>
<pin id="337" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="w1_M_real_read "/>
</bind>
</comp>

<comp id="341" class="1005" name="icmp_ln1057_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="15"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="345" class="1005" name="trunc_ln1057_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="9"/>
<pin id="347" dir="1" index="1" bw="6" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln1057 "/>
</bind>
</comp>

<comp id="350" class="1005" name="zext_ln24_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="16"/>
<pin id="352" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="355" class="1005" name="IN_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="1"/>
<pin id="357" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_addr "/>
</bind>
</comp>

<comp id="360" class="1005" name="p_r_M_real_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="1"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="366" class="1005" name="p_r_M_imag_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="372" class="1005" name="mul_i_i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="1"/>
<pin id="374" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="377" class="1005" name="mul3_i_i_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="1"/>
<pin id="379" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i "/>
</bind>
</comp>

<comp id="382" class="1005" name="mul6_i_i_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i "/>
</bind>
</comp>

<comp id="387" class="1005" name="mul9_i_i_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i "/>
</bind>
</comp>

<comp id="392" class="1005" name="zext_ln23_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="7"/>
<pin id="394" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="397" class="1005" name="IN_addr_2_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="1"/>
<pin id="399" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_addr_2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="trunc_ln23_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="1"/>
<pin id="404" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="407" class="1005" name="trunc_ln23_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="1"/>
<pin id="409" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="p_r_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="1"/>
<pin id="414" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r "/>
</bind>
</comp>

<comp id="418" class="1005" name="p_r_M_imag_37_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="1"/>
<pin id="420" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_37 "/>
</bind>
</comp>

<comp id="424" class="1005" name="t1_M_real_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="1"/>
<pin id="426" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t1_M_real "/>
</bind>
</comp>

<comp id="430" class="1005" name="t1_M_imag_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t1_M_imag "/>
</bind>
</comp>

<comp id="436" class="1005" name="p_r_M_real_3_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="1"/>
<pin id="438" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_3 "/>
</bind>
</comp>

<comp id="441" class="1005" name="p_r_M_imag_3_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="p_r_M_real_4_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="1"/>
<pin id="448" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_4 "/>
</bind>
</comp>

<comp id="451" class="1005" name="p_r_M_imag_4_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="1"/>
<pin id="453" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="127"><net_src comp="111" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="80" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="186" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="223"><net_src comp="201" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="195" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="93" pin="7"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="93" pin="7"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="235" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="239" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="264"><net_src comp="93" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="93" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="285" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="3"/><net_sink comp="118" pin=4"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="300" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="118" pin=1"/></net>

<net id="318"><net_src comp="60" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="325"><net_src comp="64" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="332"><net_src comp="68" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="338"><net_src comp="74" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="344"><net_src comp="189" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="204" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="353"><net_src comp="214" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="358"><net_src comp="86" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="363"><net_src comp="249" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="369"><net_src comp="253" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="375"><net_src comp="160" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="380"><net_src comp="164" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="385"><net_src comp="168" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="390"><net_src comp="172" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="395"><net_src comp="257" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="400"><net_src comp="103" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="405"><net_src comp="261" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="410"><net_src comp="265" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="415"><net_src comp="148" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="421"><net_src comp="136" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="427"><net_src comp="275" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="433"><net_src comp="280" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="439"><net_src comp="140" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="444"><net_src comp="144" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="449"><net_src comp="152" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="454"><net_src comp="156" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="303" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_r | {17 }
 - Input state : 
	Port: fft_stage.0.018_Pipeline_SKIP_X : trunc_ln18 | {1 }
	Port: fft_stage.0.018_Pipeline_SKIP_X : IN_r | {1 2 10 11 }
	Port: fft_stage.0.018_Pipeline_SKIP_X : w1_M_real | {1 }
	Port: fft_stage.0.018_Pipeline_SKIP_X : w1_M_imag | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		k1_23 : 1
		icmp_ln1057 : 2
		k1_24 : 2
		br_ln18 : 3
		m1_load : 1
		trunc_ln1057 : 2
		or_ln24 : 3
		zext_ln24 : 3
		IN_addr : 4
		IN_load : 5
		m1_22 : 2
		store_ln34 : 3
		store_ln18 : 3
	State 2
		trunc_ln388 : 1
		trunc_ln388_1 : 1
		p_r_M_real : 2
		p_r_M_imag : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		IN_addr_2 : 1
		IN_load_2 : 2
	State 11
		trunc_ln23 : 1
		trunc_ln23_1 : 1
	State 12
		p_r_M_real_3 : 1
		p_r_M_imag_3 : 1
		p_r_M_real_4 : 1
		p_r_M_imag_4 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp : 1
		store_ln25 : 2
		tmp_4 : 1
		store_ln26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_136         |    2    |   109   |   113   |
|   hadd   |         grp_fu_140         |    2    |   109   |   113   |
|          |         grp_fu_144         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_148         |    2    |   109   |   113   |
|   hsub   |         grp_fu_152         |    2    |   109   |   113   |
|          |         grp_fu_156         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_160         |    2    |    91   |    35   |
|   hmul   |         grp_fu_164         |    2    |    91   |    35   |
|          |         grp_fu_168         |    2    |    91   |    35   |
|          |         grp_fu_172         |    2    |    91   |    35   |
|----------|----------------------------|---------|---------|---------|
|    add   |        k1_24_fu_195        |    0    |    0    |    14   |
|          |        m1_22_fu_219        |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |     icmp_ln1057_fu_189     |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|          |  w1_M_imag_read_read_fu_68 |    0    |    0    |    0    |
|   read   |  w1_M_real_read_read_fu_74 |    0    |    0    |    0    |
|          | trunc_ln18_read_read_fu_80 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln1057_fu_204    |    0    |    0    |    0    |
|   trunc  |     trunc_ln388_fu_235     |    0    |    0    |    0    |
|          |      trunc_ln23_fu_261     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln24_fu_208       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln24_fu_214      |    0    |    0    |    0    |
|          |      zext_ln23_fu_257      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|    trunc_ln388_1_fu_239    |    0    |    0    |    0    |
|          |     trunc_ln23_1_fu_265    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_291         |    0    |    0    |    0    |
|          |        tmp_4_fu_306        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    20   |   1018  |   857   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   IN_addr_2_reg_397  |    6   |
|    IN_addr_reg_355   |    6   |
|  icmp_ln1057_reg_341 |    1   |
|      k1_reg_315      |    7   |
|      m1_reg_322      |    8   |
|   mul3_i_i_reg_377   |   16   |
|   mul6_i_i_reg_382   |   16   |
|   mul9_i_i_reg_387   |   16   |
|    mul_i_i_reg_372   |   16   |
| p_r_M_imag_37_reg_418|   16   |
| p_r_M_imag_3_reg_441 |   16   |
| p_r_M_imag_4_reg_451 |   16   |
|  p_r_M_imag_reg_366  |   16   |
| p_r_M_real_3_reg_436 |   16   |
| p_r_M_real_4_reg_446 |   16   |
|  p_r_M_real_reg_360  |   16   |
|      p_r_reg_412     |   16   |
|   t1_M_imag_reg_430  |   16   |
|   t1_M_real_reg_424  |   16   |
| trunc_ln1057_reg_345 |    6   |
| trunc_ln23_1_reg_407 |   16   |
|  trunc_ln23_reg_402  |   16   |
|w1_M_imag_read_reg_329|   16   |
|w1_M_real_read_reg_335|   16   |
|   zext_ln23_reg_392  |   64   |
|   zext_ln24_reg_350  |   64   |
+----------------------+--------+
|         Total        |   450  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_140    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_144    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_152    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_156    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  ||  2.934  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  1018  |   857  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   450  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    2   |  1468  |   911  |
+-----------+--------+--------+--------+--------+
