<h1 align="center">Hi ğŸ‘‹, I'm Dhirajzen</h1>
<h3 align="center">Aspiring Design Verification Engineer â€¢ UVM â€¢ SVA â€¢ Coverage-Driven Verification</h3>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?color=36BCF7&size=20&center=true&vCenter=true&width=800&lines=MS+Computer+Engineering+%40+NYU+Tandon;Graduating+May+2026;Design+Verification+%7C+UVM+%7C+Assertions+%7C+Coverage;Verifying+Blocks+Before+They+Become+Silicon" />
</p>

---

### ğŸ§  What I Do
ğŸ§ª **Functional Verification (UVM)** | **Constrained-Random Testing**  
ğŸ›¡ï¸ **SystemVerilog Assertions (SVA)** | **Protocol Compliance Checks**  
ğŸ“Š **Functional Coverage & Coverage Closure**  
ğŸ” **Scoreboards, Monitors, and Debugging Regressions**

**Tools:** Synopsys VCS â€¢ Verdi â€¢ Icarus Verilog â€¢ OpenLane â€¢ Vivado â€¢ Git  
**Languages:** SystemVerilog â€¢ Verilog â€¢ UVM â€¢ Tcl â€¢ Python â€¢ C/C++

---

### ğŸ§© Verification Focus Areas
âœ”ï¸ AMBA Protocol Verification (APB, AXI concepts)  
âœ”ï¸ Serial Protocols (I2C, SPI)  
âœ”ï¸ CDC & Async FIFO Verification  
âœ”ï¸ CPU & SoC Block-Level Verification  
âœ”ï¸ Assertion-Based Verification (ABV)

---

### ğŸ§ª Highlighted Verification Projects
ğŸ”¹ **UVM Verification of APB RAM**  
&nbsp;&nbsp;&nbsp;&nbsp;â€¢ Constrained-random sequences, protocol assertions, PSLVERR checking, 100% functional coverage  

ğŸ”¹ **UVM Verification of I2C Controller**  
&nbsp;&nbsp;&nbsp;&nbsp;â€¢ START/STOP/ACK checks, scoreboard with golden memory model, random R/W traffic, full coverage  

ğŸ”¹ **SPI Protocol Verification using UVM**  
&nbsp;&nbsp;&nbsp;&nbsp;â€¢ Clock phase scenarios, data integrity checks, functional coverage-driven testing  

ğŸ”¹ **Async FIFO (CDC) Verification**  
&nbsp;&nbsp;&nbsp;&nbsp;â€¢ Gray-code pointer checks, full/empty assertions, multi-clock stress testing  

ğŸ”¹ **MIPS32 Pipelined CPU Verification**  
&nbsp;&nbsp;&nbsp;&nbsp;â€¢ Program-level checking, hazard & forwarding validation, stall and branch testing  

ğŸ”¹ **RISC-V SoC Design & Verification Flow**  
&nbsp;&nbsp;&nbsp;&nbsp;â€¢ Full-system RTL simulation, debug/trace validation, 300 MHz MMMC timing-closed design

â¡ï¸ Check out my pinned repositories below for full UVM environments, assertions, coverage models, and regression scripts.

---

### ğŸ¯ Currently Working On
âš™ï¸ Strengthening UVM scoreboards and coverage strategies  
ğŸ›¡ï¸ Adding protocol-level and safety assertions  
ğŸ”„ Automating regressions and CI for verification flows

---

### ğŸ“« Letâ€™s Connect
ğŸ“§ Email: **db5309@nyu.edu**  
ğŸ’¼ LinkedIn: https://www.linkedin.com/in/dhirajzen30/  
ğŸ’» GitHub: https://github.com/Dhirajzen

