
---------- Begin Simulation Statistics ----------
final_tick                                79876246250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1223986                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659284                       # Number of bytes of host memory used
host_op_rate                                  1335660                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.70                       # Real time elapsed on the host
host_tick_rate                              977672912                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109123915                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079876                       # Number of seconds simulated
sim_ticks                                 79876246250                       # Number of ticks simulated
system.cpu.Branches                          21269204                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109123915                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        127801995                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  127801995                       # Number of busy cycles
system.cpu.num_cc_register_reads            325177512                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            68007839                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     17085012                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                     2250310                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              87227607                       # Number of integer alu accesses
system.cpu.num_int_insts                     87227607                       # number of integer instructions
system.cpu.num_int_register_reads           143517684                       # number of times the integer registers were read
system.cpu.num_int_register_writes           52471459                       # number of times the integer registers were written
system.cpu.num_load_insts                    21632609                       # Number of load instructions
system.cpu.num_mem_refs                      37274032                       # number of memory refs
system.cpu.num_store_insts                   15641423                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads               93382                       # number of times the vector registers were read
system.cpu.num_vec_register_writes              93364                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  71426398     65.45%     65.45% # Class of executed instruction
system.cpu.op_class::IntMult                   424190      0.39%     65.84% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::MemRead                 21632609     19.82%     85.67% # Class of executed instruction
system.cpu.op_class::MemWrite                15641423     14.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  109124620                       # Class of executed instruction
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46805                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          343                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       119452                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            343                       # Total number of snoops made to the snoop filter.
system.tovictimbus.snoop_filter.hit_multi_requests           79                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tovictimbus.snoop_filter.hit_multi_snoops           85                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tovictimbus.snoop_filter.hit_single_requests        59558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tovictimbus.snoop_filter.hit_single_snoops        60632                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tovictimbus.snoop_filter.tot_requests       119941                       # Total number of requests made to the snoop filter.
system.tovictimbus.snoop_filter.tot_snoops        60717                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     35967944                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35967944                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35971319                       # number of overall hits
system.cpu.dcache.overall_hits::total        35971319                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        60005                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          60005                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        60042                       # number of overall misses
system.cpu.dcache.overall_misses::total         60042                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data     36027949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36027949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36031361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36031361                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001666                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001666                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001666                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001666                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        52691                       # number of writebacks
system.cpu.dcache.writebacks::total             52691                       # number of writebacks
system.cpu.dcache.replacements                  59532                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21291939                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21291939                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     21312896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21312896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000983                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.cpu.data     14676005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14676005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        39048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     14715053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14715053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002654                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3375                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3375                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010844                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010844                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90055                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90055                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.526207                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36211475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            603.082323                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.526207                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         144905944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        144905944                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    118677739                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        118677739                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    118677739                       # number of overall hits
system.cpu.icache.overall_hits::total       118677739                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          342                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            342                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          342                       # number of overall misses
system.cpu.icache.overall_misses::total           342                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst    118678081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    118678081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    118678081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    118678081                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    118677739                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       118677739                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          342                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           342                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst    118678081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    118678081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           318.551933                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           118678081                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          347011.932749                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   318.551933                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.622172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.622172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         474712666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        474712666                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  79876246250                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20217                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20221                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data               20217                       # number of overall hits
system.l2.overall_hits::total                   20221                       # number of overall hits
system.l2.demand_misses::.cpu.inst                331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39627                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39958                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               331                       # number of overall misses
system.l2.overall_misses::.cpu.data             39627                       # number of overall misses
system.l2.overall_misses::total                 39958                       # number of overall misses
system.l2.demand_accesses::.cpu.inst              335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            59844                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60179                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           59844                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60179                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988060                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.662172                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.663986                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988060                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.662172                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.663986                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6794                       # number of writebacks
system.l2.writebacks::total                      6794                       # number of writebacks
system.l2.replacements                           7190                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        52491                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52491                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52491                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52491                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           19                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               19                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           19                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           19                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           39031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39031                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.cpu.data         39047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999590                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_hits::.cpu.inst             4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.data         20201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20205                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.inst          331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.data          596                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu.inst          335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        20797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.inst     0.988060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.028658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043867                       # miss rate for ReadSharedReq accesses
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26689.312781                       # Cycle average of tags in use
system.l2.tags.total_refs                      119452                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39958                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.989439                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       207.507763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26481.805018                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.006333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.808161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.814493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2691                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29712                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    995574                       # Number of tag accesses
system.l2.tags.data_accesses                   995574                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.dram.bytes_read::.cpu.inst        21184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2536128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2557312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       434816                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       434816                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          331                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39627                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39958                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6794                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6794                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       265210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     31750716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         32015926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       265210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       265210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5443621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5443621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5443621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       265210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     31750716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        37459547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesRead                     0                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30672478560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   30672478560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower          384                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  79876246250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30672478560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   30672478560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower          384                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  79876246250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                927                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6794                       # Transaction distribution
system.membus.trans_dist::CleanEvict               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39031                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39031                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           927                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86763                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86763                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2992128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2992128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39958                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             21132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        52491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           19                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6763                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39047                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39047                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21132                       # Transaction distribution
system.tol2bus.pkt_count_system.victim.mem_side_port::system.l2.cpu_side_port       179631                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.victim.mem_side_port::system.l2.cpu_side_port      7212096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7190                       # Total snoops (count)
system.tol2bus.snoopTraffic                    434816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            67369                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005091                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.071172                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  67026     99.49%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    343      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              67369                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.tovictimbus.trans_dist::ReadResp         21338                       # Transaction distribution
system.tovictimbus.trans_dist::WritebackDirty        52691                       # Transaction distribution
system.tovictimbus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tovictimbus.trans_dist::CleanEvict         6841                       # Transaction distribution
system.tovictimbus.trans_dist::ReadExReq        39048                       # Transaction distribution
system.tovictimbus.trans_dist::ReadExResp        39048                       # Transaction distribution
system.tovictimbus.trans_dist::ReadCleanReq          342                       # Transaction distribution
system.tovictimbus.trans_dist::ReadSharedReq        20996                       # Transaction distribution
system.tovictimbus.pkt_count_system.cpu.icache.mem_side_port::system.victim.cpu_side_port          707                       # Packet count per connected requestor and responder (bytes)
system.tovictimbus.pkt_count_system.cpu.dcache.mem_side_port::system.victim.cpu_side_port       179620                       # Packet count per connected requestor and responder (bytes)
system.tovictimbus.pkt_count::total            180327                       # Packet count per connected requestor and responder (bytes)
system.tovictimbus.pkt_size_system.cpu.icache.mem_side_port::system.victim.cpu_side_port        23360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tovictimbus.pkt_size_system.cpu.dcache.mem_side_port::system.victim.cpu_side_port      7215040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tovictimbus.pkt_size::total            7238400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tovictimbus.snoops                      113227                       # Total snoops (count)
system.tovictimbus.snoopTraffic               7224576                       # Total snoop traffic (bytes)
system.tovictimbus.snoop_fanout::samples       173613                       # Request fanout histogram
system.tovictimbus.snoop_fanout::mean        0.350688                       # Request fanout histogram
system.tovictimbus.snoop_fanout::stdev       0.478212                       # Request fanout histogram
system.tovictimbus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.tovictimbus.snoop_fanout::0             112814     64.98%     64.98% # Request fanout histogram
system.tovictimbus.snoop_fanout::1              60714     34.97%     99.95% # Request fanout histogram
system.tovictimbus.snoop_fanout::2                 85      0.05%    100.00% # Request fanout histogram
system.tovictimbus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.tovictimbus.snoop_fanout::min_value            0                       # Request fanout histogram
system.tovictimbus.snoop_fanout::max_value            2                       # Request fanout histogram
system.tovictimbus.snoop_fanout::total         173613                       # Request fanout histogram
system.tovictimbus.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.victim.demand_hits::.cpu.inst                7                       # number of demand (read+write) hits
system.victim.demand_hits::.cpu.data              200                       # number of demand (read+write) hits
system.victim.demand_hits::total                  207                       # number of demand (read+write) hits
system.victim.overall_hits::.cpu.inst               7                       # number of overall hits
system.victim.overall_hits::.cpu.data             200                       # number of overall hits
system.victim.overall_hits::total                 207                       # number of overall hits
system.victim.demand_misses::.cpu.inst            335                       # number of demand (read+write) misses
system.victim.demand_misses::.cpu.data          59844                       # number of demand (read+write) misses
system.victim.demand_misses::total              60179                       # number of demand (read+write) misses
system.victim.overall_misses::.cpu.inst           335                       # number of overall misses
system.victim.overall_misses::.cpu.data         59844                       # number of overall misses
system.victim.overall_misses::total             60179                       # number of overall misses
system.victim.demand_accesses::.cpu.inst          342                       # number of demand (read+write) accesses
system.victim.demand_accesses::.cpu.data        60044                       # number of demand (read+write) accesses
system.victim.demand_accesses::total            60386                       # number of demand (read+write) accesses
system.victim.overall_accesses::.cpu.inst          342                       # number of overall (read+write) accesses
system.victim.overall_accesses::.cpu.data        60044                       # number of overall (read+write) accesses
system.victim.overall_accesses::total           60386                       # number of overall (read+write) accesses
system.victim.demand_miss_rate::.cpu.inst     0.979532                       # miss rate for demand accesses
system.victim.demand_miss_rate::.cpu.data     0.996669                       # miss rate for demand accesses
system.victim.demand_miss_rate::total        0.996572                       # miss rate for demand accesses
system.victim.overall_miss_rate::.cpu.inst     0.979532                       # miss rate for overall accesses
system.victim.overall_miss_rate::.cpu.data     0.996669                       # miss rate for overall accesses
system.victim.overall_miss_rate::total       0.996572                       # miss rate for overall accesses
system.victim.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.victim.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.victim.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.victim.blocked::no_targets                   0                       # number of cycles access was blocked
system.victim.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.victim.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.victim.writebacks::.writebacks          112884                       # number of writebacks
system.victim.writebacks::total                112884                       # number of writebacks
system.victim.replacements                     112884                       # number of replacements
system.victim.WritebackDirty_hits::.writebacks        52691                       # number of WritebackDirty hits
system.victim.WritebackDirty_hits::total        52691                       # number of WritebackDirty hits
system.victim.WritebackDirty_accesses::.writebacks        52691                       # number of WritebackDirty accesses(hits+misses)
system.victim.WritebackDirty_accesses::total        52691                       # number of WritebackDirty accesses(hits+misses)
system.victim.WritebackClean_hits::.writebacks           22                       # number of WritebackClean hits
system.victim.WritebackClean_hits::total           22                       # number of WritebackClean hits
system.victim.WritebackClean_accesses::.writebacks           22                       # number of WritebackClean accesses(hits+misses)
system.victim.WritebackClean_accesses::total           22                       # number of WritebackClean accesses(hits+misses)
system.victim.ReadExReq_hits::.cpu.data             1                       # number of ReadExReq hits
system.victim.ReadExReq_hits::total                 1                       # number of ReadExReq hits
system.victim.ReadExReq_misses::.cpu.data        39047                       # number of ReadExReq misses
system.victim.ReadExReq_misses::total           39047                       # number of ReadExReq misses
system.victim.ReadExReq_accesses::.cpu.data        39048                       # number of ReadExReq accesses(hits+misses)
system.victim.ReadExReq_accesses::total         39048                       # number of ReadExReq accesses(hits+misses)
system.victim.ReadExReq_miss_rate::.cpu.data     0.999974                       # miss rate for ReadExReq accesses
system.victim.ReadExReq_miss_rate::total     0.999974                       # miss rate for ReadExReq accesses
system.victim.ReadCleanReq_hits::.cpu.inst            7                       # number of ReadCleanReq hits
system.victim.ReadCleanReq_hits::total              7                       # number of ReadCleanReq hits
system.victim.ReadCleanReq_misses::.cpu.inst          335                       # number of ReadCleanReq misses
system.victim.ReadCleanReq_misses::total          335                       # number of ReadCleanReq misses
system.victim.ReadCleanReq_accesses::.cpu.inst          342                       # number of ReadCleanReq accesses(hits+misses)
system.victim.ReadCleanReq_accesses::total          342                       # number of ReadCleanReq accesses(hits+misses)
system.victim.ReadCleanReq_miss_rate::.cpu.inst     0.979532                       # miss rate for ReadCleanReq accesses
system.victim.ReadCleanReq_miss_rate::total     0.979532                       # miss rate for ReadCleanReq accesses
system.victim.ReadSharedReq_hits::.cpu.data          199                       # number of ReadSharedReq hits
system.victim.ReadSharedReq_hits::total           199                       # number of ReadSharedReq hits
system.victim.ReadSharedReq_misses::.cpu.data        20797                       # number of ReadSharedReq misses
system.victim.ReadSharedReq_misses::total        20797                       # number of ReadSharedReq misses
system.victim.ReadSharedReq_accesses::.cpu.data        20996                       # number of ReadSharedReq accesses(hits+misses)
system.victim.ReadSharedReq_accesses::total        20996                       # number of ReadSharedReq accesses(hits+misses)
system.victim.ReadSharedReq_miss_rate::.cpu.data     0.990522                       # miss rate for ReadSharedReq accesses
system.victim.ReadSharedReq_miss_rate::total     0.990522                       # miss rate for ReadSharedReq accesses
system.victim.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.victim.tags.tagsinuse                 7.999998                       # Cycle average of tags in use
system.victim.tags.total_refs                  113099                       # Total number of references to valid blocks.
system.victim.tags.sampled_refs                112892                       # Sample count of references to valid blocks.
system.victim.tags.avg_refs                  1.001834                       # Average number of references to valid blocks.
system.victim.tags.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.victim.tags.occ_blocks::.writebacks     6.883626                       # Average occupied blocks per requestor
system.victim.tags.occ_blocks::.cpu.inst     0.000945                       # Average occupied blocks per requestor
system.victim.tags.occ_blocks::.cpu.data     1.115427                       # Average occupied blocks per requestor
system.victim.tags.occ_percent::.writebacks     0.860453                       # Average percentage of cache occupancy
system.victim.tags.occ_percent::.cpu.inst     0.000118                       # Average percentage of cache occupancy
system.victim.tags.occ_percent::.cpu.data     0.139428                       # Average percentage of cache occupancy
system.victim.tags.occ_percent::total        1.000000                       # Average percentage of cache occupancy
system.victim.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.victim.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.victim.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.victim.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.victim.tags.tag_accesses                232754                       # Number of tag accesses
system.victim.tags.data_accesses               232754                       # Number of data accesses
system.victim.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79876246250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
