# ğŸ§© **WEEK 3 â€“ Post-Synthesis GLS & STA Fundamentals**

### ğŸ¯ **Objective**

To understand and perform **Gate-Level Simulation (GLS)** after synthesis, validate post-synthesis functionality, and explore **Static Timing Analysis (STA)** concepts with practical experiments using **OpenSTA**.

---

## âš™ï¸ **Part 1 â€“ Post-Synthesis GLS**

### ğŸ“˜ **Reference**

ğŸ”— [GLS Reference â€“ VSD_HDP (Day 6)](https://github.com/Ananya-KM/VSD_HDP/blob/main/Day%206.md)

---

### ğŸ§  **Concept Overview**

Gate-Level Simulation (GLS) ensures that the **synthesized netlist** behaves functionally the same as the **RTL design**.
It helps verify:

* âœ… Functional equivalence between RTL and synthesized logic
* âœ… Proper timing and propagation delays
* âœ… Synthesis-simulation consistency

---

### ğŸ§ª **Steps to Perform GLS**

#### ğŸ§© Step 1 â€“ Perform Synthesis

```bash
$ yosys
yosys> read_verilog baby_soc.v
yosys> synth -top baby_soc
yosys> write_verilog baby_soc_synth.v
```

#### âš™ï¸ Step 2 â€“ Run Gate-Level Simulation

```bash
$ iverilog baby_soc_synth.v testbench.v
$ ./a.out
$ gtkwave dump.vcd
```

#### ğŸ” Step 3 â€“ Compare Outputs

Compare the **GLS waveform** with your **Week 2 functional simulation**.
âœ… *They must match to confirm correct synthesis.*

---

### ğŸ“¦ **Deliverables**

| Deliverable                     | Description                                           |
| ------------------------------- | ----------------------------------------------------- |
| ğŸ“ **Synthesis Logs**           | Terminal logs or screenshots of synthesis completion  |
| ğŸ“ˆ **GLS Waveform Screenshots** | GTKWave screenshots showing post-synthesis simulation |
| âœï¸ **Confirmation Note**        | Short note confirming â€œGLS = Functional outputsâ€      |

---

## ğŸ•’ **Part 2 â€“ Fundamentals of STA (Static Timing Analysis)**

### ğŸ“š **Learning Resource**

If STA is new to you, take this free course *(Free for next 4 days)*:
ğŸ”— [STA Fundamentals â€“ Udemy](https://www.udemy.com/course/vlsi-academy-stachecks/?couponCode=F960AEDD365E0CD12546)

---

### ğŸ§  **Focus Areas**

* â±ï¸ **Setup and Hold Checks** â€“ Timing margins for flip-flops
* âš–ï¸ **Slack** â€“ Timing margin indicating violations or safety
* ğŸ•°ï¸ **Clock Definitions** â€“ Clock creation and constraints
* ğŸ” **Path-Based Analysis** â€“ Analyzing critical timing paths

---

### ğŸ§¾ **Deliverable**

ğŸ“„ **One-page summary or key notes** from the STA course (bullet points allowed).
Include:

* Key definitions
* Setup & hold equations
* Slack interpretation
* Example STA flow using OpenSTA

---

## ğŸ“ˆ **Part 3 â€“ Generate Timing Graphs with OpenSTA**

### ğŸ“˜ **References**

* ğŸ”— [OpenSTA GitHub](https://github.com/The-OpenROAD-Project/OpenSTA)
* ğŸ”— [Example Script â€“ Day 19](https://github.com/arunkpv/vsd-hdp/blob/main/docs/Day_19.md)
* ğŸ“„ [OpenSTA Documentation (PDF)](https://github.com/The-OpenROAD-Project/OpenSTA/blob/master/doc/OpenSTA.pdf)

---

### ğŸ§ª **Steps to Perform**

#### 1ï¸âƒ£ Load Synthesized Netlist and Constraints

```bash
read_liberty slow.lib
read_verilog baby_soc_synth.v
link_design baby_soc
read_sdc constraints.sdc
```

---

#### 2ï¸âƒ£ Generate Timing Graphs and Reports

```bash
create_clock -period 10 clk
report_checks -path_delay min_max
report_tns
report_wns
```

Visualize the timing graph:

```bash
write_timing_graph -dot baby_soc_timing.dot
dot -Tpng baby_soc_timing.dot -o baby_soc_timing.png
```

---

#### 3ï¸âƒ£ Analyze Results

* Identify the **critical path** (longest data path).
* Check **setup/hold** paths for violations.
* Note **slack** values for timing margins.

---





### ğŸŒŸ **Summary**

Week 3 bridges **functional verification (GLS)** with **timing verification (STA)** â€” essential to ensure the design is both logically correct and timing-clean before moving to layout.
