============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = E:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     19234
   Run Date =   Mon Aug 26 20:08:56 2024

   Run on =     ERIKPSW
============================================================
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/syn_1/display_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db" in  5.403403s wall, 3.390625s user + 0.171875s system = 3.562500s CPU (65.9%)

RUN-1004 : used memory is 452 MB, reserved memory is 409 MB, peak memory is 482 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
GUI-5004 WARNING: clk has not been assigned a location ...
GUI-5004 WARNING: key_deb[15] has not been assigned a location ...
GUI-5004 WARNING: key_deb[14] has not been assigned a location ...
GUI-5004 WARNING: key_deb[13] has not been assigned a location ...
GUI-5004 WARNING: key_deb[12] has not been assigned a location ...
GUI-5004 WARNING: key_deb[11] has not been assigned a location ...
GUI-5004 WARNING: key_deb[10] has not been assigned a location ...
GUI-5004 WARNING: key_deb[9] has not been assigned a location ...
GUI-5004 WARNING: key_deb[8] has not been assigned a location ...
GUI-5004 WARNING: key_deb[7] has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
GUI-8405 ERROR: DigitronCS_Out[0] is not the signal of the project.
GUI-8405 ERROR: DigitronCS_Out[1] is not the signal of the project.
GUI-8405 ERROR: DigitronCS_Out[2] is not the signal of the project.
GUI-8405 ERROR: DigitronCS_Out[3] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[0] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[1] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[2] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[3] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[4] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[5] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[6] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[7] is not the signal of the project.
GUI-8405 ERROR: RSTn is not the signal of the project.
GUI-8405 ERROR: clk_50M is not the signal of the project.
GUI-8405 ERROR: col[0] is not the signal of the project.
GUI-8405 ERROR: col[1] is not the signal of the project.
GUI-8405 ERROR: col[2] is not the signal of the project.
GUI-8405 ERROR: col[3] is not the signal of the project.
GUI-8405 ERROR: light is not the signal of the project.
GUI-8405 ERROR: row[0] is not the signal of the project.
GUI-8405 ERROR: row[1] is not the signal of the project.
GUI-8405 ERROR: row[2] is not the signal of the project.
GUI-8405 ERROR: row[3] is not the signal of the project.
GUI-5004 WARNING: clk has not been assigned a location ...
GUI-5004 WARNING: key_deb[15] has not been assigned a location ...
GUI-5004 WARNING: key_deb[14] has not been assigned a location ...
GUI-5004 WARNING: key_deb[13] has not been assigned a location ...
GUI-5004 WARNING: key_deb[12] has not been assigned a location ...
GUI-5004 WARNING: key_deb[11] has not been assigned a location ...
GUI-5004 WARNING: key_deb[10] has not been assigned a location ...
GUI-5004 WARNING: key_deb[9] has not been assigned a location ...
GUI-5004 WARNING: key_deb[8] has not been assigned a location ...
GUI-5004 WARNING: key_deb[7] has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
GUI-8405 ERROR: DigitronCS_Out[0] is not the signal of the project.
GUI-8405 ERROR: DigitronCS_Out[1] is not the signal of the project.
GUI-8405 ERROR: DigitronCS_Out[2] is not the signal of the project.
GUI-8405 ERROR: DigitronCS_Out[3] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[0] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[1] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[2] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[3] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[4] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[5] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[6] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[7] is not the signal of the project.
GUI-8405 ERROR: RSTn is not the signal of the project.
GUI-8405 ERROR: clk_50M is not the signal of the project.
GUI-8405 ERROR: col[0] is not the signal of the project.
GUI-8405 ERROR: col[1] is not the signal of the project.
GUI-8405 ERROR: col[2] is not the signal of the project.
GUI-8405 ERROR: col[3] is not the signal of the project.
GUI-8405 ERROR: light is not the signal of the project.
GUI-8405 ERROR: row[0] is not the signal of the project.
GUI-8405 ERROR: row[1] is not the signal of the project.
GUI-8405 ERROR: row[2] is not the signal of the project.
GUI-8405 ERROR: row[3] is not the signal of the project.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/syn_1/display_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
GUI-5004 WARNING: clk has not been assigned a location ...
GUI-5004 WARNING: key_deb[15] has not been assigned a location ...
GUI-5004 WARNING: key_deb[14] has not been assigned a location ...
GUI-5004 WARNING: key_deb[13] has not been assigned a location ...
GUI-5004 WARNING: key_deb[12] has not been assigned a location ...
GUI-5004 WARNING: key_deb[11] has not been assigned a location ...
GUI-5004 WARNING: key_deb[10] has not been assigned a location ...
GUI-5004 WARNING: key_deb[9] has not been assigned a location ...
GUI-5004 WARNING: key_deb[8] has not been assigned a location ...
GUI-5004 WARNING: key_deb[7] has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
GUI-8405 ERROR: DigitronCS_Out[0] is not the signal of the project.
GUI-8405 ERROR: DigitronCS_Out[1] is not the signal of the project.
GUI-8405 ERROR: DigitronCS_Out[2] is not the signal of the project.
GUI-8405 ERROR: DigitronCS_Out[3] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[0] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[1] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[2] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[3] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[4] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[5] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[6] is not the signal of the project.
GUI-8405 ERROR: Digitron_Out[7] is not the signal of the project.
GUI-8405 ERROR: RSTn is not the signal of the project.
GUI-8405 ERROR: clk_50M is not the signal of the project.
GUI-8405 ERROR: col[0] is not the signal of the project.
GUI-8405 ERROR: col[1] is not the signal of the project.
GUI-8405 ERROR: col[2] is not the signal of the project.
GUI-8405 ERROR: col[3] is not the signal of the project.
GUI-8405 ERROR: light is not the signal of the project.
GUI-8405 ERROR: row[0] is not the signal of the project.
GUI-8405 ERROR: row[1] is not the signal of the project.
GUI-8405 ERROR: row[2] is not the signal of the project.
GUI-8405 ERROR: row[3] is not the signal of the project.
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : analyze verilog file onehot2binary.v
HDL-1007 : analyze verilog file keyboard_instance.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : analyze verilog file keyboard_scan.v
HDL-1007 : analyze verilog file onehot2binary.v
GUI-5005 WARNING: Unknown file icon ...
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : analyze verilog file keyboard_scan.v
HDL-1007 : analyze verilog file onehot2binary.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.566762s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 561 MB, reserved memory is 500 MB, peak memory is 578 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.829247s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (1.6%)

RUN-1004 : used memory is 561 MB, reserved memory is 500 MB, peak memory is 578 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.527413s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 567 MB, reserved memory is 505 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.757915s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 567 MB, reserved memory is 505 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.525233s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 557 MB, reserved memory is 516 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.715619s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (1.6%)

RUN-1004 : used memory is 557 MB, reserved memory is 516 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.483811s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 456 MB, reserved memory is 504 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.697533s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 456 MB, reserved memory is 504 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.515659s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 462 MB, reserved memory is 509 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.711494s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 462 MB, reserved memory is 509 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file key_filter.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file key_filter.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.424242s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (0.5%)

RUN-1004 : used memory is 498 MB, reserved memory is 526 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.634435s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (1.6%)

RUN-1004 : used memory is 498 MB, reserved memory is 526 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-8007 ERROR: concurrent assignment to a non-net 'tries' is not permitted in keyboard_instance.v(34)
HDL-8007 ERROR: ignore module module due to previous errors in keyboard_instance.v(1)
HDL-1007 : Verilog file 'keyboard_instance.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file keyboard_instance.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file keyboard_instance.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/syn_1/display_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
GUI-5004 WARNING: CLK has not been assigned a location ...
GUI-5004 WARNING: data[3] has not been assigned a location ...
GUI-5004 WARNING: data[2] has not been assigned a location ...
GUI-5004 WARNING: data[1] has not been assigned a location ...
GUI-5004 WARNING: data[0] has not been assigned a location ...
GUI-5004 WARNING: tries[7] has not been assigned a location ...
GUI-5004 WARNING: tries[6] has not been assigned a location ...
GUI-5004 WARNING: tries[5] has not been assigned a location ...
GUI-5004 WARNING: tries[4] has not been assigned a location ...
GUI-5004 WARNING: tries[3] has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
GUI-8405 ERROR: RSTn is not the signal of the project.
GUI-8405 ERROR: clk_50M is not the signal of the project.
GUI-8405 ERROR: col[0] is not the signal of the project.
GUI-8405 ERROR: col[1] is not the signal of the project.
GUI-8405 ERROR: col[2] is not the signal of the project.
GUI-8405 ERROR: col[3] is not the signal of the project.
GUI-8405 ERROR: light is not the signal of the project.
GUI-8405 ERROR: row[0] is not the signal of the project.
GUI-8405 ERROR: row[1] is not the signal of the project.
GUI-8405 ERROR: row[2] is not the signal of the project.
GUI-8405 ERROR: row[3] is not the signal of the project.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : analyze verilog file keyboard_scan.v
HDL-1007 : analyze verilog file onehot2binary.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : analyze verilog file keyboard_scan.v
HDL-1007 : analyze verilog file onehot2binary.v
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.484265s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 516 MB, reserved memory is 532 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.696299s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 516 MB, reserved memory is 532 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 1 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.485235s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 511 MB, reserved memory is 530 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.683755s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 511 MB, reserved memory is 530 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/data[0]_syn_4 will be merged with clock U5/data[0]
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.485940s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 514 MB, reserved memory is 534 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.683637s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 514 MB, reserved memory is 534 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.468781s wall, 0.046875s user + 0.093750s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 518 MB, reserved memory is 538 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.665748s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 518 MB, reserved memory is 538 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 5 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.460498s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 516 MB, reserved memory is 538 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.677797s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 516 MB, reserved memory is 538 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : analyze verilog file onehot2binary.v
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.442712s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 487 MB, reserved memory is 540 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.641370s wall, 0.140625s user + 0.125000s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 487 MB, reserved memory is 540 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 5 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.520256s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 496 MB, reserved memory is 546 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.729224s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (3.9%)

RUN-1004 : used memory is 496 MB, reserved memory is 546 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.492210s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.6%)

RUN-1004 : used memory is 507 MB, reserved memory is 551 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.700058s wall, 0.203125s user + 0.109375s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 507 MB, reserved memory is 551 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.472819s wall, 0.000000s user + 0.093750s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 508 MB, reserved memory is 552 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.654258s wall, 0.093750s user + 0.109375s system = 0.203125s CPU (3.1%)

RUN-1004 : used memory is 508 MB, reserved memory is 552 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.514757s wall, 0.078125s user + 0.109375s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 513 MB, reserved memory is 556 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.702967s wall, 0.187500s user + 0.109375s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 513 MB, reserved memory is 556 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : analyze verilog file keyboard_instance.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.480992s wall, 0.078125s user + 0.109375s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 518 MB, reserved memory is 557 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.677125s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 518 MB, reserved memory is 557 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.493272s wall, 0.046875s user + 0.093750s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 530 MB, reserved memory is 568 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.700659s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 530 MB, reserved memory is 568 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.470947s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 532 MB, reserved memory is 568 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.667393s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 532 MB, reserved memory is 568 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 5 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.491118s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 534 MB, reserved memory is 570 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.671917s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 534 MB, reserved memory is 570 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 5 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.411475s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 531 MB, reserved memory is 567 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.591929s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 531 MB, reserved memory is 567 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.485983s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 530 MB, reserved memory is 575 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.668867s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 530 MB, reserved memory is 575 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.461825s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 523 MB, reserved memory is 575 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.644689s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 523 MB, reserved memory is 575 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.493195s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 522 MB, reserved memory is 574 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.683219s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 522 MB, reserved memory is 574 MB, peak memory is 585 MB
GUI-1001 : Download success!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.493420s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 526 MB, reserved memory is 582 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.691861s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 526 MB, reserved memory is 582 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.480929s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 530 MB, reserved memory is 585 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.663889s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 530 MB, reserved memory is 585 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file onehot2binary.v
HDL-8007 ERROR: concurrent assignment to a non-net 'binary' is not permitted in onehot2binary.v(10)
HDL-8007 ERROR: ignore module module due to previous errors in onehot2binary.v(1)
HDL-1007 : Verilog file 'onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file onehot2binary.v
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 8 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.446287s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 529 MB, reserved memory is 586 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.644518s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 529 MB, reserved memory is 586 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.433372s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 523 MB, reserved memory is 582 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.633544s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 523 MB, reserved memory is 582 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.456064s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 529 MB, reserved memory is 589 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.650963s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 529 MB, reserved memory is 589 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.452546s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 535 MB, reserved memory is 594 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.658861s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 535 MB, reserved memory is 594 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 8 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.461917s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 540 MB, reserved memory is 596 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.655594s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 540 MB, reserved memory is 596 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.448932s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (3.6%)

RUN-1004 : used memory is 534 MB, reserved memory is 598 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.663110s wall, 0.171875s user + 0.125000s system = 0.296875s CPU (4.5%)

RUN-1004 : used memory is 534 MB, reserved memory is 598 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.448973s wall, 0.109375s user + 0.140625s system = 0.250000s CPU (3.9%)

RUN-1004 : used memory is 539 MB, reserved memory is 601 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.630439s wall, 0.171875s user + 0.187500s system = 0.359375s CPU (5.4%)

RUN-1004 : used memory is 539 MB, reserved memory is 601 MB, peak memory is 585 MB
GUI-1001 : Download success!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.473183s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 544 MB, reserved memory is 603 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.672774s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 544 MB, reserved memory is 603 MB, peak memory is 585 MB
GUI-1001 : Download success!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : undeclared symbol 'clo', assumed default net type 'wire' in keyboard_instance.v(18)
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : undeclared symbol 'clo', assumed default net type 'wire' in keyboard_instance.v(18)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : undeclared symbol 'clo', assumed default net type 'wire' in keyboard_instance.v(18)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.479373s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 537 MB, reserved memory is 601 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.686559s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 537 MB, reserved memory is 601 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file keyboard_instance.v
HDL-1007 : undeclared symbol 'clo', assumed default net type 'wire' in keyboard_instance.v(18)
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display/display_Runs/phy_1/display.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.445866s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 540 MB, reserved memory is 602 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.635266s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 540 MB, reserved memory is 602 MB, peak memory is 585 MB
GUI-1001 : Download success!
