// Seed: 3969592733
module module_0 ();
  assign id_1 = 1 - id_1 & 1;
  assign id_1 = 1'b0 << id_1;
  wire id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri id_4
);
  initial id_4 = id_1;
  module_0();
endmodule
module module_2 (
    input  wor   id_0,
    output logic id_1,
    output tri   id_2
);
  id_4(
      .id_0(id_2), .id_1(1'b0), .id_2(1)
  );
  tri0 id_5;
  module_0();
  initial begin
    id_5 = 1;
    id_1 <= 1;
  end
endmodule
