

================================================================
== Vivado HLS Report for 'monte_carlo_both_pri'
================================================================
* Date:           Sat Nov 11 14:56:21 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        monte-carlo.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 13.434 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  85005980|  85005980| 1.142 sec | 1.142 sec |  85005980|  85005980|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_gaussian_box_muller_fu_167  |gaussian_box_muller  |      284|      284| 3.815 us | 3.815 us |   79|   79| function |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- Loop 1            |  85005960|  85005960|   4250298|          -|          -|     20|    no    |
        | + GAUSS_GEN_LABEL  |   3950206|   3950206|       286|         79|          1|  50000|    yes   |
        | + SIMS_LABEL       |    300087|    300087|        94|          6|          1|  50000|    yes   |
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    426|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|    177|   13604|  18993|    -|
|Memory           |      128|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1125|    -|
|Register         |        0|      -|    2541|    448|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      128|    177|   16145|  20992|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       45|     80|      15|     39|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+
    |dut_dadd_64ns_64nibs_U32        |dut_dadd_64ns_64nibs  |        0|      3|    445|   1149|    0|
    |dut_dmul_64ns_64njbC_U33        |dut_dmul_64ns_64njbC  |        0|     11|    317|    578|    0|
    |dut_fadd_32ns_32nbkb_U22        |dut_fadd_32ns_32nbkb  |        0|      2|    205|    390|    0|
    |dut_faddfsub_32nsmb6_U23        |dut_faddfsub_32nsmb6  |        0|      2|    205|    390|    0|
    |dut_fdiv_32ns_32ndEe_U27        |dut_fdiv_32ns_32ndEe  |        0|      0|    761|    994|    0|
    |dut_fdiv_32ns_32ndEe_U28        |dut_fdiv_32ns_32ndEe  |        0|      0|    761|    994|    0|
    |dut_fmul_32ns_32ncud_U24        |dut_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |dut_fmul_32ns_32ncud_U25        |dut_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |dut_fmul_32ns_32ncud_U26        |dut_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |dut_fpext_32ns_64g8j_U31        |dut_fpext_32ns_64g8j  |        0|      0|    100|    138|    0|
    |dut_fptrunc_64ns_fYi_U29        |dut_fptrunc_64ns_fYi  |        0|      0|    128|    277|    0|
    |dut_fptrunc_64ns_fYi_U30        |dut_fptrunc_64ns_fYi  |        0|      0|    128|    277|    0|
    |grp_gaussian_box_muller_fu_167  |gaussian_box_muller   |        0|    150|  10125|  12843|    0|
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                           |                      |        0|    177|  13604|  18993|    0|
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |gauss_bm_U  |monte_carlo_both_lbW  |      128|  0|   0|    0|  50000|   32|     1|      1600000|
    +------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total       |                      |      128|  0|   0|    0|  50000|   32|     1|      1600000|
    +------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_343_p2            |     +    |      0|  0|  23|          16|           1|
    |i_fu_326_p2              |     +    |      0|  0|  23|          16|           1|
    |j_fu_314_p2              |     +    |      0|  0|  15|           5|           1|
    |and_ln25_1_fu_412_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln25_2_fu_496_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln25_3_fu_514_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln25_fu_394_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln27_1_fu_430_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln27_2_fu_526_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln27_3_fu_532_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln27_fu_424_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln130_fu_308_p2     |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln132_fu_320_p2     |   icmp   |      0|  0|  13|          16|          15|
    |icmp_ln137_fu_337_p2     |   icmp   |      0|  0|  13|          16|          15|
    |icmp_ln833_1_fu_388_p2   |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln833_2_fu_400_p2   |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln833_3_fu_484_p2   |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln833_4_fu_490_p2   |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln833_5_fu_502_p2   |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln833_fu_382_p2     |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln837_1_fu_508_p2   |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln837_fu_406_p2     |   icmp   |      0|  0|  29|          52|           1|
    |or_ln27_1_fu_538_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln27_2_fu_442_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln27_3_fu_544_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln27_fu_436_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln27_1_fu_550_p3  |  select  |      0|  0|  64|           1|           1|
    |select_ln27_fu_448_p3    |  select  |      0|  0|  64|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln25_1_fu_520_p2     |    xor   |      0|  0|   2|           2|           1|
    |xor_ln25_fu_418_p2       |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 426|         346|          68|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  477|        109|    1|        109|
    |ap_enable_reg_pp0_iter3                |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter15               |    9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_160_p4          |    9|          2|   16|         32|
    |ap_phi_mux_i_0_phi_fu_148_p4           |    9|          2|   16|         32|
    |ap_return_0                            |    9|          2|   32|         64|
    |ap_return_1                            |    9|          2|   32|         64|
    |ap_sig_allocacmp_call_payoff_sum_1_lo  |    9|          2|   32|         64|
    |ap_sig_allocacmp_put_payoff_sum_1_loa  |    9|          2|   32|         64|
    |call_payoff_sum_1_fu_106               |    9|          2|   32|         64|
    |gauss_bm_address0                      |   15|          3|   16|         48|
    |grp_fu_174_p0                          |   38|          7|   32|        224|
    |grp_fu_174_p1                          |   38|          7|   32|        224|
    |grp_fu_179_opcode                      |   15|          3|    2|          6|
    |grp_fu_179_p0                          |   38|          7|   32|        224|
    |grp_fu_179_p1                          |   38|          7|   32|        224|
    |grp_fu_185_p0                          |   38|          7|   32|        224|
    |grp_fu_185_p1                          |   38|          7|   32|        224|
    |grp_fu_190_p0                          |   38|          7|   32|        224|
    |grp_fu_190_p1                          |   38|          7|   32|        224|
    |grp_fu_198_p0                          |   21|          4|   32|        128|
    |grp_fu_198_p1                          |   21|          4|   32|        128|
    |grp_fu_213_p0                          |   21|          4|   32|        128|
    |grp_fu_213_p1                          |   41|          8|   32|        256|
    |grp_fu_230_p0                          |   15|          3|   64|        192|
    |grp_fu_240_p0                          |   33|          6|   32|        192|
    |grp_fu_245_p1                          |   15|          3|   64|        192|
    |grp_load_fu_259_p1                     |   15|          3|   32|         96|
    |grp_load_fu_264_p1                     |   15|          3|   32|         96|
    |i1_0_reg_156                           |    9|          2|   16|         32|
    |i_0_reg_144                            |    9|          2|   16|         32|
    |j_0_reg_133                            |    9|          2|    5|         10|
    |put_payoff_sum_1_fu_102                |    9|          2|   32|         64|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  | 1125|        235|  890|       3889|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                    |  108|   0|  108|          0|
    |ap_enable_reg_pp0_iter0                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                      |    1|   0|    1|          0|
    |ap_return_0_preg                             |   32|   0|   32|          0|
    |ap_return_1_preg                             |   32|   0|   32|          0|
    |call_payoff_sum_1_fu_106                     |   32|   0|   32|          0|
    |grp_gaussian_box_muller_fu_167_ap_start_reg  |    1|   0|    1|          0|
    |i1_0_reg_156                                 |   16|   0|   16|          0|
    |i_0_reg_144                                  |   16|   0|   16|          0|
    |i_1_reg_616                                  |   16|   0|   16|          0|
    |i_reg_607                                    |   16|   0|   16|          0|
    |icmp_ln132_reg_603                           |    1|   0|    1|          0|
    |icmp_ln137_reg_612                           |    1|   0|    1|          0|
    |j_0_reg_133                                  |    5|   0|    5|          0|
    |j_reg_598                                    |    5|   0|    5|          0|
    |put_payoff_sum_1_fu_102                      |   32|   0|   32|          0|
    |reg_281                                      |   64|   0|   64|          0|
    |reg_286                                      |   32|   0|   32|          0|
    |result_1_i_reg_671                           |   32|   0|   32|          0|
    |result_2_i3_reg_713                          |   32|   0|   32|          0|
    |result_3_i5_reg_730                          |   32|   0|   32|          0|
    |result_4_i8_reg_747                          |   32|   0|   32|          0|
    |result_5_i_reg_763                           |   32|   0|   32|          0|
    |result_6_i_reg_768                           |   32|   0|   32|          0|
    |result_7_i_reg_773                           |   32|   0|   32|          0|
    |result_8_i_reg_778                           |   32|   0|   32|          0|
    |result_i_reg_655                             |   32|   0|   32|          0|
    |select_ln27_1_reg_817                        |   64|   0|   64|          0|
    |select_ln27_reg_812                          |   64|   0|   64|          0|
    |term_1_i_reg_665                             |   32|   0|   32|          0|
    |term_1_i_reg_665_pp1_iter3_reg               |   32|   0|   32|          0|
    |term_2_i2_reg_686                            |   32|   0|   32|          0|
    |term_3_i4_reg_707                            |   32|   0|   32|          0|
    |term_4_i7_reg_718                            |   32|   0|   32|          0|
    |term_4_i7_reg_718_pp1_iter6_reg              |   32|   0|   32|          0|
    |term_5_i_reg_724                             |   32|   0|   32|          0|
    |term_6_i_reg_735                             |   32|   0|   32|          0|
    |term_7_i_reg_741                             |   32|   0|   32|          0|
    |term_8_i_reg_752                             |   32|   0|   32|          0|
    |term_9_i_reg_758                             |   32|   0|   32|          0|
    |tmp_1_reg_832                                |   32|   0|   32|          0|
    |tmp_3_i_reg_650                              |   32|   0|   32|          0|
    |tmp_4_i6_reg_676                             |   32|   0|   32|          0|
    |tmp_5_i9_reg_681                             |   32|   0|   32|          0|
    |tmp_5_i9_reg_681_pp1_iter5_reg               |   32|   0|   32|          0|
    |tmp_6_i_reg_692                              |   32|   0|   32|          0|
    |tmp_7_i_reg_660                              |   32|   0|   32|          0|
    |tmp_7_reg_800                                |   32|   0|   32|          0|
    |tmp_8_i_reg_697                              |   32|   0|   32|          0|
    |tmp_9_i_reg_702                              |   32|   0|   32|          0|
    |tmp_s_reg_794                                |   32|   0|   32|          0|
    |x_assign_5_reg_806                           |   64|   0|   64|          0|
    |x_assign_reg_636                             |   32|   0|   32|          0|
    |i_0_reg_144                                  |   64|  32|   16|          0|
    |icmp_ln132_reg_603                           |   64|  32|    1|          0|
    |icmp_ln137_reg_612                           |   64|  32|    1|          0|
    |result_1_i_reg_671                           |   64|  32|   32|          0|
    |term_5_i_reg_724                             |   64|  32|   32|          0|
    |term_6_i_reg_735                             |   64|  32|   32|          0|
    |term_7_i_reg_741                             |   64|  32|   32|          0|
    |term_8_i_reg_752                             |   64|  32|   32|          0|
    |term_9_i_reg_758                             |   64|  32|   32|          0|
    |tmp_3_i_reg_650                              |   64|  32|   32|          0|
    |tmp_6_i_reg_692                              |   64|  32|   32|          0|
    |tmp_7_i_reg_660                              |   64|  32|   32|          0|
    |tmp_8_i_reg_697                              |   64|  32|   32|          0|
    |tmp_9_i_reg_702                              |   64|  32|   32|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        | 2541| 448| 2015|          0|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------+-----+-----+------------+----------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | monte_carlo_both_pri | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | monte_carlo_both_pri | return value |
|ap_start     |  in |    1| ap_ctrl_hs | monte_carlo_both_pri | return value |
|ap_done      | out |    1| ap_ctrl_hs | monte_carlo_both_pri | return value |
|ap_idle      | out |    1| ap_ctrl_hs | monte_carlo_both_pri | return value |
|ap_ready     | out |    1| ap_ctrl_hs | monte_carlo_both_pri | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | monte_carlo_both_pri | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | monte_carlo_both_pri | return value |
+-------------+-----+-----+------------+----------------------+--------------+

