Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep 22 13:22:09 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_ek_impl_1.twr lab3_ek_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 64.0777%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 9 Start Points         |           Type           
-------------------------------------------------------------------
sync_R__i3/Q                            |          No required time
sync_R__i2/Q                            |          No required time
sync_R__i1/Q                            |          No required time
sync_R__i0/Q                            |          No required time
bank/s2_i0_i1/Q                         |          No required time
bank/s2_i0_i0/Q                         |          No required time
bank/s2_i0_i3/Q                         |          No required time
bank/s2_i0_i2/Q                         |          No required time
debouncer/debounce_done_c/Q             |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         9
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
sync_R__i2/D                            |           No arrival time
sync_R__i3/D                            |           No arrival time
{sync_R__i3/SR   sync_R__i2/SR}         |           No arrival time
sync_R__i0/D                            |           No arrival time
sync_R__i1/D                            |           No arrival time
{sync_R__i1/SR   sync_R__i0/SR}         |           No arrival time
counter1/new_clk/SR                     |           No arrival time
bank/s1_i0_i1/D                         |           No arrival time
bank/updated_c/D                        |           No arrival time
debouncer/debounce_counter/new_clk/SR   |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        14
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
R[0]                                    |                     input
R[1]                                    |                     input
R[2]                                    |                     input
R[3]                                    |                     input
reset                                   |                     input
seg_power[0]                            |                    output
seg_power[1]                            |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
scanner_clk                             |        counter1/new_clk/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |         166.667 ns |          6.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
debouncer/debounce_counter/count_218__i23/SR              
                                         |  153.079 ns 
{counter2/count_217__i15/SR   counter2/count_217__i16/SR}              
                                         |  153.145 ns 
{counter2/count_217__i17/SR   counter2/count_217__i18/SR}              
                                         |  153.145 ns 
{counter2/count_217__i19/SR   counter2/count_217__i20/SR}              
                                         |  153.145 ns 
{counter2/count_217__i21/SR   counter2/count_217__i22/SR}              
                                         |  153.145 ns 
counter2/count_217__i23/SR               |  153.145 ns 
{counter1/count_216__i15/SR   counter1/count_216__i16/SR}              
                                         |  153.634 ns 
{counter1/count_216__i17/SR   counter1/count_216__i18/SR}              
                                         |  153.634 ns 
{counter1/count_216__i19/SR   counter1/count_216__i20/SR}              
                                         |  153.634 ns 
{counter1/count_216__i21/SR   counter1/count_216__i22/SR}              
                                         |  153.634 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : debouncer/debounce_counter/count_218__i17/Q  (SLICE_R11C8B)
Path End         : debouncer/debounce_counter/count_218__i23/SR  (SLICE_R11C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.2% (route), 24.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.078 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{debouncer/debounce_counter/count_218__i17/CK   debouncer/debounce_counter/count_218__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
debouncer/debounce_counter/count_218__i17/CK->debouncer/debounce_counter/count_218__i17/Q
                                          SLICE_R11C8B       CLK_TO_Q0_DELAY     1.388                  6.887  2       
debouncer/debounce_counter/count[17]                         NET DELAY           2.736                  9.623  2       
debouncer/debounce_counter/i11_4_lut/B->debouncer/debounce_counter/i11_4_lut/Z
                                          SLICE_R10C7A       A0_TO_F0_DELAY      0.449                 10.072  1       
debouncer/debounce_counter/n29                               NET DELAY           3.146                 13.218  1       
debouncer/debounce_counter/i17_4_lut/A->debouncer/debounce_counter/i17_4_lut/Z
                                          SLICE_R12C7B       A0_TO_F0_DELAY      0.476                 13.694  1       
debouncer/debounce_counter/n1768                             NET DELAY           0.304                 13.998  1       
debouncer/debounce_counter/i6_4_lut/C->debouncer/debounce_counter/i6_4_lut/Z
                                          SLICE_R12C7B       C1_TO_F1_DELAY      0.476                 14.474  2       
debouncer/debounce_counter/n579                              NET DELAY           0.304                 14.778  2       
debouncer/debounce_counter/i1953_2_lut/A->debouncer/debounce_counter/i1953_2_lut/Z
                                          SLICE_R12C7C       C0_TO_F0_DELAY      0.449                 15.227  13      
debouncer/debounce_counter/n278                              NET DELAY           3.331                 18.558  13      
debouncer/debounce_counter/count_218__i23/SR
                                                             ENDPOINT            0.000                 18.558  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
debouncer/debounce_counter/count_218__i23/CK
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.557)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.078  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i3/Q  (SLICE_R22C3C)
Path End         : {counter2/count_217__i15/SR   counter2/count_217__i16/SR}  (SLICE_R22C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.144 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{counter2/count_217__i3/CK   counter2/count_217__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter2/count_217__i3/CK->counter2/count_217__i3/Q
                                          SLICE_R22C3C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter2/count[3]                                            NET DELAY           3.331                 10.218  2       
counter2/i14_4_lut/D->counter2/i14_4_lut/Z
                                          SLICE_R21C5D       A0_TO_F0_DELAY      0.449                 10.667  1       
counter2/n33                                                 NET DELAY           2.485                 13.152  1       
counter2/i18_4_lut/B->counter2/i18_4_lut/Z
                                          SLICE_R21C4B       B0_TO_F0_DELAY      0.476                 13.628  1       
counter2/n1770                                               NET DELAY           0.304                 13.932  1       
counter2/i4_4_lut/A->counter2/i4_4_lut/Z  SLICE_R21C4B       C1_TO_F1_DELAY      0.476                 14.408  2       
counter2/n10                                                 NET DELAY           0.304                 14.712  2       
counter2/i1950_2_lut_4_lut/B->counter2/i1950_2_lut_4_lut/Z
                                          SLICE_R21C4C       C0_TO_F0_DELAY      0.449                 15.161  13      
counter2/n268                                                NET DELAY           3.331                 18.492  13      
{counter2/count_217__i15/SR   counter2/count_217__i16/SR}
                                                             ENDPOINT            0.000                 18.492  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
{counter2/count_217__i15/CK   counter2/count_217__i16/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.491)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.144  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i3/Q  (SLICE_R22C3C)
Path End         : {counter2/count_217__i17/SR   counter2/count_217__i18/SR}  (SLICE_R22C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.144 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{counter2/count_217__i3/CK   counter2/count_217__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter2/count_217__i3/CK->counter2/count_217__i3/Q
                                          SLICE_R22C3C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter2/count[3]                                            NET DELAY           3.331                 10.218  2       
counter2/i14_4_lut/D->counter2/i14_4_lut/Z
                                          SLICE_R21C5D       A0_TO_F0_DELAY      0.449                 10.667  1       
counter2/n33                                                 NET DELAY           2.485                 13.152  1       
counter2/i18_4_lut/B->counter2/i18_4_lut/Z
                                          SLICE_R21C4B       B0_TO_F0_DELAY      0.476                 13.628  1       
counter2/n1770                                               NET DELAY           0.304                 13.932  1       
counter2/i4_4_lut/A->counter2/i4_4_lut/Z  SLICE_R21C4B       C1_TO_F1_DELAY      0.476                 14.408  2       
counter2/n10                                                 NET DELAY           0.304                 14.712  2       
counter2/i1950_2_lut_4_lut/B->counter2/i1950_2_lut_4_lut/Z
                                          SLICE_R21C4C       C0_TO_F0_DELAY      0.449                 15.161  13      
counter2/n268                                                NET DELAY           3.331                 18.492  13      
{counter2/count_217__i17/SR   counter2/count_217__i18/SR}
                                                             ENDPOINT            0.000                 18.492  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
{counter2/count_217__i17/CK   counter2/count_217__i18/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.491)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.144  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i3/Q  (SLICE_R22C3C)
Path End         : {counter2/count_217__i19/SR   counter2/count_217__i20/SR}  (SLICE_R22C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.144 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{counter2/count_217__i3/CK   counter2/count_217__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter2/count_217__i3/CK->counter2/count_217__i3/Q
                                          SLICE_R22C3C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter2/count[3]                                            NET DELAY           3.331                 10.218  2       
counter2/i14_4_lut/D->counter2/i14_4_lut/Z
                                          SLICE_R21C5D       A0_TO_F0_DELAY      0.449                 10.667  1       
counter2/n33                                                 NET DELAY           2.485                 13.152  1       
counter2/i18_4_lut/B->counter2/i18_4_lut/Z
                                          SLICE_R21C4B       B0_TO_F0_DELAY      0.476                 13.628  1       
counter2/n1770                                               NET DELAY           0.304                 13.932  1       
counter2/i4_4_lut/A->counter2/i4_4_lut/Z  SLICE_R21C4B       C1_TO_F1_DELAY      0.476                 14.408  2       
counter2/n10                                                 NET DELAY           0.304                 14.712  2       
counter2/i1950_2_lut_4_lut/B->counter2/i1950_2_lut_4_lut/Z
                                          SLICE_R21C4C       C0_TO_F0_DELAY      0.449                 15.161  13      
counter2/n268                                                NET DELAY           3.331                 18.492  13      
{counter2/count_217__i19/SR   counter2/count_217__i20/SR}
                                                             ENDPOINT            0.000                 18.492  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
{counter2/count_217__i19/CK   counter2/count_217__i20/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.491)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.144  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i3/Q  (SLICE_R22C3C)
Path End         : {counter2/count_217__i21/SR   counter2/count_217__i22/SR}  (SLICE_R22C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.144 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{counter2/count_217__i3/CK   counter2/count_217__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter2/count_217__i3/CK->counter2/count_217__i3/Q
                                          SLICE_R22C3C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter2/count[3]                                            NET DELAY           3.331                 10.218  2       
counter2/i14_4_lut/D->counter2/i14_4_lut/Z
                                          SLICE_R21C5D       A0_TO_F0_DELAY      0.449                 10.667  1       
counter2/n33                                                 NET DELAY           2.485                 13.152  1       
counter2/i18_4_lut/B->counter2/i18_4_lut/Z
                                          SLICE_R21C4B       B0_TO_F0_DELAY      0.476                 13.628  1       
counter2/n1770                                               NET DELAY           0.304                 13.932  1       
counter2/i4_4_lut/A->counter2/i4_4_lut/Z  SLICE_R21C4B       C1_TO_F1_DELAY      0.476                 14.408  2       
counter2/n10                                                 NET DELAY           0.304                 14.712  2       
counter2/i1950_2_lut_4_lut/B->counter2/i1950_2_lut_4_lut/Z
                                          SLICE_R21C4C       C0_TO_F0_DELAY      0.449                 15.161  13      
counter2/n268                                                NET DELAY           3.331                 18.492  13      
{counter2/count_217__i21/SR   counter2/count_217__i22/SR}
                                                             ENDPOINT            0.000                 18.492  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
{counter2/count_217__i21/CK   counter2/count_217__i22/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.491)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.144  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i3/Q  (SLICE_R22C3C)
Path End         : counter2/count_217__i23/SR  (SLICE_R22C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.144 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{counter2/count_217__i3/CK   counter2/count_217__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter2/count_217__i3/CK->counter2/count_217__i3/Q
                                          SLICE_R22C3C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter2/count[3]                                            NET DELAY           3.331                 10.218  2       
counter2/i14_4_lut/D->counter2/i14_4_lut/Z
                                          SLICE_R21C5D       A0_TO_F0_DELAY      0.449                 10.667  1       
counter2/n33                                                 NET DELAY           2.485                 13.152  1       
counter2/i18_4_lut/B->counter2/i18_4_lut/Z
                                          SLICE_R21C4B       B0_TO_F0_DELAY      0.476                 13.628  1       
counter2/n1770                                               NET DELAY           0.304                 13.932  1       
counter2/i4_4_lut/A->counter2/i4_4_lut/Z  SLICE_R21C4B       C1_TO_F1_DELAY      0.476                 14.408  2       
counter2/n10                                                 NET DELAY           0.304                 14.712  2       
counter2/i1950_2_lut_4_lut/B->counter2/i1950_2_lut_4_lut/Z
                                          SLICE_R21C4C       C0_TO_F0_DELAY      0.449                 15.161  13      
counter2/n268                                                NET DELAY           3.331                 18.492  13      
counter2/count_217__i23/SR                                   ENDPOINT            0.000                 18.492  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
counter2/count_217__i23/CK                                   CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.491)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.144  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_216__i16/Q  (SLICE_R10C5A)
Path End         : {counter1/count_216__i15/SR   counter1/count_216__i16/SR}  (SLICE_R10C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 70.3% (route), 29.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.633 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{counter1/count_216__i15/CK   counter1/count_216__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_216__i16/CK->counter1/count_216__i16/Q
                                          SLICE_R10C5A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[16]                                           NET DELAY           2.141                  9.028  2       
counter1/i11_4_lut/A->counter1/i11_4_lut/Z
                                          SLICE_R11C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n31                                                 NET DELAY           2.485                 11.962  1       
counter1/i18_3_lut/B->counter1/i18_3_lut/Z
                                          SLICE_R11C3A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n38                                                 NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R11C3B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n6                                                  NET DELAY           0.304                 13.522  1       
counter1/i4_4_lut/D->counter1/i4_4_lut/Z  SLICE_R11C3B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n568                                                NET DELAY           0.304                 14.302  2       
counter1/i1946_2_lut/A->counter1/i1946_2_lut/Z
                                          SLICE_R11C3C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n265                                                NET DELAY           3.252                 18.003  13      
{counter1/count_216__i15/SR   counter1/count_216__i16/SR}
                                                             ENDPOINT            0.000                 18.003  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
{counter1/count_216__i15/CK   counter1/count_216__i16/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.002)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.633  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_216__i16/Q  (SLICE_R10C5A)
Path End         : {counter1/count_216__i17/SR   counter1/count_216__i18/SR}  (SLICE_R10C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 70.3% (route), 29.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.633 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{counter1/count_216__i15/CK   counter1/count_216__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_216__i16/CK->counter1/count_216__i16/Q
                                          SLICE_R10C5A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[16]                                           NET DELAY           2.141                  9.028  2       
counter1/i11_4_lut/A->counter1/i11_4_lut/Z
                                          SLICE_R11C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n31                                                 NET DELAY           2.485                 11.962  1       
counter1/i18_3_lut/B->counter1/i18_3_lut/Z
                                          SLICE_R11C3A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n38                                                 NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R11C3B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n6                                                  NET DELAY           0.304                 13.522  1       
counter1/i4_4_lut/D->counter1/i4_4_lut/Z  SLICE_R11C3B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n568                                                NET DELAY           0.304                 14.302  2       
counter1/i1946_2_lut/A->counter1/i1946_2_lut/Z
                                          SLICE_R11C3C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n265                                                NET DELAY           3.252                 18.003  13      
{counter1/count_216__i17/SR   counter1/count_216__i18/SR}
                                                             ENDPOINT            0.000                 18.003  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
{counter1/count_216__i17/CK   counter1/count_216__i18/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.002)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.633  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_216__i16/Q  (SLICE_R10C5A)
Path End         : {counter1/count_216__i19/SR   counter1/count_216__i20/SR}  (SLICE_R10C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 70.3% (route), 29.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.633 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{counter1/count_216__i15/CK   counter1/count_216__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_216__i16/CK->counter1/count_216__i16/Q
                                          SLICE_R10C5A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[16]                                           NET DELAY           2.141                  9.028  2       
counter1/i11_4_lut/A->counter1/i11_4_lut/Z
                                          SLICE_R11C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n31                                                 NET DELAY           2.485                 11.962  1       
counter1/i18_3_lut/B->counter1/i18_3_lut/Z
                                          SLICE_R11C3A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n38                                                 NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R11C3B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n6                                                  NET DELAY           0.304                 13.522  1       
counter1/i4_4_lut/D->counter1/i4_4_lut/Z  SLICE_R11C3B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n568                                                NET DELAY           0.304                 14.302  2       
counter1/i1946_2_lut/A->counter1/i1946_2_lut/Z
                                          SLICE_R11C3C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n265                                                NET DELAY           3.252                 18.003  13      
{counter1/count_216__i19/SR   counter1/count_216__i20/SR}
                                                             ENDPOINT            0.000                 18.003  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
{counter1/count_216__i19/CK   counter1/count_216__i20/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.002)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.633  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/count_216__i16/Q  (SLICE_R10C5A)
Path End         : {counter1/count_216__i21/SR   counter1/count_216__i22/SR}  (SLICE_R10C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 70.3% (route), 29.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 153.633 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{counter1/count_216__i15/CK   counter1/count_216__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter1/count_216__i16/CK->counter1/count_216__i16/Q
                                          SLICE_R10C5A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter1/count[16]                                           NET DELAY           2.141                  9.028  2       
counter1/i11_4_lut/A->counter1/i11_4_lut/Z
                                          SLICE_R11C4A       A0_TO_F0_DELAY      0.449                  9.477  1       
counter1/n31                                                 NET DELAY           2.485                 11.962  1       
counter1/i18_3_lut/B->counter1/i18_3_lut/Z
                                          SLICE_R11C3A       B1_TO_F1_DELAY      0.476                 12.438  1       
counter1/n38                                                 NET DELAY           0.304                 12.742  1       
counter1/i1_4_lut/C->counter1/i1_4_lut/Z  SLICE_R11C3B       C0_TO_F0_DELAY      0.476                 13.218  1       
counter1/n6                                                  NET DELAY           0.304                 13.522  1       
counter1/i4_4_lut/D->counter1/i4_4_lut/Z  SLICE_R11C3B       C1_TO_F1_DELAY      0.476                 13.998  2       
counter1/n568                                                NET DELAY           0.304                 14.302  2       
counter1/i1946_2_lut/A->counter1/i1946_2_lut/Z
                                          SLICE_R11C3C       C0_TO_F0_DELAY      0.449                 14.751  13      
counter1/n265                                                NET DELAY           3.252                 18.003  13      
{counter1/count_216__i21/SR   counter1/count_216__i22/SR}
                                                             ENDPOINT            0.000                 18.003  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
{counter1/count_216__i21/CK   counter1/count_216__i22/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.002)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  153.633  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
bank/s2_i0_i3/D                          |    1.743 ns 
counter1/new_clk/D                       |    1.743 ns 
counter2/count_217__i17/D                |    1.913 ns 
counter2/count_217__i18/D                |    1.913 ns 
counter2/count_217__i19/D                |    1.913 ns 
counter2/count_217__i20/D                |    1.913 ns 
counter2/count_217__i21/D                |    1.913 ns 
counter2/count_217__i22/D                |    1.913 ns 
counter2/count_217__i23/D                |    1.913 ns 
counter2/count_217__i0/D                 |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : bank/s1_i0_i3/Q  (SLICE_R18C4C)
Path End         : bank/s2_i0_i3/D  (SLICE_R17C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
bank/s1_i0_i3/CK                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
bank/s1_i0_i3/CK->bank/s1_i0_i3/Q         SLICE_R18C4C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
bank/s1[3]                                                   NET DELAY        0.712                  4.575  2       
SLICE_49/D0->SLICE_49/F0                  SLICE_R17C3A       D0_TO_F0_DELAY   0.252                  4.827  1       
s1[3].sig_005.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
bank/s2_i0_i3/D                                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{bank/s2_i0_i3/CK   bank/s2_i0_i2/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1/new_clk/Q  (SLICE_R13C2D)
Path End         : counter1/new_clk/D  (SLICE_R13C2D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
counter1/new_clk/CK                                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter1/new_clk/CK->counter1/new_clk/Q   SLICE_R13C2D       CLK_TO_Q0_DELAY  0.779                  3.863  8       
scanner1/scanner_clk                                         NET DELAY        0.712                  4.575  8       
counter1/i1_2_lut/A->counter1/i1_2_lut/Z  SLICE_R13C2D       D0_TO_F0_DELAY   0.252                  4.827  1       
counter1/n580                                                NET DELAY        0.000                  4.827  1       
counter1/new_clk/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
counter1/new_clk/CK                                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i17/Q  (SLICE_R22C5B)
Path End         : counter2/count_217__i17/D  (SLICE_R22C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i17/CK   counter2/count_217__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_217__i17/CK->counter2/count_217__i17/Q
                                          SLICE_R22C5B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[17]                                           NET DELAY        0.882                  4.745  2       
counter2/count_217_add_4_19/C0->counter2/count_217_add_4_19/S0
                                          SLICE_R22C5B       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[17]                                            NET DELAY        0.000                  4.997  1       
counter2/count_217__i17/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i17/CK   counter2/count_217__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i18/Q  (SLICE_R22C5B)
Path End         : counter2/count_217__i18/D  (SLICE_R22C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i17/CK   counter2/count_217__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_217__i18/CK->counter2/count_217__i18/Q
                                          SLICE_R22C5B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[18]                                           NET DELAY        0.882                  4.745  2       
counter2/count_217_add_4_19/C1->counter2/count_217_add_4_19/S1
                                          SLICE_R22C5B       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[18]                                            NET DELAY        0.000                  4.997  1       
counter2/count_217__i18/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i17/CK   counter2/count_217__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i19/Q  (SLICE_R22C5C)
Path End         : counter2/count_217__i19/D  (SLICE_R22C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i19/CK   counter2/count_217__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_217__i19/CK->counter2/count_217__i19/Q
                                          SLICE_R22C5C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[19]                                           NET DELAY        0.882                  4.745  2       
counter2/count_217_add_4_21/C0->counter2/count_217_add_4_21/S0
                                          SLICE_R22C5C       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[19]                                            NET DELAY        0.000                  4.997  1       
counter2/count_217__i19/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i19/CK   counter2/count_217__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i20/Q  (SLICE_R22C5C)
Path End         : counter2/count_217__i20/D  (SLICE_R22C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i19/CK   counter2/count_217__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_217__i20/CK->counter2/count_217__i20/Q
                                          SLICE_R22C5C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[20]                                           NET DELAY        0.882                  4.745  2       
counter2/count_217_add_4_21/C1->counter2/count_217_add_4_21/S1
                                          SLICE_R22C5C       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[20]                                            NET DELAY        0.000                  4.997  1       
counter2/count_217__i20/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i19/CK   counter2/count_217__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i21/Q  (SLICE_R22C5D)
Path End         : counter2/count_217__i21/D  (SLICE_R22C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i21/CK   counter2/count_217__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_217__i21/CK->counter2/count_217__i21/Q
                                          SLICE_R22C5D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[21]                                           NET DELAY        0.882                  4.745  2       
counter2/count_217_add_4_23/C0->counter2/count_217_add_4_23/S0
                                          SLICE_R22C5D       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[21]                                            NET DELAY        0.000                  4.997  1       
counter2/count_217__i21/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i21/CK   counter2/count_217__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i22/Q  (SLICE_R22C5D)
Path End         : counter2/count_217__i22/D  (SLICE_R22C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i21/CK   counter2/count_217__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_217__i22/CK->counter2/count_217__i22/Q
                                          SLICE_R22C5D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[22]                                           NET DELAY        0.882                  4.745  2       
counter2/count_217_add_4_23/C1->counter2/count_217_add_4_23/S1
                                          SLICE_R22C5D       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[22]                                            NET DELAY        0.000                  4.997  1       
counter2/count_217__i22/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_217__i21/CK   counter2/count_217__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i23/Q  (SLICE_R22C6A)
Path End         : counter2/count_217__i23/D  (SLICE_R22C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
counter2/count_217__i23/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_217__i23/CK->counter2/count_217__i23/Q
                                          SLICE_R22C6A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[23]                                           NET DELAY        0.882                  4.745  2       
counter2/count_217_add_4_25/C0->counter2/count_217_add_4_25/S0
                                          SLICE_R22C6A       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[23]                                            NET DELAY        0.000                  4.997  1       
counter2/count_217__i23/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
counter2/count_217__i23/CK                                   CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_217__i0/Q  (SLICE_R22C3A)
Path End         : counter2/count_217__i0/D  (SLICE_R22C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
counter2/count_217__i0/CK                                    CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_217__i0/CK->counter2/count_217__i0/Q
                                          SLICE_R22C3A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[0]                                            NET DELAY        0.882                  4.745  2       
counter2/count_217_add_4_1/C1->counter2/count_217_add_4_1/S1
                                          SLICE_R22C3A       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[0]                                             NET DELAY        0.000                  4.997  1       
counter2/count_217__i0/D                                     ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
counter2/count_217__i0/CK                                    CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



