-- new_component.vhd

-- This file was auto-generated as a prototype implementation of a module
-- created in component editor.  It ties off all outputs to ground and
-- ignores all inputs.  It needs to be edited to make it do something
-- useful.
-- 
-- This file will not be automatically regenerated.  You should check it in
-- to your version control system if you want to keep it.

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity new_component is
	port (
		clock_clk    : in  std_logic                     := '0';             --  clock.clk
		reset_reset  : in  std_logic                     := '0';             --  reset.reset
		iADN1_data   : in  std_logic_vector(31 downto 0) := (others => '0'); --  iADN1.data
		iADN1_ready  : out std_logic;                                        --       .ready
		iADN1_valid  : in  std_logic                     := '0';             --       .valid
		iADN2_data   : in  std_logic_vector(31 downto 0) := (others => '0'); --  iADN2.data
		iADN2_ready  : out std_logic;                                        --       .ready
		iADN2_valid  : in  std_logic                     := '0';             --       .valid
		oArrow_data  : out std_logic_vector(31 downto 0);                    -- oArrow.data
		oArrow_ready : in  std_logic                     := '0';             --       .ready
		oArrow_valid : out std_logic                                         --       .valid
	);
end entity new_component;

architecture rtl of new_component is
begin

	-- TODO: Auto-generated HDL template

	iADN1_ready <= '0';

	iADN2_ready <= '0';

	oArrow_valid <= '0';

	oArrow_data <= "00000000000000000000000000000000";

end architecture rtl; -- of new_component
