// Seed: 1739174373
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    output wand id_2
);
  assign module_2.id_8 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri id_3,
    output uwire id_4,
    output uwire id_5,
    input supply1 id_6,
    output wire id_7,
    input wire id_8
);
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 #(
    parameter id_0  = 32'd3,
    parameter id_11 = 32'd3,
    parameter id_3  = 32'd88,
    parameter id_6  = 32'd40
) (
    output wor _id_0,
    output wire id_1,
    output wor id_2,
    input supply1 _id_3,
    output tri1 id_4,
    output supply1 id_5,
    input uwire _id_6,
    input tri1 id_7,
    output wor id_8
);
  wire [id_6 : -1] id_10;
  wire _id_11;
  ;
  wire [1 : id_3] id_12;
  wire [1 : id_3  .  id_3] id_13;
  module_0 modCall_1 (
      id_1,
      id_8,
      id_2
  );
  always #1 release id_4;
  logic [id_11 : (  -1  )] id_14[id_0 : -1];
endmodule
