Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Mon Apr 13 19:28:23 2015
| Host         : jjmvi-AMD-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    12 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+-------------------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+---------------+-------------------------------+------------------+----------------+
|  clk_wiz/U0/clk_25out |               | vga_cont/n_0_hcounter[10]_i_1 |                3 |             11 |
|  clk_wiz/U0/clk_25out | vga_cont/eqOp | vga_cont/n_0_vcounter[10]_i_1 |                4 |             11 |
|  clk_wiz/U0/clk_25out |               |                               |                6 |             14 |
+-----------------------+---------------+-------------------------------+------------------+----------------+


