
#####  START OF RAM REPORT FOR COMPILE POINT: envelope  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                          PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                 DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               delay_line_signext_0.shift_reg[47:0]                                                                                                                  SEQSHIFT           DEFAULT            delay_line_signext_0.shift_reg_seqshift_shift_reg_seqshift_0_0                                                                                                                  64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                             delay_line_signext_0.shift_reg_seqshift_shift_reg_seqshift_0_1                                                                                                                  64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                       
                                                                                                                                                                                                             delay_line_signext_0.shift_reg_seqshift_shift_reg_seqshift_0_2                                                                                                                  64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                       
                                                                                                                                                                                                             delay_line_signext_0.shift_reg_seqshift_shift_reg_seqshift_0_3                                                                                                                  64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine[17:0]     SEQSHIFT           DEFAULT            fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift_delayLine_seqshift_0_0     64X12             0                  0       0(0/0/0)                     1(1/1/1)                          Instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                             fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift_delayLine_seqshift_0_1     64X12             0                  0       0(0/0/0)                     1(1/1/1)                                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine[17:0]     SEQSHIFT           DEFAULT            fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift_delayLine_seqshift_0_0     64X12             0                  0       0(0/0/0)                     1(1/1/1)                          Instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                             fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift_delayLine_seqshift_0_1     64X12             0                  0       0(0/0/0)                     1(1/1/1)                                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine[17:0]                                       SEQSHIFT           DEFAULT            fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift_delayLine_seqshift_0_0                                       64X12             0                  0       0(0/0/0)                     1(0/1/1)                          Instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                             fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift_delayLine_seqshift_0_1                                       64X12             0                  0       0(0/0/0)                     1(0/1/1)                                                                                       
======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: envelope  #####


#####  START OF RAM REPORT FOR COMPILE POINT: CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s  #####

