begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- lldb-arm64-register-enums.h -----------------------------*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|lldb_arm64_register_enums_h
end_ifndef

begin_define
define|#
directive|define
name|lldb_arm64_register_enums_h
end_define

begin_decl_stmt
name|namespace
name|lldb_private
block|{
comment|// LLDB register codes (e.g. RegisterKind == eRegisterKindLLDB)
comment|//---------------------------------------------------------------------------
comment|// Internal codes for all ARM64 registers.
comment|//---------------------------------------------------------------------------
enum|enum
block|{
name|k_first_gpr_arm64
block|,
name|gpr_x0_arm64
init|=
name|k_first_gpr_arm64
block|,
name|gpr_x1_arm64
block|,
name|gpr_x2_arm64
block|,
name|gpr_x3_arm64
block|,
name|gpr_x4_arm64
block|,
name|gpr_x5_arm64
block|,
name|gpr_x6_arm64
block|,
name|gpr_x7_arm64
block|,
name|gpr_x8_arm64
block|,
name|gpr_x9_arm64
block|,
name|gpr_x10_arm64
block|,
name|gpr_x11_arm64
block|,
name|gpr_x12_arm64
block|,
name|gpr_x13_arm64
block|,
name|gpr_x14_arm64
block|,
name|gpr_x15_arm64
block|,
name|gpr_x16_arm64
block|,
name|gpr_x17_arm64
block|,
name|gpr_x18_arm64
block|,
name|gpr_x19_arm64
block|,
name|gpr_x20_arm64
block|,
name|gpr_x21_arm64
block|,
name|gpr_x22_arm64
block|,
name|gpr_x23_arm64
block|,
name|gpr_x24_arm64
block|,
name|gpr_x25_arm64
block|,
name|gpr_x26_arm64
block|,
name|gpr_x27_arm64
block|,
name|gpr_x28_arm64
block|,
name|gpr_fp_arm64
block|,
name|gpr_lr_arm64
block|,
name|gpr_sp_arm64
block|,
name|gpr_pc_arm64
block|,
name|gpr_cpsr_arm64
block|,
name|k_last_gpr_arm64
init|=
name|gpr_cpsr_arm64
block|,
name|k_first_fpr_arm64
block|,
name|fpu_v0_arm64
init|=
name|k_first_fpr_arm64
block|,
name|fpu_v1_arm64
block|,
name|fpu_v2_arm64
block|,
name|fpu_v3_arm64
block|,
name|fpu_v4_arm64
block|,
name|fpu_v5_arm64
block|,
name|fpu_v6_arm64
block|,
name|fpu_v7_arm64
block|,
name|fpu_v8_arm64
block|,
name|fpu_v9_arm64
block|,
name|fpu_v10_arm64
block|,
name|fpu_v11_arm64
block|,
name|fpu_v12_arm64
block|,
name|fpu_v13_arm64
block|,
name|fpu_v14_arm64
block|,
name|fpu_v15_arm64
block|,
name|fpu_v16_arm64
block|,
name|fpu_v17_arm64
block|,
name|fpu_v18_arm64
block|,
name|fpu_v19_arm64
block|,
name|fpu_v20_arm64
block|,
name|fpu_v21_arm64
block|,
name|fpu_v22_arm64
block|,
name|fpu_v23_arm64
block|,
name|fpu_v24_arm64
block|,
name|fpu_v25_arm64
block|,
name|fpu_v26_arm64
block|,
name|fpu_v27_arm64
block|,
name|fpu_v28_arm64
block|,
name|fpu_v29_arm64
block|,
name|fpu_v30_arm64
block|,
name|fpu_v31_arm64
block|,
name|fpu_fpsr_arm64
block|,
name|fpu_fpcr_arm64
block|,
name|k_last_fpr_arm64
init|=
name|fpu_fpcr_arm64
block|,
name|exc_far_arm64
block|,
name|exc_esr_arm64
block|,
name|exc_exception_arm64
block|,
name|dbg_bvr0_arm64
block|,
name|dbg_bvr1_arm64
block|,
name|dbg_bvr2_arm64
block|,
name|dbg_bvr3_arm64
block|,
name|dbg_bvr4_arm64
block|,
name|dbg_bvr5_arm64
block|,
name|dbg_bvr6_arm64
block|,
name|dbg_bvr7_arm64
block|,
name|dbg_bvr8_arm64
block|,
name|dbg_bvr9_arm64
block|,
name|dbg_bvr10_arm64
block|,
name|dbg_bvr11_arm64
block|,
name|dbg_bvr12_arm64
block|,
name|dbg_bvr13_arm64
block|,
name|dbg_bvr14_arm64
block|,
name|dbg_bvr15_arm64
block|,
name|dbg_bcr0_arm64
block|,
name|dbg_bcr1_arm64
block|,
name|dbg_bcr2_arm64
block|,
name|dbg_bcr3_arm64
block|,
name|dbg_bcr4_arm64
block|,
name|dbg_bcr5_arm64
block|,
name|dbg_bcr6_arm64
block|,
name|dbg_bcr7_arm64
block|,
name|dbg_bcr8_arm64
block|,
name|dbg_bcr9_arm64
block|,
name|dbg_bcr10_arm64
block|,
name|dbg_bcr11_arm64
block|,
name|dbg_bcr12_arm64
block|,
name|dbg_bcr13_arm64
block|,
name|dbg_bcr14_arm64
block|,
name|dbg_bcr15_arm64
block|,
name|dbg_wvr0_arm64
block|,
name|dbg_wvr1_arm64
block|,
name|dbg_wvr2_arm64
block|,
name|dbg_wvr3_arm64
block|,
name|dbg_wvr4_arm64
block|,
name|dbg_wvr5_arm64
block|,
name|dbg_wvr6_arm64
block|,
name|dbg_wvr7_arm64
block|,
name|dbg_wvr8_arm64
block|,
name|dbg_wvr9_arm64
block|,
name|dbg_wvr10_arm64
block|,
name|dbg_wvr11_arm64
block|,
name|dbg_wvr12_arm64
block|,
name|dbg_wvr13_arm64
block|,
name|dbg_wvr14_arm64
block|,
name|dbg_wvr15_arm64
block|,
name|dbg_wcr0_arm64
block|,
name|dbg_wcr1_arm64
block|,
name|dbg_wcr2_arm64
block|,
name|dbg_wcr3_arm64
block|,
name|dbg_wcr4_arm64
block|,
name|dbg_wcr5_arm64
block|,
name|dbg_wcr6_arm64
block|,
name|dbg_wcr7_arm64
block|,
name|dbg_wcr8_arm64
block|,
name|dbg_wcr9_arm64
block|,
name|dbg_wcr10_arm64
block|,
name|dbg_wcr11_arm64
block|,
name|dbg_wcr12_arm64
block|,
name|dbg_wcr13_arm64
block|,
name|dbg_wcr14_arm64
block|,
name|dbg_wcr15_arm64
block|,
name|k_num_registers_arm64
block|,
name|k_num_gpr_registers_arm64
init|=
name|k_last_gpr_arm64
operator|-
name|k_first_gpr_arm64
operator|+
literal|1
block|,
name|k_num_fpr_registers_arm64
init|=
name|k_last_fpr_arm64
operator|-
name|k_first_fpr_arm64
operator|+
literal|1
block|}
enum|;
block|}
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|// #ifndef lldb_arm64_register_enums_h
end_comment

end_unit

