[10/26/24 07:17:05 PDT] SUBMITTED






[10/26/24 07:22:29 PDT] STARTED






[10/26/24 07:22:32 PDT] PROJECT GIT INFO
Repository: https:/repositories.efabless.com/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git | Branch: main | Commit: 93538580401c3c17009cc4ce3ed6f5690f37fb10






[10/26/24 07:22:32 PDT] EXTRACTING FILES
Extracting compressed files in: UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git






[10/26/24 07:22:32 PDT] PROJECT TYPE INFO
digital






[10/26/24 07:22:33 PDT] PROJECT GDS INFO
user_project_wrapper: 414cbf6c4d0166cb21f2d4e92c8ae4aedc43ee1b






[10/26/24 07:22:33 PDT] TOOLS INFO
KLayout: v0.29.2 | Magic: v8.3.471






[10/26/24 07:22:33 PDT] PDKS INFO
SKY130A: None | Open PDKs: 0fe599b2afb6708d281543108caf8310912f54af






[10/26/24 07:22:33 PDT] START
Precheck Started, the full log 'precheck.log' will be located in '/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs'






[10/26/24 07:22:33 PDT] PRECHECK SEQUENCE
Precheck will run the following checks: [Makefile, Top Cell Check, Consistency, GPIO-Defines, XOR, Magic DRC, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density, Klayout Pin Label Purposes Overlapping Drawing, Klayout ZeroArea, Spike Check, Illegal Cellname Check, OEB, LVS]






[10/26/24 07:22:33 PDT] STEP UPDATE
Executing Check 1 of 16: Makefile






[10/26/24 07:22:33 PDT] MAKEFILE CHECK PASSED
Makefile valid.






[10/26/24 07:22:33 PDT] STEP UPDATE
Executing Check 2 of 16: Top Cell Check






[10/26/24 07:22:33 PDT] TOP CELL CHECK CHECK PASSED
The GDS file, user_project_wrapper.gds, has exactly 1 topcell.






[10/26/24 07:22:33 PDT] STEP UPDATE
Executing Check 3 of 16: Consistency






[10/26/24 07:22:39 PDT] NETLIST CONSISTENCY CHECK PASSED
user_project_wrapper netlist passed all consistency checks.






[10/26/24 07:22:39 PDT] CONSISTENCY CHECK PASSED
The user netlist and the top netlist are valid.






[10/26/24 07:22:39 PDT] STEP UPDATE
Executing Check 4 of 16: GPIO-Defines






[10/26/24 07:22:41 PDT] GPIO-DEFINES CHECK PASSED
The user verilog/rtl/user_defines.v is valid.






[10/26/24 07:22:41 PDT] STEP UPDATE
Executing Check 5 of 16: XOR






[10/26/24 07:22:47 PDT] XOR CHECK UPDATE
Total XOR differences: 0, for more details view /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/user_project_wrapper.xor.gds






[10/26/24 07:22:47 PDT] XOR CHECK PASSED
The GDS file has no XOR violations.






[10/26/24 07:22:47 PDT] STEP UPDATE
Executing Check 6 of 16: Magic DRC






[10/26/24 07:22:54 PDT] MAGIC DRC CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:22:54 PDT] STEP UPDATE
Executing Check 7 of 16: Klayout FEOL






[10/26/24 07:22:59 PDT] KLAYOUT FEOL CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:22:59 PDT] STEP UPDATE
Executing Check 8 of 16: Klayout BEOL






[10/26/24 07:23:09 PDT] KLAYOUT BEOL CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:23:09 PDT] STEP UPDATE
Executing Check 9 of 16: Klayout Offgrid






[10/26/24 07:23:13 PDT] KLAYOUT OFFGRID CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:23:13 PDT] STEP UPDATE
Executing Check 10 of 16: Klayout Metal Minimum Clear Area Density






[10/26/24 07:23:16 PDT] KLAYOUT METAL MINIMUM CLEAR AREA DENSITY CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:23:16 PDT] STEP UPDATE
Executing Check 11 of 16: Klayout Pin Label Purposes Overlapping Drawing






[10/26/24 07:23:18 PDT] KLAYOUT PIN LABEL PURPOSES OVERLAPPING DRAWING CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:23:18 PDT] STEP UPDATE
Executing Check 12 of 16: Klayout ZeroArea






[10/26/24 07:23:20 PDT] KLAYOUT ZEROAREA CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:23:21 PDT] STEP UPDATE
Executing Check 13 of 16: Spike Check






[10/26/24 07:23:23 PDT] SPIKE CHECK CHECK PASSED
The GDS file, user_project_wrapper.gds, has no spike errors.






[10/26/24 07:23:23 PDT] STEP UPDATE
Executing Check 14 of 16: Illegal Cellname Check






[10/26/24 07:23:23 PDT] ILLEGAL CELLNAME CHECK CHECK PASSED
The GDS file, user_project_wrapper.gds, has no Illegal Cellnames errors.






[10/26/24 07:23:23 PDT] STEP UPDATE
Executing Check 15 of 16: OEB






[10/26/24 07:23:40 PDT] OEB CHECK PASSED
The design, user_project_wrapper, has no OEB violations.






[10/26/24 07:23:40 PDT] STEP UPDATE
Executing Check 16 of 16: LVS






[10/26/24 07:23:58 PDT] LVS CHECK PASSED
The design, user_project_wrapper, has no LVS violations.






[10/26/24 07:23:59 PDT] FINISH
Executing Finished, the full log 'precheck.log' can be found in '/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs'






[10/26/24 07:23:59 PDT] SUCCESS
All Checks Passed !!!






[10/26/24 07:23:59 PDT] SUCCEEDED
STDOUT: Loading Job # 836c8dd3-5590-4e24-a383-7788d877bbf3 ...
STDOUT: Commercial Shuttle MPW Precheck | Starting Job # 836c8dd3-5590-4e24-a383-7788d877bbf3 ...
STDOUT: {{Project Git Info}} Repository: https:/repositories.efabless.com/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git | Branch: main | Commit: 93538580401c3c17009cc4ce3ed6f5690f37fb10
STDOUT: {{EXTRACTING FILES}} Extracting compressed files in: UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git
STDOUT: {{Project Type Info}} digital
STDOUT: {{Project GDS Info}} user_project_wrapper: 414cbf6c4d0166cb21f2d4e92c8ae4aedc43ee1b
STDOUT: {{Tools Info}} KLayout: v0.29.2 | Magic: v8.3.471
STDOUT: {{PDKs Info}} SKY130A: None | Open PDKs: 0fe599b2afb6708d281543108caf8310912f54af
STDOUT: {{START}} Precheck Started, the full log 'precheck.log' will be located in '/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs'
STDOUT: {{PRECHECK SEQUENCE}} Precheck will run the following checks: [Makefile, Top Cell Check, Consistency, GPIO-Defines, XOR, Magic DRC, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density, Klayout Pin Label Purposes Overlapping Drawing, Klayout ZeroArea, Spike Check, Illegal Cellname Check, OEB, LVS]
STDOUT: {{STEP UPDATE}} Executing Check 1 of 16: Makefile
STDOUT: {{MAKEFILE CHECK PASSED}} Makefile valid.
STDOUT: {{STEP UPDATE}} Executing Check 2 of 16: Top Cell Check
STDOUT: Success: Single top cell 'user_project_wrapper' found in the GDS layout.
STDOUT: {{Top Cell Check CHECK PASSED}} The GDS file, user_project_wrapper.gds, has exactly 1 topcell.
STDOUT: {{STEP UPDATE}} Executing Check 3 of 16: Consistency
STDOUT: PORTS CHECK PASSED: Netlist user_project_wrapper ports match the golden wrapper ports
STDOUT: COMPLEXITY CHECK PASSED: Netlist user_project_wrapper contains at least 1 instances (1 instances).
STDOUT: MODELING CHECK PASSED: Netlist user_project_wrapper is structural.
STDOUT: LAYOUT CHECK PASSED: The GDS layout for user_project_wrapper matches the provided structural netlist.
STDOUT: POWER CONNECTIONS CHECK PASSED: All instances in user_project_wrapper are connected to power
STDOUT: PORT TYPES CHECK PASSED: Netlist user_project_wrapper port types match the golden wrapper port types.
STDOUT: {{NETLIST CONSISTENCY CHECK PASSED}} user_project_wrapper netlist passed all consistency checks.
STDOUT: {{CONSISTENCY CHECK PASSED}} The user netlist and the top netlist are valid.
STDOUT: {{STEP UPDATE}} Executing Check 4 of 16: GPIO-Defines
STDOUT: GPIO-DEFINES: Checking verilog/rtl/user_defines.v, parsing files: ['/opt/checks/gpio_defines_check/verilog_assets/gpio_modes_base.v', 'UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/verilog/rtl/user_defines.v', '/opt/checks/gpio_defines_check/verilog_assets/gpio_modes_observe.v']
STDERR: Generating LALR tables
STDERR: WARNING: 183 shift/reduce conflicts
STDOUT: GPIO-DEFINES report path: /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/gpio_defines.report
STDOUT: {{GPIO-DEFINES CHECK PASSED}} The user verilog/rtl/user_defines.v is valid.
STDOUT: {{STEP UPDATE}} Executing Check 5 of 16: XOR
STDOUT: {{XOR CHECK UPDATE}} Total XOR differences: 0, for more details view /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/user_project_wrapper.xor.gds
STDOUT: {{XOR CHECK PASSED}} The GDS file has no XOR violations.
STDOUT: {{STEP UPDATE}} Executing Check 6 of 16: Magic DRC
STDOUT: Found 0 violations
STDOUT: 0 DRC violations
STDOUT: {{MAGIC DRC CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 7 of 16: Klayout FEOL
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/tech-files/sky130A_mr.drc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_feol_check.xml -rd thr=8 -rd feol=true >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_feol_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout FEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 8 of 16: Klayout BEOL
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/tech-files/sky130A_mr.drc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_beol_check.xml -rd thr=8 -rd beol=true >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_beol_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout BEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 9 of 16: Klayout Offgrid
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/tech-files/sky130A_mr.drc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_offgrid_check.xml -rd thr=8 -rd offgrid=true >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_offgrid_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout Offgrid CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 10 of 16: Klayout Metal Minimum Clear Area Density
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/drc_checks/klayout/met_min_ca_density.lydrc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_met_min_ca_density_check.xml -rd thr=8 >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_met_min_ca_density_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout Metal Minimum Clear Area Density CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 11 of 16: Klayout Pin Label Purposes Overlapping Drawing
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/drc_checks/klayout/pin_label_purposes_overlapping_drawing.rb.drc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_pin_label_purposes_overlapping_drawing_check.xml -rd thr=8 -rd top_cell_name=user_project_wrapper >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_pin_label_purposes_overlapping_drawing_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout Pin Label Purposes Overlapping Drawing CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 12 of 16: Klayout ZeroArea
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/drc_checks/klayout/zeroarea.rb.drc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_zeroarea_check.xml -rd thr=8 -rd cleaned_output=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/user_project_wrapper_no_zero_areas.gds >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_zeroarea_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout ZeroArea CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 13 of 16: Spike Check
STDOUT: run: bash /opt/checks/spike_check/gdsArea0 -V -m /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/spike_check.xml UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/spike_check.log
STDOUT: No Spikes found
STDOUT: {{Spike Check CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no spike errors.
STDOUT: {{STEP UPDATE}} Executing Check 14 of 16: Illegal Cellname Check
STDOUT: {{Illegal Cellname Check CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no Illegal Cellnames errors.
STDOUT: {{STEP UPDATE}} Executing Check 15 of 16: OEB
STDOUT: Loading LVS environment from UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/lvs/user_project_wrapper/lvs_config.json
STDOUT: EXTRACT_FLATGLOB :
STDOUT: EXTRACT_ABSTRACT : *__fill_* *__fakediode_* *__tapvpwrvgnd_*
STDOUT: LVS_FLATTEN :
STDOUT: LVS_NOFLATTEN :
STDOUT: LVS_IGNORE :
STDOUT: LVS_SPICE_FILES : /opt/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice /opt/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice
STDOUT: LVS_VERILOG_FILES : UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/verilog/gl/vmsu_8bit_top.v UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/verilog/gl/user_project_wrapper.v
STDOUT: LAYOUT_FILE : UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds
STDOUT: run: run_oeb_check
STDOUT: OEB output directory: /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3
STDOUT: {{OEB CHECK PASSED}} The design, user_project_wrapper, has no OEB violations.
STDOUT: {{STEP UPDATE}} Executing Check 16 of 16: LVS
STDOUT: Loading LVS environment from UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/lvs/user_project_wrapper/lvs_config.json
STDOUT: EXTRACT_FLATGLOB :
STDOUT: EXTRACT_ABSTRACT : *__fill_* *__fakediode_* *__tapvpwrvgnd_*
STDOUT: LVS_FLATTEN :
STDOUT: LVS_NOFLATTEN :
STDOUT: LVS_IGNORE :
STDOUT: LVS_SPICE_FILES : /opt/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice /opt/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice
STDOUT: LVS_VERILOG_FILES : UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/verilog/gl/vmsu_8bit_top.v UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/verilog/gl/user_project_wrapper.v
STDOUT: LAYOUT_FILE : UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds
STDOUT: run: run_be_checks
STDOUT: LVS output directory: /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3
STDOUT: WARNING ERC CHECK FAILED, stat=4, see /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/LVS_check.log
STDOUT: {{LVS CHECK PASSED}} The design, user_project_wrapper, has no LVS violations.
STDOUT: {{FINISH}} Executing Finished, the full log 'precheck.log' can be found in '/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs'
STDOUT: {{SUCCESS}} All Checks Passed !!!
