==27736== Cachegrind, a cache and branch-prediction profiler
==27736== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27736== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27736== Command: ./mser .
==27736== 
--27736-- warning: L3 cache found, using its data for the LL simulation.
--27736-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27736-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27736== 
==27736== Process terminating with default action of signal 15 (SIGTERM)
==27736==    at 0x10D19A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27736==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27736== 
==27736== I   refs:      2,021,123,703
==27736== I1  misses:            1,266
==27736== LLi misses:            1,206
==27736== I1  miss rate:          0.00%
==27736== LLi miss rate:          0.00%
==27736== 
==27736== D   refs:        828,290,176  (560,524,414 rd   + 267,765,762 wr)
==27736== D1  misses:        4,336,595  (  2,966,829 rd   +   1,369,766 wr)
==27736== LLd misses:        1,777,208  (    579,769 rd   +   1,197,439 wr)
==27736== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27736== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27736== 
==27736== LL refs:           4,337,861  (  2,968,095 rd   +   1,369,766 wr)
==27736== LL misses:         1,778,414  (    580,975 rd   +   1,197,439 wr)
==27736== LL miss rate:            0.1% (        0.0%     +         0.4%  )
