0x00000001 "PMU0: Converting %d into an MR\n"
0x00010003 "PMU DEBUG: vref_idx %d -= %d, range_idx = %d\n"
0x00020002 "PMU0: vrefIdx. Passing range %d, remaining vrefidx = %d\n"
0x00030002 "PMU0: VrefIdx %d -> MR[6:0] 0x%02x\n"
0x00040001 "PMU0: Converting MR 0x%04x to vrefIdx\n"
0x00050002 "PMU0: DAC %d Range %d\n"
0x00060003 "PMU0: Range %d, Range_idx %d, vref_idx offset %d \n"
0x00070002 "PMU0: MR 0x%04x -> VrefIdx %d\n"
0x00080001 "PMU: ERROR: illegal timing group number, %d, in getPtrVrefDq\n"
0x00090001 "PMU: ERROR: illegal timing group number, %d, in getPtrTgMargin\n"
0x000a0000 "PMU0: Itr_mem = "
0x000b0001 "%d "
0x000c0000 "\n"
0x000d001f "PMU3: %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d >%3d< %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d\n"
0x000e0005 "PMU3: -- DB%d L%d -- centers: delay = %d(%i), voltage = %d \n"
0x000f0003 "PMU1: VrefDqR%dNib%d = %d\n"
0x00100003 "PMU0: VrefDqR%dNib%d = %d\n"
0x00110000 "PMU0: ----------------MARGINS-------\n"
0x00120002 "PMU0: R%d_RxClkDly_Margin = %d\n"
0x00130002 "PMU0: R%d_VrefDac_Margin = %d\n"
0x00140002 "PMU0: R%d_TxDqDly_Margin = %d\n"
0x00150002 "PMU0: R%d_DeviceVref_Margin = %d\n"
0x00160000 "PMU0: -----------------------\n"
0x00170003 "PMU0: eye %d's for all TG's is [%d ... %d]\n"
0x00180000 "PMU0: ------- FFEmeasurements -----\n"
0x00190003 "PMU0: nib %d -- FFE_weight %d @ drvStren %d\n"
0x001a0001 "PMU5: <<KEY>> 0 TxDqDlyTg%d <<KEY>> coarse(6:6) fine(5:0)\n"
0x001b0001 "PMU5: <<KEY>> 0 messageBlock VrefDqR%d <<KEY>> MR6(6:0)\n"
0x001c0000 "PMU5: <<KEY>> 0 TxImpedanceCtrl0 (drvStren), 1 TxImpedanceCtrl2 (EQ opposition) <<KEY>> pull_up (11:6) pull_down (5:0)\n"
0x001d0000 "PMU5: pull_up/pull_down format is 120(5:3), 240(2:1), and 480(0:0) ohm resistors in parallel\n"
0x001e0001 "PMU5: <<KEY>> 0 RxClkDlyTg%d <<KEY>> fine(5:0)\n"
0x001f0000 "PMU5: <<KEY>> 0 VrefDAC0, 1 VrefDAC1 <<KEY>> DAC(6:0)\n"
0x00200001 "PMU0: ERROR: 2DRx not training either vrefDAC 0x%x\n"
0x00210000 "PMU3: <<KEY>> TrainingCntr (0 VrefDAC0, 1 VrefDAC1) <<KEY>> DAC(6:0)\n"
0x00220000 "PMU3: <<KEY>> TrainingCntr (0 TxDqDly) <<KEY>> coarse(15:10) fine(9:0)\n"
0x00230001 "PMU3: <<KEY>> 0 VrefDqR%d <<KEY>> MR6(6:0)\n"
0x00240000 "PMU: ERROR: 2D Training tgMask was supposed to prevent an unpopulated tg from being trained\n"
0x00250003 "PMU0: tgToCsn: tg %d + 0x%04x -> csn %d\n"
0x00260003 "PMU0: relativeCenter_incDec:  %d + %d = %d\n"
0x00270005 "PMU0: relativeEdge_incDec:  relativeToOOPL (%d, %d, %d, %d) = %d\n"
0x00280003 "PMU0: relativeCenter_incDec:  %d - %d = %d\n"
0x00290000 "PMU: ERROR: 2D training is about to Segfault. Falling out gracefully\n"
0x002a0001 "PMU4: All lanes have stopped at the next %d (failing,passing) delay\n"
0x002b0000 "PMU: ERROR: 2D training is about to Segfault. Falling out gracefully\n"
0x002c0005 "PMU0: DB%d L%d ACSM stopped in phase %d at allFine %d (0x%04x)\n"
0x002d0004 "PMU0: DB%d L%d Passing Region [%d .... %d)\n"
0x002e0003 "PMU0: DB%d L%d started passing in eye range @ %d\n"
0x002f0001 "PMU4: All lanes have stopped at the %d (lower,upper) voltage of their eye's\n"
0x00300000 "PMU: ERROR: 2D training is about to Segfault. Falling out gracefully\n"
0x00310003 "PMU0: ---- updating Eye[%d] for DB%d L%d ----\n"
0x00320003 "PMU0: dly:  center %3d, edge %3d, encoded %3d\n"
0x00330002 "PMU0: vref: center %3d, edge %3d\n"
0x00340004 "PMU0:   dataBlock[%d].data[%d] = (%d, %d)\n"
0x00350004 "PMU4: DB%d L%d isn't ready to move into the next phase yet. 0x%04x < 0x%04x\n"
0x00360001 "PMU: Error: Phy hardware can only scan reads 1 lane at a time per nibble. mask 0x%05x enables more than 1 lane per nibble.\n"
0x00370002 "PMU1: dtsmLowerNibMask = 0x%x, dtsmUpperNibMask = 0x%x\n"
0x00380007 "PMU0: Start delayScan tg %d vref_idx %d trLnMsk 0x%04x enLnMsk 0x%04x doRd %d staPh %d endPh %d\n"
0x00390000 "PMU: Aborting Suspected Infinite Loop In DelayScan \n"
0x003a0002 "PMU4: Entering phase %i (OoPL,IP,OoPR,END) after %d iterations\n"
0x003b0002 "PMU: bitScaning attempted to access an invalid phase. phase = %d, itr = %d \n"
0x003c0002 "PMU0: max = 0x%04x  min = 0x%04x\n"
0x003d0004 "PMU0: acsmRunCountDebug (%d - %d) >> %d + 1 = %d\n"
0x003e0005 "PMU0: ACSM Settings -- runCount %d,  tsm0_val 0x%x, dtsmTrainModeCtrl 0x%x, ppgc_pseedlo 0x%x, ppgc_cseedlo 0x%x\n"
0x003f0000 "PMU1: Correcting for any dithering\n"
0x00400005 "PMU0: ACSM Settings -- runCount %d,  tsm0_val 0x%x, dtsmTrainModeCtrl 0x%x, ppgc_pseedlo 0x%x, ppgc_cseedlo 0x%x\n"
0x00410002 "PMU0: training lanes 0x%03x using lanes 0x%03x\n"
0x00420004 "PMU4: ------- %dD Read Scanning TG %d (CS 0x%x) Lanes 0x%03x -------\n"
0x00430003 "PMU4: Setting all RxClkDlyTg%d CSRs to 0x%03x for phase %d (OoPL,IP,OoPR)\n"
0x00440000 "PMU3:: ---------- Printing Collected Rx2D Data  ---------\n"
0x00450002 "PMU ERROR: LP4 rank %d cannot be mapped on tg %d\n"
0x00460002 "PMU0: training lanes 0x%03x using lanes 0x%03x\n"
0x00470004 "PMU4: -------- %dD Write Scanning TG %d (CS 0x%x) Lanes 0x%03x --------\n"
0x00480002 "PMU4: Sending vref %d,  Mr = 0X%05x, to all devices\n"
0x00490000 "PMU3: ----- Printing Collected Tx2D Data -----\n"
0x004a0002 "PMU4: Delay Stepsize = %d Fine, Voltage Stepsize = %d DAC\n"
0x004b0002 "PMU4: Delay Weight = %d, Voltage Weight = %d\n"
0x004c0001 "PMU0: Delay Search Range = %d\n"
0x004d0000 "PMU: TX 2D training called with illegal input vref\n"
0x004e0004 "PMU4: DB%d L%d Seed = (0x%x, 0x%x)\n"
0x004f0002 "PMU0: Delay Range (IP Domain) = [%i,%i]\n"
0x00500002 "PMU4: 2D Enables       : %d,                    1,                %d\n"
0x00510005 "PMU4: 2D Delay   Ranges: OOPL[0x%04x,0x%04x], IP[0x%04x,0x%04x], OOPR[0x0400,0x%04x]\n"
0x00520002 "PMU4: 2D Voltage Range : [%d,%d]\n"
0x00530002 "PMU0: seed 0 = (%d,%d) (center)\n"
0x00540003 "PMU0: seed 1 = (%d,%d). edge at idx %d\n"
0x00550003 "PMU0: seed 2 = (%d,%d) edge at idx %d\n"
0x00560003 "PMU0: Search point %d = (%d,%d)\n"
0x00570005 "PMU0: YMARGIN: ^ %d, - %d, v %d. rate %d = %d\n"
0x00580003 "PMU0: XMARGIN: center %d, edge %d. = %d\n"
0x00590002 "PMU0: ----------- weighting (%d,%d) ----------------\n"
0x005a0003 "PMU0: X margin - L %d R %d - Min %d\n"
0x005b0003 "PMU0: Y margin - L %d R %d - Min %d\n"
0x005c0003 "PMU0: center (%d,%d) weight = %d\n"
0x005d0001 "PMU0: ---- updating search point %d -----\n"
0x005e0001 "PMU4: Looking for %d (center,left,right) local maximum\n"
0x005f0003 "PMU1: ##### (%d to go) starting (%d, %d)  #####\n"
0x00600000 "PMU1: local_max is 0, stop searching.\n"
0x00610002 "PMU0: picking left (%d == %d)\n"
0x00620002 "PMU0: picking right (%d == %d)\n"
0x00630002 "PMU0: picking down (%d == %d)\n"
0x00640002 "PMU0: picking up (%d == %d)\n"
0x00650000 "PMU1: local_max is center, stop searching.\n"
0x00660009 "PMU4: center (%3d, %3d) moving (%2i, %2i) -- L %d, R %d, C %d, U %d, D %d\n"
0x00670004 "PMU0: max iterations (%d) reached. Final center (%d,%d), weight %d\n"
0x00680000 "PMU9: WARNING: No Passing Region Found! Leaving seed unchanged.\n"
0x00690004 "PMU4: Optimal allFine Center (%d,%d), found in %d (center,left,right) region, with weight %d.\n"
0x006a0003 "PMU0: merging lanes=%d..%d, centerMerge_t %d\n"
0x006b0002 "PMU0: checking common center %d against current center %d\n"
0x006c0005 "PMU: ERROR: getCompoundEye Called on lane%d eye with non-compatible (%d delay, %d voltage) centers. %d != %d\n"
0x006d0005 "PMU0: lane %d, data_idx %d, offset_idx %d, = [%d..%d]\n"
0x006e0003 "PMU0: lane %d, data_idx %d, offset_idx %d, offset_idx out of range!\n"
0x006f0003 "PMU0: mergeData[%d] = max_v_low %d, min_v_high %d\n"
0x00700005 "PMU1: writing merged center (%d,%d) back to dataBlock[%d]. doDelay %d, doVoltage %d\n"
0x00710005 "PMU0: applying relative (%i,%i) back to dataBlock[%d]. doDelay %d, doVoltage %d\n"
0x00720001 "PMU1: enabling DFE training. Filtering %d->x\n"
0x00730000 "PMU: ERROR: training requiring Bit Delay Lines has been requested, but csrMajorModeDbyte[2] is set\n"
0x00740000 "PMU1: enabling DFE training\n"
0x00750000 "PMU4: Enabling DFE (DfeCtrl = 1)\n"
0x00760000 "PMU4: Enabling FFE (TxEqualizationMode = 1)\n"
0x00770002 "PMU0: drvstren %x is idx %d in the table\n"
0x00780000 "PMU4: truncating FFE drive strength search range. Out of drive strengths to check.\n"
0x00790003 "PMU0: dlyMargin L %02d R %02d, min %02d\n"
0x007a0003 "PMU0: vrefMargin T %02d B %02d, min %02d\n"
0x007b0002 "PMU4: new minimum VrefMargin (%d < %d) recorded\n"
0x007c0002 "PMU4: new minimum DlyMargin (%d < %d) recorded\n"
0x007d0000 "PMU0: RX finding the per-nibble, per-tg rxClkDly values\n"
0x007e0003 "PMU4: Merging collected eyes [%d..%d) and analyzing for nibble %d's optimal rxClkDly\n"
0x007f0000 "PMU0: dumping optimized eye\n"
0x00800000 "PMU0: TX optimizing txDqDelays\n"
0x00810001 "PMU4: Analyzing collected eye %d for a lane's optimal TxDqDly\n"
0x00820000 "PMU0: dumping optimized eye\n"
0x00830000 "PMU0: TX optimizing device voltages\n"
0x00840002 "PMU4: Merging collected eyes [%d..%d) and analyzing for optimal device txVref\n"
0x00850000 "PMU0: dumping optimized eye\n"
0x00860000 "PMU4: VrefDac (compound all TG) Bottom Top -> Center\n"
0x00870005 "PMU4: DB%d L%d   %3d   %3d  ->  %3d\n"
0x00880002 "PMU: ERROR: out of bound rxClkDelay (%d > %d) found by 2D\n"
0x00890005 "PMU0: writing rxClkDelay for tg%d db%1d nib%1d to 0x%02x from eye[%02d]\n"
0x008a0004 "PMU0: tx voltage for tg%2d nib%2d to %3d from eye[%02d]\n"
0x008b0004 "PMU: ERROR: out of bound txDqDelay (%d) found by 2D for tg%1d db%1d ln%1d\n"
0x008c0007 "PMU0: writing txDqDelay for tg%1d db%1d ln%1d to  0x%02x (%d coarse, %d fine) from eye[%02d]\n"
0x008d0002 "PMU0: %d (0=tx, 1=rx) TgMask for this simulation: %x\n"
0x008e0002 "PMU ERROR: LP4 rank %d cannot be mapped on tg %d\n"
0x008f0003 "PMU4: Nib %d minimum eye weight improved from %d to %d\n"
0x00900002 "PMU ERROR: LP4 rank %d cannot be mapped on tg %d\n"
0x00910000 "PMU4: Adjusting vrefDac0 for just 0->x transitions\n"
0x00920000 "PMU4: Adjusting vrefDac1 for just 1->x transitions\n"
0x00930002 "PMU4: DrvStrenFSDqP = 0x%02x - %d from highest resistance (resistance idx)\n"
0x00940002 "PMU4: DrvStrenFSDqN = 0x%02x - %d from highest resistance (resistance idx)\n"
0x00950000 "PMU4: Refer to any drive stength CSR in documentation (ex. DrvStrenDqP) for the resistance table\n"
0x00960003 "PMU4: FFE EQ0 (pulldown idx %d), EQ1 (pullup idx %d), and oppositions to %d\n"
0x00970000 "No dbiDisable with lp4"
0x00980000 "No dbiDisable with lp4"
0x00990001 "PMU1: DDR4 update Rx DBI Setting disable %d\n"
0x009a0001 "PMU1:prbsGenCtl:%x\n"
0x009b0000 "PMU1: loading 2D acsm sequence\n"
0x009c0000 "PMU1: loading 1D acsm sequence\n"
0x009d0002 "PMU3: %d memclocks @ %d to get half of 300ns\n"
0x009e0000 "PMU: ERROR: User requested MPR read pattern for read DQS training in DDR3 Mode\n"
0x009f0000 "PMU3: Running 1D search for left eye edge\n"
0x00a00001 "PMU1: In Phase Left Edge Search cs %d\n"
0x00a10001 "PMU1: Out of Phase Left Edge Search cs %d\n"
0x00a20000 "PMU3: Running 1D search for right eye edge\n"
0x00a30001 "PMU1: In Phase Right Edge Search cs %d\n"
0x00a40001 "PMU1: Out of Phase Right Edge Search cs %d\n"
0x00a50001 "PMU1: mxRdLat training pstate %d\n"
0x00a60001 "PMU1: mxRdLat search for cs %d\n"
0x00a70004 "PMU4: MaxRdLat Read Lane err mask for csn %d, DFIMRL %2d DFIClks, dbyte %d = 0x%03x\n"
0x00a80003 "PMU3: MaxRdLat Read Lane err mask for csn %d DFIMRL %2d, All dbytes = 0x%03x\n"
0x00a90001 "PMU: No passing DFIMRL value found in MaxRdLat training for csn %d\n"
0x00aa0002 "PMU4: CS %d First passing DFIMRL = %d DFIClks\n"
0x00ab0000 "PMU: Error: No passing MRL value found in any chip select!\n"
0x00ac0002 "PMU5: Smallest DFIMRL value that passes for all CS = %d. Final margined DFIMRL = %d DFIClks\n"
0x00ad0002 "PMU2: TXDQ delayLeft[%2d] = %3d \n"
0x00ae0002 "PMU: Error: TxDq Left In Phase results are out of bounds lane %2d, dly=%d\n"
0x00af0002 "PMU2: TXDQ delayRight[%2d] = %3d\n"
0x00b00002 "PMU: Error: TxDq Right In Phase results are out of bounds lane %2d, dly=%d\n"
0x00b10000 "PMU4: WrDq Delays: EyeLeft EyeRight -> EyeCenter.\n"
0x00b20005 "PMU4: DB %d Lane %d: %3d %3d -> %3d\n"
0x00b30004 "PMU: Eye width for DQ/DMDBI dbyte %d lane %d is too small. Width = %d, min width = %d\n"
0x00b40004 "PMU2: TXDQ delayLeft[%2d] = %3d oopScaled = %3d selectOop %d\n"
0x00b50002 "PMU: Error: TxDq Left Edge Out of Phase results are out of bounds lane %2d, dly=%d\n"
0x00b60002 "PMU: Error: TxDq Left In Phase results are out of bounds lane %2d, dly=%d\n"
0x00b70004 "PMU2: TXDQ delayRight[%2d] = %3d oopScaled = %3d selectOop %d\n"
0x00b80002 "PMU: Error: TxDq Right Edge Out of Phase results are out of bounds lane %2d, dly=%d\n"
0x00b90002 "PMU: Error: TxDq Right In Phase results are out of bounds lane %2d, dly=%d\n"
0x00ba0000 "PMU4: WrDq Delays: EyeLeft EyeRight -> EyeCenter. Scaled per LCDL\n"
0x00bb0005 "PMU4: DB %d Lane %d: %3d %3d -> %3d\n"
0x00bc0004 "PMU: Eye width for DQ/DMDBI dbyte %d lane %d is too small. Width = %d, min width = %d\n"
0x00bd0002 "PMU3: Running 1D search csn %d for DM Right/NotLeft(%d) eye edge\n"
0x00be0002 "PMU3: WrDq DM byte%2d with Errcnt %d\n"
0x00bf0002 "PMU4: WrDq DM byte%2d avgDly 0x%04x\n"
0x00c00002 "PMU4: WrDq DM byte%2d with Errcnt %d\n"
0x00c10000 "PMU: Failed WrDq DM training\n"
0x00c20000 "PMU4: WrDq DM Delays: EyeLeft EyeRight -> EyeCenter. Scaled per LCDL\n"
0x00c30005 "PMU4: DB %d Lane %d: %3d %3d -> %3d\n"
0x00c40004 "PMU: Eye width for DM dbyte %d lane %d is too small. Width = %d, min width = %d\n"
0x00c50004 "PMU3: Errcnt for MRD/MWD search nib %2d delay = (%d, 0x%02x) = %d\n"
0x00c60000 "PMU3: Precharge all open banks\n"
0x00c70005 "PMU4: nibble %d right_edge = %d width = %d, coarse = %d, fine %d\n"
0x00c80002 "PMU: Eye width for MRD/MWD nibble %d is too small. Width = %d\n"
0x00c90002 "PMU1: Start MRD/nMWD %d for csn %d\n"
0x00ca0006 "PMU2: RXDQS delayLeft[%2d] = %3d delayOop[%2d] = %3d OopScaled %4d, selectOop %d\n"
0x00cb0002 "PMU: Error: RdDqs Left Edge Out of Phase results are out of bounds Nibble %2d, dly=%d\n"
0x00cc0002 "PMU: Error: RdDqs Left In Phase results are out of bounds Nibble %2d, dly=%d\n"
0x00cd0006 "PMU2: RXDQS delayRight[%2d] = %3d delayOop[%2d] = %4d OopScaled %4d, selectOop %d\n"
0x00ce0002 "PMU: Error: RdDqs Right Edge Out of Phase results are out of bounds Nibble %2d, dly=%d\n"
0x00cf0002 "PMU: Error: RdDqs Right In Phase results are out of bounds Nibble %2d, dly=%d\n"
0x00d00000 "PMU4: RxDqs Delays: Nib0Left Nib0Right -> Nib0Center | Nib1Left Nib1Right -> Nib1Center. Scaled Per LCDL\n"
0x00d10007 "PMU4: DBYTE %d: %3d %3d -> %3d | %3d %3d -> %3d\n"
0x00d20005 "PMU: Eye width for RDDQS DQ/DMDBI nibble %d is too small. Width = %d, min width = %d. Left/right = %d/%d\n"
0x00d30007 "PMU2: incPdbDly: lg %d nib %d dimm %d val %d addr 0x%08x : %d -> %d\n"
0x00d40003 "PMU1: Running lane deskew on pstate %d csn %d rdDBIEn %d\n"
0x00d50000 "PMU: ERROR: Read deskew training has been requested, but csrMajorModeDbyte[2] is set\n"
0x00d60000 "PMU3: Independantly running 1D read training on each lane group using simple patterns.\n"
0x00d70002 "PMU3: Running lane deskew initial search on lane group %d with pattern %d\n"
0x00d80003 "PMU4: Largest RdDqsDly eye centers, per nibble, for Dbyte %d nibL = %2d, nibH = %2d. Scaled per LCDL\n"
0x00d90001 "PMU3: DLL Lock code = 0x%x\n"
0x00da0008 "PMU3: Dbyte %d Nib %2d lg %2d r %d maxDly 0x%02x laneDly 0x%02x rdDqsDllUI 0x%02x guess 0x%02x\n"
0x00db0003 "PMU4: Changing RxPBDly nibble %d lg %d starting point to 0x%02x to better align this lane with this nibbles slowest lane\n"
0x00dc0005 "PMU4: Read deskew search iteration to make sure the RxPBDlys are set so that all lanes within a nibble have the same eye centers. lgDone: %d %d %d %d %d\n"
0x00dd0001 "PMU2: Running iterative deskew search on lane group %d\n"
0x00de0005 "PMU3: RdDeskewSearch nib %2d lg %d ssNext 0x%x delta = %3d, pdbDly = %3d\n"
0x00df0000 "PMU5: <<KEY>> 0 RxPBDly <<KEY>> 1 Delay Unit ~= 7ps \n"
0x00e0000a "PMU5: PBDDly DByte %d Lanes 0-8 : %2x %2x %2x %2x | %2x %2x %2x %2x %2x\n"
0x00e10002 "PMU1: AcsmCsMapCtrl%02d 0x%04x\n"
0x00e20001 "PMU: Wrong PMU image loaded. message Block DramType = 0x%02x, but image built for D3U Type\n"
0x00e30001 "PMU: Wrong PMU image loaded. message Block DramType = 0x%02x, but image built for D3R Type\n"
0x00e40001 "PMU: Wrong PMU image loaded. message Block DramType = 0x%02x, but image built for D4U Type\n"
0x00e50001 "PMU: Wrong PMU image loaded. message Block DramType = 0x%02x, but image built for D4R Type\n"
0x00e60001 "PMU: Wrong PMU image loaded. message Block DramType = 0x%02x, but image built for D4LR Type\n"
0x00e70000 "PMU: Both 2t timing mode and ddr4 geardown mode specifed in message block. Only one can be enabled\n"
0x00e80003 "PMU10: PHY TOTALS - NUM_DBYTES %d NUM_NIBBLES %d NUM_ANIBS %d\n"
0x00e90006 "PMU10: CSA=0x%02X, CSB=0x%02X, TSTAGES=0x%04X, HDTOUT=%d, MMISC=%d DRAMFreq=%dMT DramType=LPDDR3\n"
0x00ea0006 "PMU10: CSA=0x%02X, CSB=0x%02X, TSTAGES=0x%04X, HDTOUT=%d, MMISC=%d DRAMFreq=%dMT DramType=LPDDR4\n"
0x00eb0008 "PMU10: CS=0x%02X, TSTAGES=0x%04X, HDTOUT=%d, 2T=%d, MMISC=%d AddrMirror=%d DRAMFreq=%dMT DramType=%d\n"
0x00ec0004 "PMU10: Pstate%d MR0=0x%04X MR1=0x%04X MR2=0x%04X\n"
0x00ed0008 "PMU10: Pstate%d MRS MR0=0x%04X MR1=0x%04X MR2=0x%04X MR3=0x%04X MR4=0x%04X MR5=0x%04X MR6=0x%04X\n"
0x00ee0005 "PMU10: Pstate%d MRS MR1_A0=0x%04X MR2_A0=0x%04X MR3_A0=0x%04X MR11_A0=0x%04X\n"
0x00ef0005 "PMU10: Pstate%d MRS  MR1_A0=0x%04X MR2_A0=0x%04X MR3_A0=0x%04X MR4_A0=0x%04X\n"
0x00f00002 "PMU1: AcsmOdtCtrl%02d 0x%02x\n"
0x00f10002 "PMU1: AcsmCsMapCtrl%02d 0x%04x\n"
0x00f20002 "PMU1: AcsmCsMapCtrl%02d 0x%04x\n"
0x00f30002 "PMU1: AcsmCsMapCtrl%02d 0x%04x\n"
0x00f40000 "PMU1: HwtCAMode set\n"
0x00f50001 "PMU3: DDR4 infinite preamble enter/exit mode %d\n"
0x00f60002 "PMU1: In rxenb_train() csn=%d pstate=%d\n"
0x00f70000 "PMU3: Finding DQS falling edge\n"
0x00f80000 "PMU3: Searching for DDR3/LPDDR3/LPDDR4 read preamble\n"
0x00f90009 "PMU3: dtsm fails Even Nibbles : %2x %2x %2x %2x %2x %2x %2x %2x %2x\n"
0x00fa0009 "PMU3: dtsm fails Odd  Nibbles : %2x %2x %2x %2x %2x %2x %2x %2x %2x\n"
0x00fb0002 "PMU3: Preamble search pass=%d anyfail=%d\n"
0x00fc0000 "PMU: Error: RXEN training preamble not found\n"
0x00fd0000 "PMU3: Found DQS pre-amble\n"
0x00fe0002 "PMU: Error: RXEN training search failure. csrDtsmUpThldXingInd indicates that nibble in dbyte %d failed to find rising edge of dqs. csrDtsmUpThldXingInd = 0x%04x\n"
0x00ff0000 "PMU3: RxEn aligning to first rising edge of burst\n"
0x01000001 "PMU3: Decreasing RxEn delay by %d UI to allow full capture of reads\n"
0x01010001 "PMU3: MREP Delay = %d\n"
0x01020003 "PMU3: Errcnt for MREP nib %2d delay = %2d is %d\n"
0x01030002 "PMU4: MREP nibble %d saw a 0 to 1 transition at data buffer delay %d\n"
0x01040002 "PMU3: MREP nibble %d sampled a 0 at data buffer delay %d\n"
0x01050000 "PMU20:  MREP did not find a 0 to 1 transition for all nibbles. Assuming 0 delay was already in the passing region for failing nibbles\n"
0x01060002 "PMU3: Training DIMM %d CSn %d\n"
0x01070001 "PMU3: exitCAtrain_lp3 cs 0x%x\n"
0x01080001 "PMU3: enterCAtrain_lp3 cs 0x%x\n"
0x01090001 "PMU3: CAtrain_switchmsb_lp3 cs 0x%x\n"
0x010a0001 "PMU3: CATrain_rdwr_lp3 looking for pattern %x\n"
0x010b0000 "PMU3: exitCAtrain_lp4\n"
0x010c0001 "PMU3: enterCAtrain_lp4 cs 0x%x\n"
0x010d0000 "PMU3: Send MR13 to turn on CA training\n"
0x010e0001 "PMU3: Put dbyte %d in async mode\n"
0x010f0001 "PMU3: Put dbyte %d in async mode\n"
0x01100001 "PMU3: CATrain_rdwr_lp4 looking for pattern %x\n"
0x01110004 "PMU3: Phase %d CAreadbackA db:%d %x xo:%x\n"
0x01120004 "PMU3: Phase %d CAreadbackB db:%d %x xo:%x\n"
0x01130005 "PMU3: lp4SetCatrVref cs=%d chan=%d mr12=%x vref=%d.%d%%\n"
0x01140002 "PMU3: lp4SetCatrVref send %x to db=%d\n"
0x01150002 "PMU3: lp4SetCatrVref send %x to db=%d\n"
0x01160000 "PMU3:Optimizing vref\n"
0x01170005 "PMU3:Found %d.%d%% MR12:%x for cs:%d chan %d\n"
0x01180000 "PMU3: CAtrain_lp\n"
0x01190000 "PMU3: CAtrain Begins.\n"
0x011a0001 "PMU3: CAtrain_lp testing dly %d\n"
0x011b0001 "PMU4: CA bitmap dump for cs %x\n"
0x011c0001 "PMU4: CAA%d "
0x011d0000 "NA\n"
0x011e0001 "%02x"
0x011f0000 "\n"
0x01200001 "PMU4: CAB%d "
0x01210001 "%02x"
0x01220000 "\n"
0x01230003 "PMU3: anibi=%d, anibichan[anibi]=%d ,chan=%d\n"
0x01240001 "%02x"
0x01250001 "\nPMU3:Raw CA setting :%x"
0x01260002 "\nPMU3:ATxDly setting:%x margin:%d\n"
0x01270002 "\nPMU3:InvClk ATxDly setting:%x margin:%d\n"
0x01280000 "\nPMU3:No Range found!\n"
0x01290003 "PMU3: 2 anibi=%d, anibichan[anibi]=%d ,chan=%d"
0x012a0002 "\nPMU3: no neg clock => CA setting anib=%d, :%d\n"
0x012b0001 "PMU3:Normal margin:%d\n"
0x012c0001 "PMU3:Inverted margin:%d\n"
0x012d0000 "PMU3:Using Inverted clock\n"
0x012e0000 "PMU3:Using normal clk\n"
0x012f0003 "PMU3: 3 anibi=%d, anibichan[anibi]=%d ,chan=%d\n"
0x01300002 "PMU3: Setting ATxDly for anib %x to %x\n"
0x01310000 "CA Training Failed.\n"
0x01320000 "PMU1: Writing MRs\n"
0x01330000 "PMU3:Writing all MRs to fsp 1\n"
0x01340000 "PMU3: Writing MRs\n"
0x01350001 "PMU10: Setting boot clock divider to %d\n"
0x01360000 "PMU3: Resetting DRAM\n"
0x01370000 "PMU3: setup for RCD initalization\n"
0x01380000 "PMU3: pmu_exit_SR from dev_init()\n"
0x01390000 "PMU3: initializing RCD\n"
0x013a0000 "PMU10: **** Executing 2D Image ****\n"
0x013b0001 "PMU10: **** Start DDR4 Training. PMU Firmware Revision 0x%04x ****\n"
0x013c0001 "PMU10: **** Start DDR3 Training. PMU Firmware Revision 0x%04x ****\n"
0x013d0001 "PMU10: **** Start LPDDR3 Training. PMU Firmware Revision 0x%04x ****\n"
0x013e0001 "PMU10: **** Start LPDDR4 Training. PMU Firmware Revision 0x%04x ****\n"
0x013f0000 "PMU: Mismatch internal revision between DCCM and ICCM images\n"
0x01400000 "PMU1: LRDIMM with EncodedCS mode, one DIMM\n"
0x01410000 "PMU1: LRDIMM with EncodedCS mode, two DIMMs\n"
0x01420000 "PMU1: RDIMM with EncodedCS mode, one DIMM\n"
0x01430000 "PMU2: Starting LRDIMM_MREP training for all ranks\n"
0x01440000 "PMU2: Starting LRDIMM_DWL training for a all ranks\n"
0x01450000 "PMU2: Starting LRDIMM_MRD training for all ranks\n"
0x01460000 "PMU2: Starting RXEN training for all ranks\n"
0x01470000 "PMU2: Starting write leveling fine delay training for all ranks\n"
0x01480000 "PMU2: Starting LRDIMM_MWD training for all ranks\n"
0x01490000 "PMU2: Starting read deskew training\n"
0x014a0000 "PMU2: Starting SI friendly 1d RdDqs training for all ranks\n"
0x014b0000 "PMU2: Starting write leveling coarse delay training for all ranks\n"
0x014c0000 "PMU2: Starting 1d WrDq training for all ranks\n"
0x014d0000 "PMU2: Running DQS2DQ Oscillator for all ranks\n"
0x014e0000 "PMU2: Starting 1d RdDqs training for all ranks\n"
0x014f0000 "PMU2: Starting MaxRdLat training\n"
0x01500000 "PMU4: DEBUG NOTE: some debug messages have word lists in them; the number before the list is the index of the word to read\n Example: 'it is %%d (hot,mild,cold)'\n%%d=0 => 'it is hot'\n%%d=1 => 'it is mild'\n%%d=2 => 'it is cold\n"
0x01510000 "PMU2: Starting 2d RdDqs training for all ranks\n"
0x01520000 "PMU2: Starting 2d WrDq training for all ranks\n"
0x01530002 "PMU3:read_fifo %x %x\n"
0x01540001 "Invalid PhyDrvImpedance %d specified in message block.\n"
0x01550001 "Invalid PhyOdtImpedance %d specified in message block.\n"
0x01560000 "Invalid BPZNResVal specified in message block.\n"
0x01570005 "PMU3: fixRxEnBackOff csn:%d db:%d dn:%d bo:%d dly:%x\n"
0x01580001 "PMU3: fixRxEnBackOff dly:%x\n"
0x01590000 "PMU3: Entering setupPpt\n"
0x015a0000 "PMU3: Start lp4PopulateHighLowBytes\n"
0x015b0002 "PMU3:Dbyte Detect: db%d received %x\n"
0x015c0002 "PMU3:Dbyte Detect: db%d received %x\n"
0x015d0002 "PMU3:getDqs2Dq read %x from dbyte %d\n"
0x015e0002 "PMU3:getDqs2Dq(2) read %x from dbyte %d\n"
0x015f0001 "Error!: Read dqs oscillator value of 0 from dbyte:%d.\n"
0x01600002 "PMU4:getDqs2Dq calculated dqs2dq:%d/32 ui from dbyte %d\n"
0x01610003 "PMU3:getDqs2Dq set dqs2dq:%d/32 ui (%d ps) from dbyte %d\n"
0x01620003 "PMU3: Setting coarse delay in AtxDly chiplet %d from 0x%02x to 0x%02x \n"
0x01630003 "PMU3: Clearing coarse delay in AtxDly chiplet %d from 0x%02x to 0x%02x \n"
0x01640000 "PMU3: Performing DDR4 geardown sync sequence\n"
0x01650000 "PMU1: Enter self refresh\n"
0x01660000 "PMU1: Exit self refresh\n"
0x01670001 "PMU1: DDR4 update 2nCk WPre Setting disable %d\n"
0x01680005 "PMU1: read_delay: db%d lane%d delays[%2d] = 0x%02x (max 0x%02x)\n"
0x01690001 "PMU5: ID=%d -- db0  db1  db2  db3  db4  db5  db6  db7  db8  db9 --\n"
0x016a000b "PMU5: [%d]:0x %4x %4x %4x %4x %4x %4x %4x %4x %4x %4x\n"
0x016b0003 "PMU2: dump delays - pstate=%d dimm=%d csn=%d\n"
0x016c0000 "PMU3: Printing Mid-Training Delay Information\n"
0x016d0000 "PMU5: <<KEY>> 0 TrainingCntr <<KEY>> coarse(15:10) fine(9:0)\n"
0x016e0000 "PMU5: <<KEY>> 0 RxEnDly, 1 RxClkDly <<KEY>> coarse(10:6) fine(5:0)\n"
0x016f0000 "PMU5: <<KEY>> 0 TxDqsDly, 1 TxDqDly <<KEY>> coarse(9:6) fine(5:0)\n"
0x01700000 "PMU1: Set DMD in MR13 and wrDBI in MR3 for training\n"
0x01710000 "PMU: getMaxRxen() failed to find largest rxen nibble delay\n"
0x01720003 "PMU2: getMaxRxen(): maxDly %d maxTg %d maxNib %d\n"
0x01730000 "PMU1: skipping CDD calculation in 2D image\n"
0x01740001 "PMU3: Calculating CDDs for pstate %d\n"
0x01750003 "PMU3: rxDly[%d][%d] = %d\n"
0x01760003 "PMU3: txDly[%d][%d] = %d\n"
0x01770003 "PMU3: allFine CDD_RR_%d_%d = %d\n"
0x01780003 "PMU3: allFine CDD_WW_%d_%d = %d\n"
0x01790003 "PMU3: CDD_RR_%d_%d = %d\n"
0x017a0003 "PMU3: CDD_WW_%d_%d = %d\n"
0x017b0003 "PMU3: allFine CDD_RW_%d_%d = %d\n"
0x017c0003 "PMU3: allFine CDD_WR_%d_%d = %d\n"
0x017d0003 "PMU3: CDD_RW_%d_%d = %d\n"
0x017e0003 "PMU3: CDD_WR_%d_%d = %d\n"
0x017f0004 "PMU3: F%dBC2x_B%d_D%d = 0x%02x\n"
0x01800004 "PMU3: F%dBC3x_B%d_D%d = 0x%02x\n"
0x01810004 "PMU3: F%dBC4x_B%d_D%d = 0x%02x\n"
0x01820004 "PMU3: F%dBC5x_B%d_D%d = 0x%02x\n"
0x01830004 "PMU3: F%dBC8x_B%d_D%d = 0x%02x\n"
0x01840004 "PMU3: F%dBC9x_B%d_D%d = 0x%02x\n"
0x01850004 "PMU3: F%dBCAx_B%d_D%d = 0x%02x\n"
0x01860004 "PMU3: F%dBCBx_B%d_D%d = 0x%02x\n"
0x01870001 "PMU1: enter_lp3: DEBUG: pstate = %d\n"
0x01880001 "PMU1: enter_lp3: DEBUG: dfifreqxlat_pstate = %d\n"
0x01890001 "PMU1: enter_lp3: DEBUG: pllbypass = %d\n"
0x018a0001 "PMU1: enter_lp3: DEBUG: forcecal = %d\n"
0x018b0001 "PMU1: enter_lp3: DEBUG: pllmaxrange = 0x%x\n"
0x018c0001 "PMU1: enter_lp3: DEBUG: dacval_out = 0x%x\n"
0x018d0001 "PMU1: enter_lp3: DEBUG: pllctrl3 = 0x%x\n"
0x018e0000 "PMU3: Loading DRAM with BIOS supplied MR values and entering self refresh prior to exiting PMU code.\n"
0x018f0002 "PMU3: Setting DataBuffer function space of dimmcs 0x%02x to %d\n"
0x01900002 "PMU2: Setting RCW FxRC%Xx = 0x%02x\n"
0x01910002 "PMU2: Setting RCW FxRC%02X = 0x%02x\n"
0x01920002 "PMU2: Setting BCW FxBC%Xx = 0x%02x\n"
0x01930002 "PMU2: Setting BCW BC%02X = 0x%02x\n"
0x01940002 "PMU2: Setting BCW PBA mode FxBC%Xx = 0x%02x\n"
0x01950002 "PMU2: Setting BCW PBA mode BC%02X = 0x%02x\n"
0x01960003 "PMU6: LRDIMM Writing final data buffer fine delay value nib %2d, trainDly %3d, fineDly code %2d\n"
0x01970002 "PMU6: Writing final data buffer coarse delay value dbyte %2d, coarse = 0x%02x\n"
0x01980000 "PMU: Non-supported DRAMFreq for LRDIMM\n"
0x01990000 "PMU3: Writing D4 RDIMM RCD Control words F0RC00 -> F0RC0F\n"
0x019a0000 "PMU3: Disable parity in F0RC0E\n"
0x019b0000 "PMU3: Writing D4 Data buffer Control words BC00 -> BC0E\n"
0x019c0002 "PMU1: setAltCL Sending MR0 0x%x cl=%d\n"
0x019d0002 "PMU1: restoreFromAltCL Sending MR0 0x%x cl=%d\n"
0x019e0002 "PMU1: restoreAcsmFromAltCL Sending MR0 0x%x cl=%d\n"
0x019f0002 "PMU2: Setting D3R RC%d = 0x%01x\n"
0x01a00000 "PMU3: Writing D3 RDIMM RCD Control words RC0 -> RC11\n"
0x01a10001 "PMU1: PHY VREF @ (%d/1000)%% VDDQ\n"
0x01a20002 "PMU1: initalizing phy vrefDacs to %d ExtVrefRange %x\n"
0x01a30001 "PMU3: Setting initial VrefDq for CS %d\n"
0x01a40003 "PMU1: In write_level_fine() csn=%d dimm=%d pstate=%d\n"
0x01a50000 "PMU3: Fine write leveling hardware search increasing TxDqsDly until full bursts are seen\n"
0x01a60000 "PMU3: Exiting write leveling mode\n"
0x01a70001 "PMU3: got %d for cl in load_wrlvl_acsm\n"
0x01a80003 "PMU1: In write_level_coarse() csn=%d dimm=%d pstate=%d\n"
0x01a90003 "PMU3: left eye edge search db:%d ln:%d dly:0x%x\n"
0x01aa0003 "PMU3: right eye edge search db:%d ln:%d dly:0x%x\n"
0x01ab0004 "PMU3: eye center db:%d ln:%d dly:0x%x (maxdq:%x)\n"
0x01ac0003 "PMU3: Wrote to TxDqDly db:%d ln:%d dly:0x%x\n"
0x01ad0003 "PMU3: Wrote to TxDqDly db:%d ln:%d dly:0x%x\n"
0x01ae0002 "PMU3: Coarse write leveling dbyte%2d is still failing for TxDqsDly=0x%04x\n"
0x01af0002 "PMU4: Coarse write leveling iteration %d saw %d data miscompares across the entire phy\n"
0x01b00000 "PMU: Error. Failed write leveling coarse offset search.\n"
0x01b10003 "PMU4: In write_level_coarse() csn=%d dimm=%d pstate=%d\n"
0x01b20007 "PMU2: Write level: nib%d dq/dmbi %2d dqsfine 0x%04x dqdly 0x%04x dqsUI %d dqUI %d dqDly 0x%04x\n"
0x01b30002 "PMU2: dqsFracDqUI %d dqAllFine %d\n"
0x01b40002 "PMU3: Coarse write leveling nibble%2d is still failing for TxDqsDly=0x%04x\n"
0x01b50002 "PMU4: Coarse write leveling iteration %d saw %d data miscompares across the entire phy\n"
0x01b60000 "PMU: Failed write leveling coarse offset search\n"
0x01b70001 "PMU3: DWL delay = %d\n"
0x01b80003 "PMU3: Errcnt for DWL nib %2d delay = %2d is %d\n"
0x01b90002 "PMU4: DWL nibble %d sampled a 1 at delay %d\n"
0x01ba0003 "PMU4: DWL nibble %d passed at delay %d. Rising edge was at %d\n"
0x01bb0000 "PMU20: DWL did nto find a rising edge of memclk for all nibbles. Failing nibbles assumed to have rising edge at fine delay 63\n"
0x04000000 "PMU: Error:Mailbox Buffer Overflowed.\n"
0x04010000 "PMU: Error:Mailbox Buffer Overflowed.\n"
0x04020000 "PMU: ***** Assertion Error - terminating *****\n"
0x04030002 "PMU1: swapByte db %d by %d\n"
0x04040003 "PMU3: get_cmd_dly max(%d ps, %d memclk) = %d\n"
0x04050002 "PMU0: Write CSR 0x%06x 0x%04x\n"
0x04060002 "PMU0: hwt_init_ppgc_prbs(): Polynomial: %x, Deg: %d\n"
0x04070001 "PMU: Error - acsm_set_cmd to non existant instruction adddress %d\n"
0x04080001 "PMU: Error - acsm_set_cmd with unknown ddr cmd 0x%x\n"
0x0409000c "PMU1: acsm_addr %02x, acsm_flgs %04x, ddr_cmd %02x, cmd_dly %02x, ddr_addr %04x, ddr_bnk %02x, ddr_cs %02x, cmd_rcnt %02x, AcsmSeq0/1/2/3 %04x %04x %04x %04x\n"
0x040a0000 "PMU: Error - Polling on ACSM done failed to complete in acsm_poll_done()...\n"
0x040b0000 "PMU1: acsm RUN\n"
0x040c0000 "PMU1: acsm STOPPED\n"
0x040d0002 "PMU1: acsm_init: acsm_mode %04x mxrdlat %04x\n"
0x040e0002 "PMU: Error: setAcsmCLCWL: cl and cwl must be each >= 2 and 5, resp. CL=%d CWL=%d\n"
0x040f0002 "PMU: Error: setAcsmCLCWL: cl and cwl must be each >= 5. CL=%d CWL=%d\n"
0x04100002 "PMU1: setAcsmCLCWL: CASL %04d WCASL %04d\n"
0x04110001 "PMU: Reserved value of register F0RC0F found in message block: 0x%04x"
0x04120001 "PMU3: Written MRS to CS=0x%02x\n"
0x04130001 "PMU3: Written MRS to CS=0x%02x\n"
0x04140000 "PMU3: Entering Boot Freq Mode.\n"
0x04150000 "Bad boot clock divider"
0x04160000 "PMU3: Exiting Boot Freq Mode.\n"
0x04170002 "PMU3: Writing MR%d OP=%x\n"
0x04180000 "dly too large in slomo"
0x04190001 "PMU3: Written MRS to CS=0x%02x\n"
0x041a0000 "PMU3: Enable Channel A\n"
0x041b0000 "PMU3: Enable Channel B\n"
0x041c0000 "PMU3: Enable All Channels\n"
0x041d0002 "PMU2: Use PDA mode to set MR%d with value 0x%02x\n"
0x041e0001 "PMU3: Written Vref with PDA to CS=0x%02x\n"
0x041f0000 "PMU1: start_cal: DEBUG: setting CalRun to 1\n"
0x04200000 "PMU1: start_cal: DEBUG: setting CalRun to 0\n"
0x04210001 "PMU1: lock_pll_dll: DEBUG: pstate = %d\n"
0x04220001 "PMU1: lock_pll_dll: DEBUG: dfifreqxlat_pstate = %d\n"
0x04230001 "PMU1: lock_pll_dll: DEBUG: pllbypass = %d\n"
0x04240001 "PMU3: SaveLcdlSeed: Saving seed seed %d\n"
0x04250000 "PMU1: in phy_defaults()\n"
0x04260003 "PMU4: ACXConf:%d MaxNumDbytes:%d NumDfi:%d\n"
0x04270005 "PMU1: setAltAcsmCLCWL setting cl=%d cwl=%d\n"
