<?xml version="1.0" encoding="UTF-8"?>
<<<<<<< HEAD:design/project_11.runs/memristor_ADC_2_0_synth_1/gen_run.xml
<GenRun Id="memristor_ADC_2_0_synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1714996439">
  <File Type="PA-TCL" Name="memristor_ADC_2_0.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="memristor_ADC_2_0_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="memristor_ADC_2_0_reports.tcl"/>
  <File Type="RDS-RDS" Name="memristor_ADC_2_0.vds"/>
  <File Type="RDS-UTIL" Name="memristor_ADC_2_0_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="memristor_ADC_2_0_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="memristor_ADC_2_0.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="memristor_ADC_2_0_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="memristor_ADC_2_0_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/memristor_ADC_2_0">
    <File Path="$PSRCDIR/sources_1/bd/memristor/ip/memristor_ADC_2_0/memristor_ADC_2_0.xci">
=======
<GenRun Id="memristor_timer_0_synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1713530354">
  <File Type="VDS-TIMING-PB" Name="memristor_timer_0_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="memristor_timer_0_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="memristor_timer_0.dcp"/>
  <File Type="REPORTS-TCL" Name="memristor_timer_0_reports.tcl"/>
  <File Type="PA-TCL" Name="memristor_timer_0.tcl"/>
  <File Type="RDS-RDS" Name="memristor_timer_0.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="memristor_timer_0_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="memristor_timer_0_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="memristor_timer_0_utilization_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/memristor_timer_0">
    <File Path="$PSRCDIR/sources_1/bd/memristor/ip/memristor_timer_0/memristor_timer_0.xci">
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1:design/project_11.runs/memristor_timer_0_synth_1/gen_run.xml
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="memristor_timer_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/memristor_timer_0">
    <File Path="$PSRCDIR/sources_1/bd/memristor/ip/memristor_timer_0/memristor_timer_0.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="memristor_timer_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
