GPIO_Control_slave_lite_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/360f/hdl/GPIO_Control_slave_lite_v1_0_S00_AXI.v,incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"
GPIO_Control.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/360f/hdl/GPIO_Control.v,incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"
design_1_GPIO_Control_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_GPIO_Control_0_0/sim/design_1_GPIO_Control_0_0.v,incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
