git clone --depth 1 --no-tags https://github.com/jkim3086/Processor_Design.git f:/verilog_sva_gh_scraper/data/full_repos/77113266
git clone --depth 1 --no-tags https://github.com/malcolmwhat/realtime-error-decoding.git f:/verilog_sva_gh_scraper/data/full_repos/79509947
git clone --depth 1 --no-tags https://github.com/Lorauxe/COMPARC---MS1.git f:/verilog_sva_gh_scraper/data/full_repos/79641098
git clone --depth 1 --no-tags https://github.com/trichimtrich/LoginCircuit.git f:/verilog_sva_gh_scraper/data/full_repos/79990495
git clone --depth 1 --no-tags https://github.com/zhengminxu/CA-project.git f:/verilog_sva_gh_scraper/data/full_repos/75382360
git clone --depth 1 --no-tags https://github.com/s57jr/ADC_modul.git f:/verilog_sva_gh_scraper/data/full_repos/79057170
git clone --depth 1 --no-tags https://github.com/nickmckinney/nqcpu.git f:/verilog_sva_gh_scraper/data/full_repos/78075283
git clone --depth 1 --no-tags https://github.com/squealteam6/Mojo-Base.git f:/verilog_sva_gh_scraper/data/full_repos/78069562
git clone --depth 1 --no-tags https://github.com/jackma0517/NASA2MillionFPGAProject.git f:/verilog_sva_gh_scraper/data/full_repos/79506814
git clone --depth 1 --no-tags https://github.com/WilliamWallace1272/eecs362.git f:/verilog_sva_gh_scraper/data/full_repos/79378740
git clone --depth 1 --no-tags https://github.com/polishCurl/MandelbrotAccelerator.git f:/verilog_sva_gh_scraper/data/full_repos/74156166
git clone --depth 1 --no-tags https://github.com/kevintasta/CS3220-Project-4.git f:/verilog_sva_gh_scraper/data/full_repos/74940889
git clone --depth 1 --no-tags https://github.com/gordonseto/CPEN311-Lab-6.git f:/verilog_sva_gh_scraper/data/full_repos/75035542
git clone --depth 1 --no-tags https://github.com/ml7715/VERI-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/74516650
git clone --depth 1 --no-tags https://github.com/gromero/octopus.git f:/verilog_sva_gh_scraper/data/full_repos/74296608
git clone --depth 1 --no-tags https://github.com/kandation/CPE210-Verilog-Example.git f:/verilog_sva_gh_scraper/data/full_repos/75523870
git clone --depth 1 --no-tags https://github.com/nchrisr/Verilog-Elevator-Project.git f:/verilog_sva_gh_scraper/data/full_repos/75673663
git clone --depth 1 --no-tags https://github.com/jonbeibeibei/Fastest-Fingers.git f:/verilog_sva_gh_scraper/data/full_repos/76232393
git clone --depth 1 --no-tags https://github.com/chawasit/JarbWord.git f:/verilog_sva_gh_scraper/data/full_repos/76498902
git clone --depth 1 --no-tags https://github.com/Sammy-Jankis/Audio-Recorder.git f:/verilog_sva_gh_scraper/data/full_repos/76497803
git clone --depth 1 --no-tags https://github.com/ThunderMikey/Verilog_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/76747576
git clone --depth 1 --no-tags https://github.com/darkrush/FPGA_reuse.git f:/verilog_sva_gh_scraper/data/full_repos/76082781
git clone --depth 1 --no-tags https://github.com/niklasnisbeth/ice40_sdram_test.git f:/verilog_sva_gh_scraper/data/full_repos/76248646
git clone --depth 1 --no-tags https://github.com/MyAUTLogicDesignCourse/TrafficLight.git f:/verilog_sva_gh_scraper/data/full_repos/77399328
git clone --depth 1 --no-tags https://github.com/Adam-D-Sanchez/Binary-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/77410015
git clone --depth 1 --no-tags https://github.com/FPGA1988/ethernet_tri_mode.git f:/verilog_sva_gh_scraper/data/full_repos/77719649
git clone --depth 1 --no-tags https://github.com/NPO-IT/Verilog_DTFM.git f:/verilog_sva_gh_scraper/data/full_repos/77377149
git clone --depth 1 --no-tags https://github.com/JiaweiLing/Digital-Logic-Circuits-Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/76364867
git clone --depth 1 --no-tags https://github.com/zweed4u/Embedded-Systems-Design-I.git f:/verilog_sva_gh_scraper/data/full_repos/79837113
git clone --depth 1 --no-tags https://github.com/wfangtw/CA_2016.git f:/verilog_sva_gh_scraper/data/full_repos/75032651
git clone --depth 1 --no-tags https://github.com/aunpyz/TicTacToe-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/76230533
git clone --depth 1 --no-tags https://github.com/whdlgp/stopwatch_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/76222073
git clone --depth 1 --no-tags https://github.com/MCDELTAT/CSE521.git f:/verilog_sva_gh_scraper/data/full_repos/79882887
git clone --depth 1 --no-tags https://github.com/lpo1234/4901-Dataflow.git f:/verilog_sva_gh_scraper/data/full_repos/75557450
git clone --depth 1 --no-tags https://github.com/mch0341/new.git f:/verilog_sva_gh_scraper/data/full_repos/74445251
git clone --depth 1 --no-tags https://github.com/arebeil17/PROJECT_ICARUS_2.0.git f:/verilog_sva_gh_scraper/data/full_repos/74408055
git clone --depth 1 --no-tags https://github.com/mtmaryn/Single-Cycle-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/74304824
git clone --depth 1 --no-tags https://github.com/i-abdi/ECE-425.git f:/verilog_sva_gh_scraper/data/full_repos/74097802
git clone --depth 1 --no-tags https://github.com/Gregor812/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/74136013
git clone --depth 1 --no-tags https://github.com/iyjw01/sdcard.git f:/verilog_sva_gh_scraper/data/full_repos/74490332
git clone --depth 1 --no-tags https://github.com/javacasm/FPGAs_Linares.git f:/verilog_sva_gh_scraper/data/full_repos/75468977
git clone --depth 1 --no-tags https://github.com/namenlos04/mips.git f:/verilog_sva_gh_scraper/data/full_repos/75281000
git clone --depth 1 --no-tags https://github.com/henriquezdac/project_amber.git f:/verilog_sva_gh_scraper/data/full_repos/75985782
git clone --depth 1 --no-tags https://github.com/duran-duran/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/75932193
git clone --depth 1 --no-tags https://github.com/andydu2008/disney.git f:/verilog_sva_gh_scraper/data/full_repos/76781733
git clone --depth 1 --no-tags https://github.com/dmedser/sdram_stream_test.git f:/verilog_sva_gh_scraper/data/full_repos/77682130
git clone --depth 1 --no-tags https://github.com/jlopezr/mist-workspace.git f:/verilog_sva_gh_scraper/data/full_repos/78671579
git clone --depth 1 --no-tags https://github.com/ameyapatil619/FIFODesign_CDC.git f:/verilog_sva_gh_scraper/data/full_repos/77807891
git clone --depth 1 --no-tags https://github.com/dammstanger/FCUV2_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/77887313
git clone --depth 1 --no-tags https://github.com/mandeepplaha/EE371Winter2017.git f:/verilog_sva_gh_scraper/data/full_repos/78089713
git clone --depth 1 --no-tags https://github.com/shen-cs/DCLab_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/78927048
git clone --depth 1 --no-tags https://github.com/2016FALLCACN/pj1.git f:/verilog_sva_gh_scraper/data/full_repos/74643435
git clone --depth 1 --no-tags https://github.com/simonhossainkhan/sc_microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/75008677
git clone --depth 1 --no-tags https://github.com/UA3MQJ/epm7064_audio.git f:/verilog_sva_gh_scraper/data/full_repos/76799286
git clone --depth 1 --no-tags https://github.com/drzazga888/generator_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/75773237
git clone --depth 1 --no-tags https://github.com/shubham43/CPUdesign.git f:/verilog_sva_gh_scraper/data/full_repos/75837462
git clone --depth 1 --no-tags https://github.com/neofate/uart_485.git f:/verilog_sva_gh_scraper/data/full_repos/77320951
git clone --depth 1 --no-tags https://github.com/Adam-D-Sanchez/master-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/77408605
git clone --depth 1 --no-tags https://github.com/eclipsevl/dig_synth_polytech_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/77176187
git clone --depth 1 --no-tags https://github.com/Twood1130/Verilog_VGA_interface.git f:/verilog_sva_gh_scraper/data/full_repos/76891913
git clone --depth 1 --no-tags https://github.com/navyas321/PacMan.git f:/verilog_sva_gh_scraper/data/full_repos/77251570
git clone --depth 1 --no-tags https://github.com/Poojabafnaprakash/SPI_InterfaceForSRAM.git f:/verilog_sva_gh_scraper/data/full_repos/77582235
git clone --depth 1 --no-tags https://github.com/mhfGit/Billiards.git f:/verilog_sva_gh_scraper/data/full_repos/77968423
git clone --depth 1 --no-tags https://github.com/JuanIgnacioOchoa/Mips_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/77938225
git clone --depth 1 --no-tags https://github.com/Nishithshah24/NIOS-II-WITH-DATA-FORWARDING.git f:/verilog_sva_gh_scraper/data/full_repos/77962615
git clone --depth 1 --no-tags https://github.com/manalshah/Nios2-Altera.git f:/verilog_sva_gh_scraper/data/full_repos/79198936
git clone --depth 1 --no-tags https://github.com/mikefeneley/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/78967537
git clone --depth 1 --no-tags https://github.com/k0079898/2016-Hardware-Lab-5.git f:/verilog_sva_gh_scraper/data/full_repos/79699698
git clone --depth 1 --no-tags https://github.com/LiuHaolan/VerilogMipsCPU.git f:/verilog_sva_gh_scraper/data/full_repos/79554119
git clone --depth 1 --no-tags https://github.com/nicolasfredesfranco/ac3e-fpga-converter-controller.git f:/verilog_sva_gh_scraper/data/full_repos/79575707
git clone --depth 1 --no-tags https://github.com/shantanu5092/NOC-Bus-master-.git f:/verilog_sva_gh_scraper/data/full_repos/75577620
git clone --depth 1 --no-tags https://github.com/ssaini4/ECE385_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/75576588
git clone --depth 1 --no-tags https://github.com/arebeil17/PROJECT_ARTEMIS.git f:/verilog_sva_gh_scraper/data/full_repos/75445381
git clone --depth 1 --no-tags https://github.com/shajinihubert/BattleBlob.git f:/verilog_sva_gh_scraper/data/full_repos/75964560
git clone --depth 1 --no-tags https://github.com/alaksana96/VERILab.git f:/verilog_sva_gh_scraper/data/full_repos/75960419
git clone --depth 1 --no-tags https://github.com/vVvDAPPA/Graduation-Thesis.git f:/verilog_sva_gh_scraper/data/full_repos/76099059
git clone --depth 1 --no-tags https://github.com/bladeath860620/1051_F721000_2.git f:/verilog_sva_gh_scraper/data/full_repos/77823518
git clone --depth 1 --no-tags https://github.com/hare1039/last-lab.git f:/verilog_sva_gh_scraper/data/full_repos/78808225
git clone --depth 1 --no-tags https://github.com/peggieya/VerilogLabsProjects.git f:/verilog_sva_gh_scraper/data/full_repos/78870832
git clone --depth 1 --no-tags https://github.com/sufex00/NibbleVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/74082008
git clone --depth 1 --no-tags https://github.com/Serene1017/CORDIC_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/74406376
git clone --depth 1 --no-tags https://github.com/liu115/pipeline-hw.git f:/verilog_sva_gh_scraper/data/full_repos/75599997
git clone --depth 1 --no-tags https://github.com/yura03101995/Diplom.git f:/verilog_sva_gh_scraper/data/full_repos/75563089
git clone --depth 1 --no-tags https://github.com/CA-ntu/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/75598978
git clone --depth 1 --no-tags https://github.com/ronnieday/echo_for_ee108.git f:/verilog_sva_gh_scraper/data/full_repos/75590409
git clone --depth 1 --no-tags https://github.com/LeoFengShou/FSM-for-Morse-Code.git f:/verilog_sva_gh_scraper/data/full_repos/74918936
git clone --depth 1 --no-tags https://github.com/dwhisler/FPGA_flappy_bird.git f:/verilog_sva_gh_scraper/data/full_repos/75150660
git clone --depth 1 --no-tags https://github.com/vucu/Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/74522886
git clone --depth 1 --no-tags https://github.com/k0079898/2016-Hardware-Lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/79699302
git clone --depth 1 --no-tags https://github.com/sherlockkenan/Digital-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/79635039
git clone --depth 1 --no-tags https://github.com/sandeep-lingambhotla/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/79610102
git clone --depth 1 --no-tags https://github.com/NPO-IT/Verilog_LOMO-imitator.git f:/verilog_sva_gh_scraper/data/full_repos/77119354
git clone --depth 1 --no-tags https://github.com/Adam-D-Sanchez/Small-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/77410102
git clone --depth 1 --no-tags https://github.com/chaitanya6629/medicine_reminder.git f:/verilog_sva_gh_scraper/data/full_repos/78312739
git clone --depth 1 --no-tags https://github.com/TArong/Hardware-Platform-for-Computer-Vision-Algorithms.git f:/verilog_sva_gh_scraper/data/full_repos/80060719
git clone --depth 1 --no-tags https://github.com/Maria-UET/MIPS-Single-Cycle-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/80021362
git clone --depth 1 --no-tags https://github.com/manalshah/5-stage-32-bit-add-sub.git f:/verilog_sva_gh_scraper/data/full_repos/78488484
git clone --depth 1 --no-tags https://github.com/andrew-cc-chen/reversi_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/76757568
git clone --depth 1 --no-tags https://github.com/akhilpen/CSE341.git f:/verilog_sva_gh_scraper/data/full_repos/76824277
git clone --depth 1 --no-tags https://github.com/open-design/mips32r1-soc-cores.git f:/verilog_sva_gh_scraper/data/full_repos/76807617
