

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s'
================================================================
* Date:           Fri Aug  9 00:44:47 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Encoder_prj
* Solution:       solution1
* Product family: kintexuplus
* Target device:  xcku15p-ffve1517-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  | 5.00 ns | 58.496 ns |   0.62 ns  |
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       25| 1.404 us | 1.462 us |   24|   25|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |                                                                               |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min   |    max   | min | max |                     Type                    |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689  |dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s  |        4|        5| 0.234 us | 0.292 us |    2|    2| loop rewind(delay=0 initiation interval(s)) |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |       16|       16|         2|          1|          1|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      38|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |      114|    512|    47432|  145850|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     255|    -|
|Register         |        -|      -|     1939|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |      114|    512|    49371|  146143|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        5|     26|        4|      27|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689  |dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s  |      114|    512|  47432|  145850|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |Total                                                                          |                                                                    |      114|    512|  47432|  145850|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_in_fu_765_p2             |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op166  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op323  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln36_fu_759_p2        |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  38|          17|          14|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |data_stream_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |i_in_0_reg_678                |   9|          2|    5|         10|
    |real_start                    |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 255|         55|   29|         63|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                            | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                   |   5|   0|    5|          0|
    |ap_done_reg                                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                     |   1|   0|    1|          0|
    |grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_start_reg  |   1|   0|    1|          0|
    |i_in_0_reg_678                                                                              |   5|   0|    5|          0|
    |start_once_reg                                                                              |   1|   0|    1|          0|
    |tmp_data_0_V16_reg_2148                                                                     |  24|   0|   24|          0|
    |tmp_data_0_V_10_fu_518                                                                      |  24|   0|   24|          0|
    |tmp_data_0_V_11_fu_534                                                                      |  24|   0|   24|          0|
    |tmp_data_0_V_12_fu_550                                                                      |  24|   0|   24|          0|
    |tmp_data_0_V_13_fu_566                                                                      |  24|   0|   24|          0|
    |tmp_data_0_V_14_fu_582                                                                      |  24|   0|   24|          0|
    |tmp_data_0_V_15_fu_598                                                                      |  24|   0|   24|          0|
    |tmp_data_0_V_1_fu_374                                                                       |  24|   0|   24|          0|
    |tmp_data_0_V_2_fu_390                                                                       |  24|   0|   24|          0|
    |tmp_data_0_V_3_fu_406                                                                       |  24|   0|   24|          0|
    |tmp_data_0_V_4_fu_422                                                                       |  24|   0|   24|          0|
    |tmp_data_0_V_5_fu_438                                                                       |  24|   0|   24|          0|
    |tmp_data_0_V_6_fu_454                                                                       |  24|   0|   24|          0|
    |tmp_data_0_V_7_fu_470                                                                       |  24|   0|   24|          0|
    |tmp_data_0_V_8_fu_486                                                                       |  24|   0|   24|          0|
    |tmp_data_0_V_9_fu_502                                                                       |  24|   0|   24|          0|
    |tmp_data_0_V_fu_358                                                                         |  24|   0|   24|          0|
    |tmp_data_10_V_reg_2198                                                                      |  24|   0|   24|          0|
    |tmp_data_11_V_reg_2203                                                                      |  24|   0|   24|          0|
    |tmp_data_12_V_reg_2208                                                                      |  24|   0|   24|          0|
    |tmp_data_13_V_reg_2213                                                                      |  24|   0|   24|          0|
    |tmp_data_14_V_reg_2218                                                                      |  24|   0|   24|          0|
    |tmp_data_15_V_reg_2223                                                                      |  24|   0|   24|          0|
    |tmp_data_1_V16_reg_2153                                                                     |  24|   0|   24|          0|
    |tmp_data_1_V_10_fu_522                                                                      |  24|   0|   24|          0|
    |tmp_data_1_V_11_fu_538                                                                      |  24|   0|   24|          0|
    |tmp_data_1_V_12_fu_554                                                                      |  24|   0|   24|          0|
    |tmp_data_1_V_13_fu_570                                                                      |  24|   0|   24|          0|
    |tmp_data_1_V_14_fu_586                                                                      |  24|   0|   24|          0|
    |tmp_data_1_V_15_fu_602                                                                      |  24|   0|   24|          0|
    |tmp_data_1_V_1_fu_378                                                                       |  24|   0|   24|          0|
    |tmp_data_1_V_2_fu_394                                                                       |  24|   0|   24|          0|
    |tmp_data_1_V_3_fu_410                                                                       |  24|   0|   24|          0|
    |tmp_data_1_V_4_fu_426                                                                       |  24|   0|   24|          0|
    |tmp_data_1_V_5_fu_442                                                                       |  24|   0|   24|          0|
    |tmp_data_1_V_6_fu_458                                                                       |  24|   0|   24|          0|
    |tmp_data_1_V_7_fu_474                                                                       |  24|   0|   24|          0|
    |tmp_data_1_V_8_fu_490                                                                       |  24|   0|   24|          0|
    |tmp_data_1_V_9_fu_506                                                                       |  24|   0|   24|          0|
    |tmp_data_1_V_fu_362                                                                         |  24|   0|   24|          0|
    |tmp_data_2_V16_reg_2158                                                                     |  24|   0|   24|          0|
    |tmp_data_2_V_10_fu_526                                                                      |  24|   0|   24|          0|
    |tmp_data_2_V_11_fu_542                                                                      |  24|   0|   24|          0|
    |tmp_data_2_V_12_fu_558                                                                      |  24|   0|   24|          0|
    |tmp_data_2_V_13_fu_574                                                                      |  24|   0|   24|          0|
    |tmp_data_2_V_14_fu_590                                                                      |  24|   0|   24|          0|
    |tmp_data_2_V_15_fu_606                                                                      |  24|   0|   24|          0|
    |tmp_data_2_V_1_fu_382                                                                       |  24|   0|   24|          0|
    |tmp_data_2_V_2_fu_398                                                                       |  24|   0|   24|          0|
    |tmp_data_2_V_3_fu_414                                                                       |  24|   0|   24|          0|
    |tmp_data_2_V_4_fu_430                                                                       |  24|   0|   24|          0|
    |tmp_data_2_V_5_fu_446                                                                       |  24|   0|   24|          0|
    |tmp_data_2_V_6_fu_462                                                                       |  24|   0|   24|          0|
    |tmp_data_2_V_7_fu_478                                                                       |  24|   0|   24|          0|
    |tmp_data_2_V_8_fu_494                                                                       |  24|   0|   24|          0|
    |tmp_data_2_V_9_fu_510                                                                       |  24|   0|   24|          0|
    |tmp_data_2_V_fu_366                                                                         |  24|   0|   24|          0|
    |tmp_data_3_V16_reg_2163                                                                     |  24|   0|   24|          0|
    |tmp_data_3_V_10_fu_530                                                                      |  24|   0|   24|          0|
    |tmp_data_3_V_11_fu_546                                                                      |  24|   0|   24|          0|
    |tmp_data_3_V_12_fu_562                                                                      |  24|   0|   24|          0|
    |tmp_data_3_V_13_fu_578                                                                      |  24|   0|   24|          0|
    |tmp_data_3_V_14_fu_594                                                                      |  24|   0|   24|          0|
    |tmp_data_3_V_15_fu_610                                                                      |  24|   0|   24|          0|
    |tmp_data_3_V_1_fu_386                                                                       |  24|   0|   24|          0|
    |tmp_data_3_V_2_fu_402                                                                       |  24|   0|   24|          0|
    |tmp_data_3_V_3_fu_418                                                                       |  24|   0|   24|          0|
    |tmp_data_3_V_4_fu_434                                                                       |  24|   0|   24|          0|
    |tmp_data_3_V_5_fu_450                                                                       |  24|   0|   24|          0|
    |tmp_data_3_V_6_fu_466                                                                       |  24|   0|   24|          0|
    |tmp_data_3_V_7_fu_482                                                                       |  24|   0|   24|          0|
    |tmp_data_3_V_8_fu_498                                                                       |  24|   0|   24|          0|
    |tmp_data_3_V_9_fu_514                                                                       |  24|   0|   24|          0|
    |tmp_data_3_V_fu_370                                                                         |  24|   0|   24|          0|
    |tmp_data_4_V_reg_2168                                                                       |  24|   0|   24|          0|
    |tmp_data_5_V_reg_2173                                                                       |  24|   0|   24|          0|
    |tmp_data_6_V_reg_2178                                                                       |  24|   0|   24|          0|
    |tmp_data_7_V_reg_2183                                                                       |  24|   0|   24|          0|
    |tmp_data_8_V_reg_2188                                                                       |  24|   0|   24|          0|
    |tmp_data_9_V_reg_2193                                                                       |  24|   0|   24|          0|
    |trunc_ln203_reg_1824                                                                        |   4|   0|    4|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                       |1939|   0| 1939|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<24,16,0,0,0>,16u>,config15> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<24,16,0,0,0>,16u>,config15> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<24,16,0,0,0>,16u>,config15> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<24,16,0,0,0>,16u>,config15> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<24,16,0,0,0>,16u>,config15> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<24,16,0,0,0>,16u>,config15> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<24,16,0,0,0>,16u>,config15> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<24,16,0,0,0>,16u>,config15> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<24,16,0,0,0>,16u>,config15> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array<ap_fixed,4u>,array<ap_fixed<24,16,0,0,0>,16u>,config15> | return value |
|data_stream_V_data_0_V_dout     |  in |   24|   ap_fifo  |                        data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_1_V_dout     |  in |   24|   ap_fifo  |                        data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_2_V_dout     |  in |   24|   ap_fifo  |                        data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_3_V_dout     |  in |   24|   ap_fifo  |                        data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_0_V_din       | out |   24|   ap_fifo  |                        res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_1_V_din       | out |   24|   ap_fifo  |                        res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_2_V_din       | out |   24|   ap_fifo  |                        res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_3_V_din       | out |   24|   ap_fifo  |                        res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_4_V_din       | out |   24|   ap_fifo  |                        res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_5_V_din       | out |   24|   ap_fifo  |                        res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_6_V_din       | out |   24|   ap_fifo  |                        res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_7_V_din       | out |   24|   ap_fifo  |                        res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_8_V_din       | out |   24|   ap_fifo  |                        res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_9_V_din       | out |   24|   ap_fifo  |                        res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_10_V_din      | out |   24|   ap_fifo  |                        res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_10_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_11_V_din      | out |   24|   ap_fifo  |                        res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_11_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_12_V_din      | out |   24|   ap_fifo  |                        res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_12_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_13_V_din      | out |   24|   ap_fifo  |                        res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_13_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_14_V_din      | out |   24|   ap_fifo  |                        res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_14_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_15_V_din      | out |   24|   ap_fifo  |                        res_stream_V_data_15_V                       |    pointer   |
|res_stream_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_15_V                       |    pointer   |
|res_stream_V_data_15_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_15_V                       |    pointer   |
+--------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

