xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
xst -intstyle ise -ifn "F:/FPGAcode/digital_clock/top_module.xst" -ofn "F:/FPGAcode/digital_clock/top_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc clock_constraints.ucf -p xc7a100t-csg324-3 top_module.ngc top_module.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o top_module_map.ncd top_module.ngd top_module.pcf 
par -w -intstyle ise -ol high -mt off top_module_map.ncd top_module.ncd top_module.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr top_module.pcf -ucf clock_constraints.ucf 
bitgen -intstyle ise -f top_module.ut top_module.ncd 
