{
  "design": {
    "design_info": {
      "boundary_crc": "0x44893760039826EB",
      "device": "xc7z020clg400-3",
      "name": "BRAM_1_FIFO",
      "synth_flow_mode": "None",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "fifo_generator_0": ""
    },
    "interface_ports": {
      "FIFO_WRITE_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0"
      },
      "FIFO_READ_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0"
      }
    },
    "ports": {
      "wr_rst_busy_0": {
        "direction": "O"
      },
      "rd_rst_busy_0": {
        "direction": "O"
      },
      "wr_ack_0": {
        "direction": "O"
      },
      "valid_0": {
        "direction": "O"
      },
      "rd_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "BRAM_1_FIFO_rd_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "wr_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "BRAM_1_FIFO_wr_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst_0": {
        "direction": "I"
      }
    },
    "components": {
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "BRAM_1_FIFO_fifo_generator_0_0",
        "parameters": {
          "Enable_Safety_Circuit": {
            "value": "true"
          },
          "FIFO_Implementation_rach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wrch": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "INTERFACE_TYPE": {
            "value": "Native"
          },
          "Input_Data_Width": {
            "value": "8"
          },
          "Input_Depth": {
            "value": "32"
          },
          "Output_Data_Width": {
            "value": "8"
          },
          "Performance_Options": {
            "value": "Standard_FIFO"
          },
          "Valid_Flag": {
            "value": "true"
          },
          "Write_Acknowledge_Flag": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "FIFO_WRITE_0_1": {
        "interface_ports": [
          "FIFO_WRITE_0",
          "fifo_generator_0/FIFO_WRITE"
        ]
      },
      "FIFO_READ_0_1": {
        "interface_ports": [
          "FIFO_READ_0",
          "fifo_generator_0/FIFO_READ"
        ]
      }
    },
    "nets": {
      "fifo_generator_0_wr_ack": {
        "ports": [
          "fifo_generator_0/wr_ack",
          "wr_ack_0"
        ]
      },
      "fifo_generator_0_valid": {
        "ports": [
          "fifo_generator_0/valid",
          "valid_0"
        ]
      },
      "rd_clk_0_1": {
        "ports": [
          "rd_clk_0",
          "fifo_generator_0/rd_clk"
        ]
      },
      "wr_clk_0_1": {
        "ports": [
          "wr_clk_0",
          "fifo_generator_0/wr_clk"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "fifo_generator_0/rst"
        ]
      },
      "fifo_generator_0_wr_rst_busy": {
        "ports": [
          "fifo_generator_0/wr_rst_busy",
          "wr_rst_busy_0"
        ]
      },
      "fifo_generator_0_rd_rst_busy": {
        "ports": [
          "fifo_generator_0/rd_rst_busy",
          "rd_rst_busy_0"
        ]
      }
    }
  }
}