WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAg branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1273304 cumulative IPC: 3.927 (Simulation time: 00 hr 00 min 36 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1273304 cumulative IPC: 3.927 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 5488897 heartbeat IPC: 1.822 cumulative IPC: 1.186 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11354260 heartbeat IPC: 1.705 cumulative IPC: 1.488 (Simulation time: 00 hr 03 min 37 sec)
Simulation finished CPU 0 instructions: 20000001 cycles: 14616757 cumulative IPC: 1.368 (Simulation time: 00 hr 04 min 23 sec)
Simulation complete CPU 0 instructions: 20000001 cycles: 14616757 cumulative IPC: 1.368 (Simulation time: 00 hr 04 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/627.cam4_s-490B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.368 instructions: 20000001 cycles: 14616757
CPU 0 Branch Prediction Accuracy: 89.08% MPKI: 10.45 Average ROB Occupancy at Mispredict: 30.27
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0055
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.4
BRANCH_DIRECT_CALL: 0.0004
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00055

LLC TOTAL        ACCESS:     348987 HIT:     256943 MISS:      92044
LLC LOAD         ACCESS:     117816 HIT:      80034 MISS:      37782
LLC RFO          ACCESS:     106839 HIT:      52641 MISS:      54198
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     124261 HIT:     124261 MISS:          0
LLC TRANSLATION  ACCESS:         71 HIT:          7 MISS:         64
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 548.5 cycles
cpu0_DTLB TOTAL        ACCESS:    3116559 HIT:    3096183 MISS:      20376
cpu0_DTLB LOAD         ACCESS:    3116559 HIT:    3096183 MISS:      20376
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.42 cycles
cpu0_ITLB TOTAL        ACCESS:       3513 HIT:       3503 MISS:         10
cpu0_ITLB LOAD         ACCESS:       3513 HIT:       3503 MISS:         10
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 283.3 cycles
cpu0_L1D TOTAL        ACCESS:    3803887 HIT:    2328199 MISS:    1475688
cpu0_L1D LOAD         ACCESS:    2489732 HIT:    1674878 MISS:     814854
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1313652 HIT:     652911 MISS:     660741
cpu0_L1D TRANSLATION  ACCESS:        503 HIT:        410 MISS:         93
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 35.53 cycles
cpu0_L1I TOTAL        ACCESS:       4355 HIT:       3450 MISS:        905
cpu0_L1I LOAD         ACCESS:       4355 HIT:       3450 MISS:        905
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 169.1 cycles
cpu0_L2C TOTAL        ACCESS:     525479 HIT:     300550 MISS:     224929
cpu0_L2C LOAD         ACCESS:     255803 HIT:     137983 MISS:     117820
cpu0_L2C RFO          ACCESS:     111842 HIT:       5003 MISS:     106839
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     157744 HIT:     157545 MISS:        199
cpu0_L2C TRANSLATION  ACCESS:         90 HIT:         19 MISS:         71
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 244.9 cycles
cpu0_STLB TOTAL        ACCESS:       6287 HIT:       5799 MISS:        488
cpu0_STLB LOAD         ACCESS:       6287 HIT:       5799 MISS:        488
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 275.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      32191
  ROW_BUFFER_MISS:      59756
 AVG DBUS CONGESTED CYCLE: 3.97
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      11384
  FULL:      59625
