Example of mixed C++, System C, and Verilog code

Design shows basics of how to mix C/C++, SystemC, and Verilog.  It uses Questa and VCS as example simulators

Use the commands:

  % make run_questa

or 

  % make run_vcs 

to see the design run
