git clone --depth 1 --no-tags https://github.com/pulp-platform/hwpe-ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/119978897
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_qspi.git f:/verilog_sva_gh_scraper/data/full_repos/118765510
git clone --depth 1 --no-tags https://github.com/jomonkjoy/CDC_FIFO_Design.git f:/verilog_sva_gh_scraper/data/full_repos/114155727
git clone --depth 1 --no-tags https://github.com/afiskon/fpga-vga.git f:/verilog_sva_gh_scraper/data/full_repos/122738350
git clone --depth 1 --no-tags https://github.com/basilwong/FPGA-ARC4-cracker.git f:/verilog_sva_gh_scraper/data/full_repos/134344614
git clone --depth 1 --no-tags https://github.com/sanjeevs/srm_sap.git f:/verilog_sva_gh_scraper/data/full_repos/112605897
git clone --depth 1 --no-tags https://github.com/RW9UAO/zx-spectrum48-fpga-xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/136297759
git clone --depth 1 --no-tags https://github.com/PRETgroup/easy-rte.git f:/verilog_sva_gh_scraper/data/full_repos/138246449
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi2mem.git f:/verilog_sva_gh_scraper/data/full_repos/122992611
git clone --depth 1 --no-tags https://github.com/AdahilMuniz/SOIN-RV.git f:/verilog_sva_gh_scraper/data/full_repos/135947149
git clone --depth 1 --no-tags https://github.com/mafull/picomips-assignment.git f:/verilog_sva_gh_scraper/data/full_repos/126854062
git clone --depth 1 --no-tags https://github.com/pulp-platform/fpga-support.git f:/verilog_sva_gh_scraper/data/full_repos/142148186
git clone --depth 1 --no-tags https://github.com/ibreakoutx/sv-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/129267504
git clone --depth 1 --no-tags https://github.com/Richard-Harvey-UCSD/FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/127651110
git clone --depth 1 --no-tags https://github.com/joselcuevam/timer.git f:/verilog_sva_gh_scraper/data/full_repos/139913994
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_interrupt_cntrl.git f:/verilog_sva_gh_scraper/data/full_repos/118764719
git clone --depth 1 --no-tags https://github.com/Terminatorjjjjj/NTUEE-DCLAB-Materials.git f:/verilog_sva_gh_scraper/data/full_repos/122419443
git clone --depth 1 --no-tags https://github.com/oliviercotte/Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/118235252
git clone --depth 1 --no-tags https://github.com/Alexnorvag/spi_vip_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/116885024
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_sdio.git f:/verilog_sva_gh_scraper/data/full_repos/120005812
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_rab.git f:/verilog_sva_gh_scraper/data/full_repos/142150318
git clone --depth 1 --no-tags https://github.com/WillQvQ/MIPS_V2.0.git f:/verilog_sva_gh_scraper/data/full_repos/132347864
git clone --depth 1 --no-tags https://github.com/robfpga/weighted_round_robin.git f:/verilog_sva_gh_scraper/data/full_repos/127677279
git clone --depth 1 --no-tags https://github.com/quinnwerks/JSONPacketParser.git f:/verilog_sva_gh_scraper/data/full_repos/140017066
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_uart.git f:/verilog_sva_gh_scraper/data/full_repos/118765473
git clone --depth 1 --no-tags https://github.com/yifax/RISC-V-PipeLine.git f:/verilog_sva_gh_scraper/data/full_repos/126547521
git clone --depth 1 --no-tags https://github.com/alonsorb/ddr-ram-controller-mig.git f:/verilog_sva_gh_scraper/data/full_repos/137508345
git clone --depth 1 --no-tags https://github.com/WillQvQ/MIPS_V3.1.git f:/verilog_sva_gh_scraper/data/full_repos/134356923
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_i2s.git f:/verilog_sva_gh_scraper/data/full_repos/118765612
git clone --depth 1 --no-tags https://github.com/Aceralon/ClockOnBasys3.git f:/verilog_sva_gh_scraper/data/full_repos/114202839
git clone --depth 1 --no-tags https://github.com/mitvmorabia/DDR3-Memory-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/128837922
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_camera.git f:/verilog_sva_gh_scraper/data/full_repos/118765640
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_filter.git f:/verilog_sva_gh_scraper/data/full_repos/138987700
git clone --depth 1 --no-tags https://github.com/charlierkj/Advanced-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/133924379
git clone --depth 1 --no-tags https://github.com/jpdoane/jpu.git f:/verilog_sva_gh_scraper/data/full_repos/118199104
git clone --depth 1 --no-tags https://github.com/m1a1x1/bloom-filter.git f:/verilog_sva_gh_scraper/data/full_repos/128525865
git clone --depth 1 --no-tags https://github.com/tudortimi/constraints.git f:/verilog_sva_gh_scraper/data/full_repos/127616409
git clone --depth 1 --no-tags https://github.com/lvandam/posit_arith_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/139008644
git clone --depth 1 --no-tags https://github.com/yangm2/verilator-example.git f:/verilog_sva_gh_scraper/data/full_repos/112900488
git clone --depth 1 --no-tags https://github.com/SvrAdityaReddy/Inter_Device_Communication_Protocols.git f:/verilog_sva_gh_scraper/data/full_repos/120118292
git clone --depth 1 --no-tags https://github.com/taoliug/riscv-dv.git f:/verilog_sva_gh_scraper/data/full_repos/140913187
git clone --depth 1 --no-tags https://github.com/manoharbandaru/arbiter_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/138815788
git clone --depth 1 --no-tags https://github.com/jiegec/learn-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/138184512
git clone --depth 1 --no-tags https://github.com/naisila/GameOfCodes.git f:/verilog_sva_gh_scraper/data/full_repos/127788021
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi2per.git f:/verilog_sva_gh_scraper/data/full_repos/120299310
git clone --depth 1 --no-tags https://github.com/pulp-platform/scm.git f:/verilog_sva_gh_scraper/data/full_repos/118765233
git clone --depth 1 --no-tags https://github.com/cristian-mattarei/CoSA-models.git f:/verilog_sva_gh_scraper/data/full_repos/132930549
git clone --depth 1 --no-tags https://github.com/salilkapur/AES.git f:/verilog_sva_gh_scraper/data/full_repos/119489207
git clone --depth 1 --no-tags https://github.com/tudortimi/tgen.git f:/verilog_sva_gh_scraper/data/full_repos/117010366
git clone --depth 1 --no-tags https://github.com/pulp-platform/icache-intc.git f:/verilog_sva_gh_scraper/data/full_repos/122993809
git clone --depth 1 --no-tags https://github.com/Karthik4293/Design-and-Implementation-of-CELL-SPU-lite-processor.git f:/verilog_sva_gh_scraper/data/full_repos/137428609
git clone --depth 1 --no-tags https://github.com/mhazizian/Computer-Architecture-CA-2.git f:/verilog_sva_gh_scraper/data/full_repos/127092821
git clone --depth 1 --no-tags https://github.com/suhasr1991/Veriification-of-LCD-Controller-Design.git f:/verilog_sva_gh_scraper/data/full_repos/123865345
git clone --depth 1 --no-tags https://github.com/systemVerilogExtractor/exampleProjects.git f:/verilog_sva_gh_scraper/data/full_repos/127361292
git clone --depth 1 --no-tags https://github.com/amamory-verification/vfsd-utopia.git f:/verilog_sva_gh_scraper/data/full_repos/132625040
git clone --depth 1 --no-tags https://github.com/afiskon/tinyfpga-b2-first-project.git f:/verilog_sva_gh_scraper/data/full_repos/114405695
git clone --depth 1 --no-tags https://github.com/halferty/my_awesome_6800.git f:/verilog_sva_gh_scraper/data/full_repos/135785506
git clone --depth 1 --no-tags https://github.com/suyashmahar/urisc.git f:/verilog_sva_gh_scraper/data/full_repos/122578220
git clone --depth 1 --no-tags https://github.com/lexgolovchenko/avmm-lvds-bridge.git f:/verilog_sva_gh_scraper/data/full_repos/132248892
git clone --depth 1 --no-tags https://github.com/alrubha/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/137283220
git clone --depth 1 --no-tags https://github.com/JP3BGY/Crypto_in_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/143230497
git clone --depth 1 --no-tags https://github.com/zxbdlv/Volunteer2.git f:/verilog_sva_gh_scraper/data/full_repos/115571846
git clone --depth 1 --no-tags https://github.com/cevero/cevero.git f:/verilog_sva_gh_scraper/data/full_repos/123960431
git clone --depth 1 --no-tags https://github.com/afiskon/blackice-ii-alinx-an108.git f:/verilog_sva_gh_scraper/data/full_repos/139321060
git clone --depth 1 --no-tags https://github.com/pulp-platform/event_unit_flex.git f:/verilog_sva_gh_scraper/data/full_repos/122993535
git clone --depth 1 --no-tags https://github.com/melt-umn/silver-ableC.git f:/verilog_sva_gh_scraper/data/full_repos/132846275
git clone --depth 1 --no-tags https://github.com/pulp-platform/L2_tcdm_hybrid_interco.git f:/verilog_sva_gh_scraper/data/full_repos/118764591
git clone --depth 1 --no-tags https://github.com/hypernyan/modbus_rtu_slave_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/134572689
git clone --depth 1 --no-tags https://github.com/joshchengwk/sync_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/114716998
git clone --depth 1 --no-tags https://github.com/jomonkjoy/OCP-Repo.git f:/verilog_sva_gh_scraper/data/full_repos/132156825
git clone --depth 1 --no-tags https://github.com/pConst/xilinx_max_power.git f:/verilog_sva_gh_scraper/data/full_repos/128575100
git clone --depth 1 --no-tags https://github.com/afiskon/fpga-clock.git f:/verilog_sva_gh_scraper/data/full_repos/112866927
git clone --depth 1 --no-tags https://github.com/ZachStephens/verilog_FFT.git f:/verilog_sva_gh_scraper/data/full_repos/120109704
git clone --depth 1 --no-tags https://github.com/SymbolZ/Multicycle_CPU_54Instruction.git f:/verilog_sva_gh_scraper/data/full_repos/113167455
git clone --depth 1 --no-tags https://github.com/robfpga/dcache_blocking.git f:/verilog_sva_gh_scraper/data/full_repos/127677042
git clone --depth 1 --no-tags https://github.com/pulp-platform/icache_mp_128_pf.git f:/verilog_sva_gh_scraper/data/full_repos/122993886
git clone --depth 1 --no-tags https://github.com/sgalal/DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/133515980
git clone --depth 1 --no-tags https://github.com/UofT-HPRC/ece532-tutorials.git f:/verilog_sva_gh_scraper/data/full_repos/132661732
git clone --depth 1 --no-tags https://github.com/jomonkjoy/MxN-cross-bar-switch.git f:/verilog_sva_gh_scraper/data/full_repos/113465085
git clone --depth 1 --no-tags https://github.com/praveenkhemalapure/LCD_CONTROLLER_UVM_ENV.git f:/verilog_sva_gh_scraper/data/full_repos/127584574
git clone --depth 1 --no-tags https://github.com/eason-shsf/producer-consumer.git f:/verilog_sva_gh_scraper/data/full_repos/143613979
git clone --depth 1 --no-tags https://github.com/aurelhoxha/TrafficLightSystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/128800923
git clone --depth 1 --no-tags https://github.com/shmandy/AHB_Lite_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/125286819
git clone --depth 1 --no-tags https://github.com/pulp-platform/tbtools.git f:/verilog_sva_gh_scraper/data/full_repos/136908072
git clone --depth 1 --no-tags https://github.com/kirtanmehta/PDP8-simulator-with-Floating-Point-extension.git f:/verilog_sva_gh_scraper/data/full_repos/136784708
git clone --depth 1 --no-tags https://github.com/luke-jiang/EE_271.git f:/verilog_sva_gh_scraper/data/full_repos/133712709
git clone --depth 1 --no-tags https://github.com/zcold/prioritized_arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/134676491
git clone --depth 1 --no-tags https://github.com/pulp-platform/timer_unit.git f:/verilog_sva_gh_scraper/data/full_repos/120005842
git clone --depth 1 --no-tags https://github.com/WillQvQ/MIPS_V3.2.git f:/verilog_sva_gh_scraper/data/full_repos/137742636
git clone --depth 1 --no-tags https://github.com/chadnkit/uvm_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/122802666
git clone --depth 1 --no-tags https://github.com/msvisser/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/123726244
git clone --depth 1 --no-tags https://github.com/jomonkjoy/FFT-Computation.git f:/verilog_sva_gh_scraper/data/full_repos/111716029
git clone --depth 1 --no-tags https://github.com/anaamansari/Selective_DRAM.git f:/verilog_sva_gh_scraper/data/full_repos/141067244
git clone --depth 1 --no-tags https://github.com/rishabhjain7b/DKOP.git f:/verilog_sva_gh_scraper/data/full_repos/127328485
git clone --depth 1 --no-tags https://github.com/SmartyMJ/MIPS-chicken.git f:/verilog_sva_gh_scraper/data/full_repos/132818394
git clone --depth 1 --no-tags https://github.com/haykp/AXI_Stream.git f:/verilog_sva_gh_scraper/data/full_repos/138745880
git clone --depth 1 --no-tags https://github.com/xmxn3559/doc.git f:/verilog_sva_gh_scraper/data/full_repos/139951906
git clone --depth 1 --no-tags https://github.com/ammar95/ECE551.git f:/verilog_sva_gh_scraper/data/full_repos/133280785
git clone --depth 1 --no-tags https://github.com/Jaypatel6/Risc-V-Single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/132947516
git clone --depth 1 --no-tags https://github.com/Mario-Zuniga/Sequential-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/129485496
