{"vcs1":{"timestamp_begin":1729344783.336957653, "rt":1.98, "ut":0.53, "st":0.32}}
{"vcselab":{"timestamp_begin":1729344785.407799833, "rt":1.06, "ut":0.27, "st":0.19}}
{"link":{"timestamp_begin":1729344786.542855564, "rt":0.32, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729344782.697438606}
{"VCS_COMP_START_TIME": 1729344782.697438606}
{"VCS_COMP_END_TIME": 1729344792.956851637}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331756}}
{"stitch_vcselab": {"peak_mem": 215224}}
