 
****************************************
Report : area
Design : lenet_2set
Version: G-2012.06-SP5
Date   : Fri Jan  5 23:42:52 2018
****************************************

Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)

Number of ports:                         2758
Number of nets:                          2758
Number of cells:                            2
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros:                           0
Number of buf/inv:                          0
Number of references:                       2

Combinational area:       95556.872522
Buf/Inv area:             6700.760711
Noncombinational area:    30038.295295
Net Interconnect area:    35190.425206 

Total cell area:          125595.167817
Total area:               160785.593023

Hierarchical area distribution
------------------------------

                                  Global cell area             Local cell area
                                  --------------------  ------------------------------ 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-   Black
                                  Total        Total    national    national    boxes   Design
--------------------------------  -----------  -------  ----------  ----------  ------  --------------------------------------------------------
lenet_2set                        125595.1678    100.0      0.0000      0.0000  0.0000  lenet_2set
lenet_0                            63042.9600     50.2      0.0000      0.0000  0.0000  lenet_mydesign_1
lenet_0/conv_top                   54186.5500     43.1     81.8344      0.0000  0.0000  conv_top_mydesign_1
lenet_0/conv_top/bias_sel           3795.3865      3.0   1378.7312   2240.5335  0.0000  bias_sel_mydesign_1
lenet_0/conv_top/bias_sel/clk_gate_bias_data_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_1
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_0_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_0
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_10_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_17
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_12_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_16
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_15_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_15
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_17_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_14
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_20_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_13
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_22_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_12
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_25_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_11
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_27_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_10
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_2_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_20
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_30_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_9
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_32_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_8
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_35_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_7
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_37_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_6
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_40_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_5
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_42_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_4
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_45_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_3
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_47_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_2
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_5_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_19
lenet_0/conv_top/bias_sel/clk_gate_conv_weight_box_reg_7_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_18
lenet_0/conv_top/conv_control       8481.5477      6.8   4827.4653   3427.6401  0.0000  conv_control_mydesign_1
lenet_0/conv_top/conv_control/clk_gate_addr_change_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_19
lenet_0/conv_top/conv_control/clk_gate_channel_cnt_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_20
lenet_0/conv_top/conv_control/clk_gate_col_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_0
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_23
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_c_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_22
lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_d_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_21
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a0_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_12
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a1_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_17
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a2_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_14
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a3_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_11
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a4_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_16
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a5_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_13
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a6_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_10
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a7_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_18
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_a8_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_15
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b0_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_7
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b1_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_6
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b2_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_5
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b3_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_4
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b4_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_3
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b5_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_2
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b6_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_1
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b7_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_9
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_b8_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_8
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_weight_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_25
lenet_0/conv_top/conv_control/clk_gate_sram_raddr_weight_reg_0
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_24
lenet_0/conv_top/conv_control/clk_gate_weight_cnt_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_26
lenet_0/conv_top/data_reg          10319.7711      8.2   4600.5147   5719.2565  0.0000  data_reg_mydesign_1
lenet_0/conv_top/fsm                  55.4034      0.0     25.4144     29.9890  0.0000  fsm_mydesign_1
lenet_0/conv_top/multiply_compare  30189.2571     24.0  29245.8746    943.3825  0.0000  multiply_compare_mydesign_1
lenet_0/conv_top/quantize           1263.3498      1.0   1204.3884     58.9614  0.0000  quantize_mydesign_1
lenet_0/fc_top                      8856.4100      7.1     28.4641      0.0000  0.0000  fc_top_mydesign_1
lenet_0/fc_top/fc_controller         834.1006      0.7    470.9288    346.3983  0.0000  fc_controller_mydesign_1
lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1_mydesign_0
lenet_0/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1_mydesign_1
lenet_0/fc_top/fc_data_reg          1767.3174      1.4    588.0892   1179.2281  0.0000  fc_data_reg_mydesign_1
lenet_0/fc_top/fc_multiplier_accumulator
                                    5995.7652      4.8   5236.6370    759.1281  0.0000  fc_multiplier_accumulator_mydesign_1
lenet_0/fc_top/fc_quantize           230.7628      0.2    171.8013     58.9614  0.0000  fc_quantize_mydesign_1
lenet_1                            62552.2079     49.8      0.0000      0.0000  0.0000  lenet_mydesign_0
lenet_1/conv_top                   53700.8807     42.8     87.9338      0.0000  0.0000  conv_top_mydesign_0
lenet_1/conv_top/bias_sel           3796.6572      3.0   1380.0019   2240.5335  0.0000  bias_sel_mydesign_0
lenet_1/conv_top/bias_sel/clk_gate_bias_data_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_1
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_0_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_0
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_10_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_17
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_12_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_16
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_15_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_15
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_17_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_14
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_20_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_13
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_22_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_12
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_25_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_11
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_27_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_10
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_2_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_20
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_30_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_9
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_32_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_8
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_35_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_7
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_37_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_6
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_40_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_5
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_42_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_4
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_45_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_3
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_47_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_2
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_5_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_19
lenet_1/conv_top/bias_sel/clk_gate_conv_weight_box_reg_7_
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_18
lenet_1/conv_top/conv_control       8066.0222      6.4   4409.9067   3429.6732  0.0000  conv_control_mydesign_0
lenet_1/conv_top/conv_control/clk_gate_addr_change_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_19
lenet_1/conv_top/conv_control/clk_gate_channel_cnt_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_20
lenet_1/conv_top/conv_control/clk_gate_col_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_0
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_23
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_c_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_22
lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_d_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_21
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a0_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_12
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a1_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_17
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a2_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_14
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a3_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_11
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a4_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_16
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a5_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_13
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a6_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_10
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a7_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_18
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_a8_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_15
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b0_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_7
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b1_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_6
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b2_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_5
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b3_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_4
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b4_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_3
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b5_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_2
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b6_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_1
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b7_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_9
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_b8_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_8
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_weight_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_25
lenet_1/conv_top/conv_control/clk_gate_sram_raddr_weight_reg_0
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_24
lenet_1/conv_top/conv_control/clk_gate_weight_cnt_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_26
lenet_1/conv_top/data_reg          10322.3126      8.2   4603.0561   5719.2565  0.0000  data_reg_mydesign_0
lenet_1/conv_top/fsm                  54.8951      0.0     24.9061     29.9890  0.0000  fsm_mydesign_0
lenet_1/conv_top/multiply_compare  30184.1742     24.0  29239.7751    944.3991  0.0000  multiply_compare_mydesign_0
lenet_1/conv_top/quantize           1188.8856      0.9   1129.9242     58.9614  0.0000  quantize_mydesign_0
lenet_1/fc_top                      8851.3271      7.0     28.4641      0.0000  0.0000  fc_top_mydesign_0
lenet_1/fc_top/fc_controller         826.2221      0.7    463.0504    346.3983  0.0000  fc_controller_mydesign_0
lenet_1/fc_top/fc_controller/clk_gate_sram_waddr_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_0_mydesign_0
lenet_1/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg
                                       8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_0_mydesign_1
lenet_1/fc_top/fc_data_reg          1767.3174      1.4    588.0892   1179.2281  0.0000  fc_data_reg_mydesign_0
lenet_1/fc_top/fc_multiplier_accumulator
                                    5998.5607      4.8   5239.4326    759.1281  0.0000  fc_multiplier_accumulator_mydesign_0
lenet_1/fc_top/fc_quantize           230.7628      0.2    171.8013     58.9614  0.0000  fc_quantize_mydesign_0
--------------------------------  -----------  -------  ----------  ----------  ------  --------------------------------------------------------
Total                                                   95556.8725  30038.2953  0.0000

1
