$date
  Mon Jun 19 22:14:37 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module test4 $end
$var reg 3 ! inp[2:0] $end
$var reg 8 " outp[7:0] $end
$scope module cal $end
$var reg 3 # inp[2:0] $end
$var reg 8 $ outp[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b101 !
b00011111 "
b101 #
b00011111 $
#10000
b110 !
b00111111 "
b110 #
b00111111 $
#20000
b001 !
b00000001 "
b001 #
b00000001 $
#30000
