PPA Report for power_on_reset_delay.v (Module: power_on_reset_delay)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 21
FF Count: 18
IO Count: 3
Cell Count: 55

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 447.43 MHz
Reg-to-Reg Critical Path Delay: 2.031 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
