Classic Timing Analyzer report for jiepai
Fri Mar 29 12:41:09 2019
Quartus II 64-Bit Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'pin_name'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                   ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------+------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 13.076 ns                                      ; yibumo8jia1:inst|inst2 ; pin_name10             ; pin_name   ; --       ; 0            ;
; Clock Setup: 'pin_name'      ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; yibumo8jia1:inst|inst1 ; yibumo8jia1:inst|inst1 ; pin_name   ; pin_name ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                        ;                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------+------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; pin_name        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pin_name'                                                                                                                                                                                              ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; yibumo8jia1:inst|inst  ; yibumo8jia1:inst|inst  ; pin_name   ; pin_name ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; yibumo8jia1:inst|inst2 ; yibumo8jia1:inst|inst2 ; pin_name   ; pin_name ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; yibumo8jia1:inst|inst1 ; yibumo8jia1:inst|inst1 ; pin_name   ; pin_name ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To         ; From Clock ;
+-------+--------------+------------+------------------------+------------+------------+
; N/A   ; None         ; 13.076 ns  ; yibumo8jia1:inst|inst2 ; pin_name10 ; pin_name   ;
; N/A   ; None         ; 13.059 ns  ; yibumo8jia1:inst|inst2 ; pin_name8  ; pin_name   ;
; N/A   ; None         ; 13.038 ns  ; yibumo8jia1:inst|inst2 ; pin_name4  ; pin_name   ;
; N/A   ; None         ; 13.034 ns  ; yibumo8jia1:inst|inst2 ; pin_name3  ; pin_name   ;
; N/A   ; None         ; 13.014 ns  ; yibumo8jia1:inst|inst2 ; pin_name6  ; pin_name   ;
; N/A   ; None         ; 12.564 ns  ; yibumo8jia1:inst|inst2 ; pin_name9  ; pin_name   ;
; N/A   ; None         ; 12.539 ns  ; yibumo8jia1:inst|inst2 ; pin_name7  ; pin_name   ;
; N/A   ; None         ; 12.113 ns  ; yibumo8jia1:inst|inst2 ; pin_name5  ; pin_name   ;
; N/A   ; None         ; 11.071 ns  ; yibumo8jia1:inst|inst1 ; pin_name9  ; pin_name   ;
; N/A   ; None         ; 11.044 ns  ; yibumo8jia1:inst|inst1 ; pin_name10 ; pin_name   ;
; N/A   ; None         ; 11.018 ns  ; yibumo8jia1:inst|inst1 ; pin_name6  ; pin_name   ;
; N/A   ; None         ; 10.966 ns  ; yibumo8jia1:inst|inst1 ; pin_name7  ; pin_name   ;
; N/A   ; None         ; 10.950 ns  ; yibumo8jia1:inst|inst1 ; pin_name4  ; pin_name   ;
; N/A   ; None         ; 10.948 ns  ; yibumo8jia1:inst|inst1 ; pin_name3  ; pin_name   ;
; N/A   ; None         ; 10.943 ns  ; yibumo8jia1:inst|inst1 ; pin_name8  ; pin_name   ;
; N/A   ; None         ; 10.617 ns  ; yibumo8jia1:inst|inst1 ; pin_name5  ; pin_name   ;
; N/A   ; None         ; 9.676 ns   ; yibumo8jia1:inst|inst  ; pin_name9  ; pin_name   ;
; N/A   ; None         ; 9.651 ns   ; yibumo8jia1:inst|inst  ; pin_name7  ; pin_name   ;
; N/A   ; None         ; 9.235 ns   ; yibumo8jia1:inst|inst  ; pin_name10 ; pin_name   ;
; N/A   ; None         ; 9.223 ns   ; yibumo8jia1:inst|inst  ; pin_name5  ; pin_name   ;
; N/A   ; None         ; 9.218 ns   ; yibumo8jia1:inst|inst  ; pin_name8  ; pin_name   ;
; N/A   ; None         ; 9.185 ns   ; yibumo8jia1:inst|inst  ; pin_name3  ; pin_name   ;
; N/A   ; None         ; 9.183 ns   ; yibumo8jia1:inst|inst  ; pin_name4  ; pin_name   ;
; N/A   ; None         ; 9.169 ns   ; yibumo8jia1:inst|inst  ; pin_name6  ; pin_name   ;
+-------+--------------+------------+------------------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Fri Mar 29 12:41:02 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jiepai -c jiepai --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "pin_name" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "yibumo8jia1:inst|inst1" as buffer
    Info: Detected ripple clock "yibumo8jia1:inst|inst" as buffer
Info: Clock "pin_name" Internal fmax is restricted to 360.1 MHz between source register "yibumo8jia1:inst|inst" and destination register "yibumo8jia1:inst|inst"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst|inst'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'yibumo8jia1:inst|inst~2'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst|inst'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pin_name" to destination register is 4.059 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'pin_name'
                Info: 2: + IC(2.419 ns) + CELL(0.666 ns) = 4.059 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst|inst'
                Info: Total cell delay = 1.640 ns ( 40.40 % )
                Info: Total interconnect delay = 2.419 ns ( 59.60 % )
            Info: - Longest clock path from clock "pin_name" to source register is 4.059 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'pin_name'
                Info: 2: + IC(2.419 ns) + CELL(0.666 ns) = 4.059 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst|inst'
                Info: Total cell delay = 1.640 ns ( 40.40 % )
                Info: Total interconnect delay = 2.419 ns ( 59.60 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "pin_name" to destination pin "pin_name10" through register "yibumo8jia1:inst|inst2" is 13.076 ns
    Info: + Longest clock path from clock "pin_name" to source register is 7.130 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'pin_name'
        Info: 2: + IC(2.419 ns) + CELL(0.970 ns) = 4.363 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst|inst'
        Info: 3: + IC(0.440 ns) + CELL(0.970 ns) = 5.773 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 10; REG Node = 'yibumo8jia1:inst|inst1'
        Info: 4: + IC(0.691 ns) + CELL(0.666 ns) = 7.130 ns; Loc. = LCFF_X2_Y6_N25; Fanout = 9; REG Node = 'yibumo8jia1:inst|inst2'
        Info: Total cell delay = 3.580 ns ( 50.21 % )
        Info: Total interconnect delay = 3.550 ns ( 49.79 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.642 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N25; Fanout = 9; REG Node = 'yibumo8jia1:inst|inst2'
        Info: 2: + IC(1.089 ns) + CELL(0.370 ns) = 1.459 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = '74138:inst1|15~91'
        Info: 3: + IC(1.077 ns) + CELL(3.106 ns) = 5.642 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'pin_name10'
        Info: Total cell delay = 3.476 ns ( 61.61 % )
        Info: Total interconnect delay = 2.166 ns ( 38.39 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4396 megabytes
    Info: Processing ended: Fri Mar 29 12:41:17 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:00


