{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A1870232984",
            "@type": "bibo:Book",
            "P1053": "1 online resource (575 pages)",
            "creator": [
                "Weber, Stephan",
                "Duarte, Candido"
            ],
            "description": "illustrations",
            "identifier": [
                "(firstid)KEP:098391917",
                "(isbn13)9781000794090",
                "(doi)10.1201/9781003337539",
                "(isbn)1003337538",
                "(isbn13)9781003337539",
                "(isbn13)9788793379763",
                "(ppn)1870232984",
                "(isbn13)9781000797251",
                "(isbn)1000794091",
                "(isbn)8793379765",
                "(isbn)1000797252"
            ],
            "publisher": "River Publishers,",
            "subject": [
                "(classificationName=ddc)621.3/815/0151",
                "SCIENCE / Energy",
                "(classificationName=linseach:mapping)phy",
                "TECHNOLOGY & ENGINEERING ; Mechanical",
                "(classificationName=linseach:mapping)elt",
                "Integrated circuits"
            ],
            "title": "Circuit design : anticipate, analyze, exploit variations : statistical methods and optimization",
            "abstract": "Foreword XIII -- Preface XV -- Acknowledgements XXXIX -- List of Figures XLI -- List of Tables LI -- List of Glossary and Abbreviations LV -- List of Mathematical Symbols LXI PART I: Engineering, Circuit Design, Flow and Methods 1 Introduction: What Makes an Engineer a Good Designer? 3 -- 1.1 Key Problems in Circuit Design 7 -- 1.1.1 Brute-Force Design-NoWay! 11 -- 1.2 Engineering Techniques 15 -- 1.2.1 GroundWork and Anticipation 15 -- 1.2.2 Iterative Refinement 16 -- 1.2.3 Composition in Design 17 -- 1.2.3.1 Construction vs. optimization 17 -- 1.2.4 TeamWork and Divide-and-Conquer 19 -- 1.2.5 Automation and Tools 20 -- 1.2.6 Re-Use in Designs 21 -- 1.2.7 Summary 22 -- 1.3 Key Elements and Aspects in Circuit Design 23 -- 1.3.1 Datasheets, Conditions, and Trade-Offs 24 -- 1.3.1.1 Trade-off examples 26 -- 1.3.1.2 Datasheet contents 28 -- 1.3.2 Modeling Is Key 35 -- 1.3.3 Design, Debugging, and Tools 41 -- 1.3.4 Simulation Aspects 48 -- 1.3.5 Total Yield and Partial Yield 49 -- 1.3.6 Robust Designs 54 -- 1.4 Design Flow Inputs and Outputs 56 -- 1.5 Questions and Answers 60 -- 2 Manual Analog-Centric Design Style(s) 63 -- 2.1 Biasing and Transistor Sizing 66 -- 2.2 Specification Margin Approach: Fast but Risky 70 -- 2.3 TheWorst-Case Approach 75 -- 2.4 Worst-Case Corner Finding 78 -- 2.4.1 Worst-Case Corner Example and Heuristics 81 -- 2.4.2 Advanced OFAT Methods 84 -- 2.4.3 Advanced Fitting Methods and Adaptive Search Methods 87 -- 2.5 Monte Carlo and Mismatch 96 -- 2.6 Moving to a Robust Circuit Design 101 -- 2.7 An Efficient General Design Strategy 103 -- 2.7.1 Desirable Improvements 106 -- 2.7.2 Mr. Murphy and Mr. Beckmesser 109 -- 2.8 Design with Pictures Part One 110 -- 2.8.1 CMOS RF-PA Example 110 -- 2.8.2 Worst-Case Search Showdown 121 -- 2.9 Questions and Answers 128 -- 2.10 Rules for Corner Analysis 130 -- 2.11 Summary onWorst-Case Corner Search 131 PART II: Basic Statistical Design Techniques 3 Classical Monte-Carlo and Data Analysis for Yield 135 -- 3.1 Corners vs. Monte-Carlo 140.",
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-7-TOA",
                "(collectioncode)ZDB-7-TFC"
            ],
            "issued": "2017",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "open access",
            "medium": "rda:termList/RDACarrierType/1018",
            "isLike": "doi:10.1201/9781003337539",
            "P30128": "River publishers series in circuits and systems",
            "P60163": "Gistrup"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "contributor": "http://purl.org/dc/terms/contributor",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "abstract": "http://purl.org/dc/terms/abstract",
        "description": "http://purl.org/dc/elements/1.1/description",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "license": "http://purl.org/dc/terms/license",
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "title": "http://purl.org/dc/elements/1.1/title",
        "issued": "http://purl.org/dc/terms/issued",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}