lib_name: logic_templates
cell_name: tinv_small
pins: [ "I", "O", "VDD", "VSS", "EN", "ENB" ]
instances:
  IP0:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "N1"
        num_bits: 1
      B:
<<<<<<< HEAD
        direction: 
=======
        direction: inputOutput
>>>>>>> 8c8590cd8bfb60e26aa8a5a25a147b68f818eb33
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "I"
        num_bits: 1
  IP1:
    lib_name: BAG_prim
    cell_name: pmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "N1"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "O"
        num_bits: 1
      B:
<<<<<<< HEAD
        direction: 
=======
        direction: inputOutput
>>>>>>> 8c8590cd8bfb60e26aa8a5a25a147b68f818eb33
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "ENB"
        num_bits: 1
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  IN0:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "N0"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "O"
        num_bits: 1
      B:
<<<<<<< HEAD
        direction: 
=======
        direction: inputOutput
>>>>>>> 8c8590cd8bfb60e26aa8a5a25a147b68f818eb33
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "EN"
        num_bits: 1
  IN1:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "N0"
        num_bits: 1
      B:
<<<<<<< HEAD
        direction: 
=======
        direction: inputOutput
>>>>>>> 8c8590cd8bfb60e26aa8a5a25a147b68f818eb33
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "I"
        num_bits: 1
  PIN6:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
