{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-321,-75",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_clk -pg 1 -lvl 4 -x 1020 -y 180 -defaultsOSRD -right
preplace port ddr4 -pg 1 -lvl 4 -x 1020 -y 200 -defaultsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port S01_AXI -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port S02_AXI -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port port-id_ram_clk -pg 1 -lvl 4 -x 1020 -y 280 -defaultsOSRD
preplace port port-id_sys_reset -pg 1 -lvl 4 -x 1020 -y 300 -defaultsOSRD -right
preplace port port-id_init_calib_complete -pg 1 -lvl 4 -x 1020 -y 220 -defaultsOSRD
preplace portBus ram_resetn_out -pg 1 -lvl 4 -x 1020 -y 420 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 3 -x 810 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 76 79 74 77 78 80 75} -defaultsOSRD -pinDir C0_SYS_CLK right -pinY C0_SYS_CLK 0R -pinDir C0_DDR4 right -pinY C0_DDR4 20R -pinDir C0_DDR4_S_AXI_CTRL left -pinY C0_DDR4_S_AXI_CTRL 0L -pinDir C0_DDR4_S_AXI left -pinY C0_DDR4_S_AXI 140L -pinDir c0_init_calib_complete right -pinY c0_init_calib_complete 40R -pinDir dbg_clk right -pinY dbg_clk 140R -pinBusDir dbg_bus right -pinBusY dbg_bus 160R -pinDir c0_ddr4_ui_clk right -pinY c0_ddr4_ui_clk 100R -pinDir c0_ddr4_ui_clk_sync_rst left -pinY c0_ddr4_ui_clk_sync_rst 160L -pinDir c0_ddr4_aresetn left -pinY c0_ddr4_aresetn 180L -pinDir c0_ddr4_interrupt right -pinY c0_ddr4_interrupt 180R -pinDir sys_rst right -pinY sys_rst 120R
preplace inst reset_inverter -pg 1 -lvl 2 -x 450 -y 60 -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 0R -pinBusDir Res right -pinBusY Res 20R
preplace inst axi4_master_plug -pg 1 -lvl 2 -x 450 -y 180 -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk left -pinY clk 0L
preplace inst smartconnect -pg 1 -lvl 1 -x 160 -y 320 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir S02_AXI left -pinY S02_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk right -pinY aclk 20R -pinDir aresetn right -pinY aresetn 40R
preplace inst axi_register_slice -pg 1 -lvl 2 -x 450 -y 320 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir S_AXI left -pinY S_AXI 0L -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace netloc ddr4_c0_ddr4_ui_clk 1 1 3 300 240 580J 440 1000
preplace netloc ddr4_c0_ddr4_ui_clk_sync_rst 1 2 1 620 60n
preplace netloc ddr4_c0_init_calib_complete 1 3 1 NJ 220
preplace netloc reset_inverter_Res 1 1 3 320 260 600 420 NJ
preplace netloc sys_reset_1 1 3 1 NJ 300
preplace netloc Conn1 1 3 1 NJ 200
preplace netloc Conn2 1 3 1 NJ 180
preplace netloc axi4_master_plug_AXI 1 2 1 N 180
preplace netloc S00_AXI_1 1 0 1 NJ 320
preplace netloc S01_AXI_1 1 0 1 NJ 340
preplace netloc S02_AXI_1 1 0 1 NJ 360
preplace netloc axi_register_slice_M_AXI 1 2 1 N 320
preplace netloc smartconnect_M00_AXI 1 1 1 N 320
levelinfo -pg 1 0 160 450 810 1020
pagesize -pg 1 -db -bbox -sgen -110 0 1220 450
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-374,-267",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_clk -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port ddr4 -pg 1 -lvl 3 -x 730 -y 250 -defaultsOSRD
preplace port S02_AXI -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port S01_AXI -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_ram_clk -pg 1 -lvl 3 -x 730 -y 290 -defaultsOSRD
preplace port port-id_sys_reset -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace port port-id_init_calib_complete -pg 1 -lvl 3 -x 730 -y 270 -defaultsOSRD
preplace port port-id_ram_reset -pg 1 -lvl 3 -x 730 -y 350 -defaultsOSRD
preplace portBus ram_resetn_out -pg 1 -lvl 3 -x 730 -y 180 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 2 -x 530 -y 310 -defaultsOSRD
preplace inst axi_crossbar -pg 1 -lvl 1 -x 180 -y 90 -defaultsOSRD
preplace inst reset_inverter -pg 1 -lvl 1 -x 180 -y 450 -defaultsOSRD
preplace inst axi4_master_plug -pg 1 -lvl 1 -x 180 -y 330 -defaultsOSRD
preplace netloc ddr4_c0_ddr4_ui_clk 1 0 3 20 190 NJ 190 710
preplace netloc ddr4_c0_ddr4_ui_clk_sync_rst 1 0 3 30 520 NJ 520 710
preplace netloc ddr4_c0_init_calib_complete 1 2 1 NJ 270
preplace netloc reset_inverter_Res 1 0 3 30 390 340 180 NJ
preplace netloc sys_reset_1 1 0 2 NJ 510 350J
preplace netloc Conn1 1 2 1 NJ 250
preplace netloc Conn2 1 0 2 NJ 270 NJ
preplace netloc S00_AXI_1 1 0 1 NJ 50
preplace netloc S01_AXI_1 1 0 1 NJ 70
preplace netloc axi4_master_plug_AXI 1 1 1 330J 290n
preplace netloc axi_crossbar_M00_AXI 1 1 1 350 90n
preplace netloc stream_to_ram_M_AXI 1 0 1 NJ 90
levelinfo -pg 1 0 180 530 730
pagesize -pg 1 -db -bbox -sgen -120 0 920 530
"
}
0
