2022-04-29T16:02:20.477656600255-16:02:20 **** Build of configuration Debug for project DOA_system ****
000-make all 
000-Generating bif file for the system project
000-generate_system_bif.bat 7121 E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/export/pl_top/pl_top.xpfm standalone_domain E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/DOA_system/Debug/system.bif
000-sdcard_gen --xpfm E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/pl_top/export/pl_top/pl_top.xpfm --sys_config pl_top --bif E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/DOA_system/Debug/system.bif --bitstream E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/DOA/_ide/bitstream/pl_top.bit --elf E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/DOA/Debug/DOA.elf,ps7_cortexa9_0
000-creating BOOT.BIN using E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/DOA/_ide/bitstream/pl_top.bit
000-Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA_vitis/DOA_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
00255-
16:02:23 Build Finished (took 3s.228ms)

