# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/control_pi.sv" \
"../../../../project_1.srcs/sources_1/new/dmem.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" \
"../../../../project_1.srcs/sources_1/new/imem.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/mux3.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" \
"../../../../project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" \
"../../../../project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
