/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [23:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [20:0] celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[86] ^ celloutsig_0_0z;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= { in_data[50:48], celloutsig_0_3z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 24'h000000;
    else _01_ <= { celloutsig_1_7z[16:5], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[58:57], celloutsig_0_3z, celloutsig_0_0z } === _00_;
  assign celloutsig_1_19z = { _01_[23:22], celloutsig_1_9z, celloutsig_1_3z } === { _01_[21:20], celloutsig_1_18z };
  assign celloutsig_0_8z = { _00_[3:1], celloutsig_0_2z, _00_, celloutsig_0_7z } % { 1'h1, celloutsig_0_4z[9:6], _00_ };
  assign celloutsig_0_9z = in_data[11:5] % { 1'h1, in_data[88:85], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[146:140] % { 1'h1, in_data[121:117], celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[64:46], celloutsig_0_2z, celloutsig_0_3z } * { in_data[25:10], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_1z = { in_data[135:132], celloutsig_1_0z } * in_data[123:119];
  assign celloutsig_1_4z = { in_data[159:158], celloutsig_1_2z, celloutsig_1_0z } * { celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_7z = in_data[159:143] * celloutsig_1_6z[18:2];
  assign celloutsig_1_18z = celloutsig_1_6z[17:10] * { celloutsig_1_5z[1], celloutsig_1_5z };
  assign celloutsig_1_3z = - in_data[122:120];
  assign celloutsig_1_6z = - { celloutsig_1_5z[2], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_9z = ~ celloutsig_1_1z;
  assign celloutsig_0_0z = | in_data[66:64];
  assign celloutsig_0_1z = | in_data[43:36];
  assign celloutsig_1_0z = | in_data[119:99];
  assign celloutsig_1_2z = | in_data[104:99];
  assign celloutsig_0_2z = | { in_data[4:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign { out_data[135:128], out_data[96], out_data[40:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
