// Seed: 3394858729
module module_0 (
    input  logic id_0,
    output reg   id_1
);
  always id_1 <= 1;
  logic id_2;
  logic id_3;
  always id_2 = 1;
  logic id_4;
  logic id_5;
  assign id_3 = id_5;
  assign id_3 = id_5;
  defparam id_6 = 1;
  type_0 id_7 (
      1,
      id_5 * 1
  );
endmodule
parameter id_2 = 1'b0;
