{"metadata":{"role":"collectionGroup","modules":[{"name":"VHDLParsing"}],"title":"Equatable Implementations","roleHeading":"API Collection"},"kind":"article","sections":[],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalLiteral\/Equatable-Implementations","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalLiteral"]]},"topicSections":[{"title":"Operators","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalLiteral\/!=(_:_:)"],"generated":true}],"schemaVersion":{"minor":3,"patch":0,"major":0},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/octalliteral\/equatable-implementations"]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/OctalLiteral/!=(_:_:)":{"role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"type":"topic","kind":"symbol","title":"!=(_:_:)","url":"\/documentation\/vhdlparsing\/octalliteral\/!=(_:_:)","abstract":[],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalLiteral\/!=(_:_:)"},"doc://VHDLParsing/documentation/VHDLParsing/OctalLiteral":{"url":"\/documentation\/vhdlparsing\/octalliteral","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"OctalLiteral"}],"type":"topic","title":"OctalLiteral","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"OctalLiteral"}],"abstract":[{"text":"Possible octal values for a single octal digit (3 bits).","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalLiteral","role":"symbol"}}}