 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sad_cal
Version: K-2015.06
Date   : Sun Mar 24 12:11:46 2019
****************************************

 # A fanout number of 250 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: enclosed

  Startpoint: sad_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sad[13] (output port clocked by clk_vir)
  Path Group: clk_vir
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  sad_reg_13_/CK (DFFRX4)                  0.00 #     1.00 r
  sad_reg_13_/Q (DFFRX4)                   0.73       1.73 f
  sad[13] (out)                            0.00       1.73 f
  data arrival time                                   1.73

  clock clk_vir (rise edge)                0.20       0.20
  clock network delay (ideal)              1.50       1.70
  clock uncertainty                       -0.15       1.55
  output external delay                   -1.13       0.42
  data required time                                  0.42
  -----------------------------------------------------------
  data required time                                  0.42
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.30


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sad_cal
Version: K-2015.06
Date   : Sun Mar 24 12:11:46 2019
****************************************

 # A fanout number of 250 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: enclosed

  Startpoint: refi[562] (input port clocked by clk_vir)
  Endpoint: diff_reg_4_6_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_vir (rise edge)                               0.20       0.20
  clock network delay (ideal)                             1.50       1.70
  input external delay                                    1.13       2.83 r
  refi[562] (in)                                          0.00       2.83 r
  sub_67_G7_G5/B[2] (sad_cal_DW01_sub_441)                0.00       2.83 r
  sub_67_G7_G5/U87/Y (INVX3)                              0.02       2.85 f
  sub_67_G7_G5/U123/Y (NOR2X1)                            0.13       2.97 r
  sub_67_G7_G5/U103/Y (NOR2X1)                            0.09       3.06 f
  sub_67_G7_G5/U90/Y (AOI21X2)                            0.19       3.25 r
  sub_67_G7_G5/U33/Y (XOR2X1)                             0.19       3.44 f
  sub_67_G7_G5/DIFF[4] (sad_cal_DW01_sub_441)             0.00       3.44 f
  U10998/Y (CLKMX2X2)                                     0.17       3.61 f
  diff_reg_4_6_4_/D (DFFRX1)                              0.00       3.61 f
  data arrival time                                                  3.61

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_4_6_4_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


1
 
****************************************
Report : clocks
Design : sad_cal
Version: K-2015.06
Date   : Sun Mar 24 12:12:52 2019
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk              2.25   {0 1.12501}                   {clk}
clk_vir          2.25   {0.2 1.32501}                 {}
--------------------------------------------------------------------------------
1
