<stg><name>ethernet_axi</name>


<trans_list>

<trans id="349" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:13  %fsm_state_V_load = load i1* @fsm_state_V, align 1

]]></Node>
<StgValue><ssdm name="fsm_state_V_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:16  %axi_command_V_load = load i8* @axi_command_V, align 1

]]></Node>
<StgValue><ssdm name="axi_command_V_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9">
<![CDATA[
codeRepl:17  %t_V_3 = load i9* @read_len_V, align 2

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:18  br i1 %fsm_state_V_load, label %9, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i1P(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge849

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="73" op_0_bw="73" op_1_bw="64" op_2_bw="8" op_3_bw="1">
<![CDATA[
:0  %empty = call { i64, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="73">
<![CDATA[
:1  %tmp_data_V_1 = extractvalue { i64, i8, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="73">
<![CDATA[
:2  %tmp_last_V = extractvalue { i64, i8, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2">
<![CDATA[
:3  %t_V_1 = load i2* @word_count_V, align 1

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:5  switch i2 %t_V_1, label %5 [
    i2 0, label %2
    i2 1, label %3
    i2 -2, label %4
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_10 = call i9 @_ssdm_op_PartSelect.i9.i64.i32.i32(i64 %tmp_data_V_1, i32 32, i32 40)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  store i9 %p_Result_10, i9* @read_len_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  store i8 %p_Result_9, i8* @axi_command_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge850:0  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0  %word_count_V_flag = phi i1 [ false, %._crit_edge850 ], [ true, %4 ], [ true, %3 ], [ true, %2 ]

]]></Node>
<StgValue><ssdm name="word_count_V_flag"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %word_count_V_new = phi i2 [ undef, %._crit_edge850 ], [ -1, %4 ], [ -2, %3 ], [ 1, %2 ]

]]></Node>
<StgValue><ssdm name="word_count_V_new"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_last_V, label %8, label %._crit_edge852

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @fsm_state_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge852

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge852:0  %word_count_V_flag_1 = phi i1 [ true, %8 ], [ %word_count_V_flag, %7 ]

]]></Node>
<StgValue><ssdm name="word_count_V_flag_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge852:1  %word_count_V_new_1 = phi i2 [ 0, %8 ], [ %word_count_V_new, %7 ]

]]></Node>
<StgValue><ssdm name="word_count_V_new_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge852:2  br i1 %word_count_V_flag_1, label %mergeST, label %._crit_edge852.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="word_count_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
mergeST:0  store i2 %word_count_V_new_1, i2* @word_count_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2">
<![CDATA[
:0  %t_V = load i2* @send_word_count_V, align 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:1  switch i2 %t_V, label %13 [
    i2 0, label %10
    i2 1, label %11
    i2 -2, label %12
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 -1, i2* @send_word_count_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  store i2 -2, i2* @send_word_count_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  store i2 1, i2* @send_word_count_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_5 = icmp eq i8 %axi_command_V_load, 82

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_5, label %14, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_s = icmp eq i9 %t_V_3, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_s, label %._crit_edge853, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp_3 = add i9 %t_V_3, -1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  store i9 %tmp_3, i9* @read_len_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  store i2 0, i2* @send_word_count_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  store i1 false, i1* @fsm_state_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="29" op_0_bw="29" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_11 = call i29 @_ssdm_op_PartSelect.i29.i64.i32.i32(i64 %tmp_data_V_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="29">
<![CDATA[
:5  %p_4 = zext i29 %p_Result_11 to i32

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %p_4, i32* @read_address_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:0  %mem_V_addr = getelementptr i64* %mem_V, i64 268435456

]]></Node>
<StgValue><ssdm name="mem_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.critedge:1  %tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_2_req"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
:0  %t_V_2 = load i32* @read_address_V, align 4

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_1 = zext i32 %t_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %mem_V_addr_2 = getelementptr i64* %mem_V, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mem_V_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_V_load_req"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_2 = add i32 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %tmp_2, i32* @read_address_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge853:0  %mem_V_addr_1 = getelementptr i64* %mem_V, i64 268435458

]]></Node>
<StgValue><ssdm name="mem_V_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge853:1  %tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.critedge:1  %tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_2_req"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_V_load_req"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge853:1  %tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.critedge:1  %tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_2_req"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_V_load_req"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge853:1  %tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.critedge:1  %tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_2_req"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_V_load_req"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge853:1  %tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.critedge:1  %tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_2_req"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_V_load_req"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge853:1  %tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.critedge:1  %tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_2_req"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_V_load_req"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge853:1  %tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9">
<![CDATA[
:4  %t_V_5 = load i9* @write_len_V, align 2

]]></Node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %p_4, i32* @write_address_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  store i9 %p_Result_10, i9* @write_len_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_9 = icmp ne i8 %axi_command_V_load, 87

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_4 = icmp eq i9 %t_V_5, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond = or i1 %tmp_9, %tmp_4

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond, label %._crit_edge850, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
:0  %t_V_4 = load i32* @write_address_V, align 4

]]></Node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_6 = add i32 %t_V_4, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %tmp_6, i32* @write_address_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_7 = add i9 %t_V_5, -1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  store i9 %tmp_7, i9* @write_len_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.critedge:1  %tmp_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_2_req"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %mem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="mem_V_load_req"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge853:1  %tmp_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %mem_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_V_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_8 = zext i32 %t_V_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %mem_V_addr_3 = getelementptr i64* %mem_V, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mem_V_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %mem_V_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %mem_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="mem_V_addr_3_req"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:2  %tmp_V_2 = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %mem_V_addr)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
.critedge:3  %tmp_11 = trunc i64 %tmp_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %mem_V_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %mem_V_addr_2)

]]></Node>
<StgValue><ssdm name="mem_V_addr_2_read"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge853:2  %tmp_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %mem_V_addr_1)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge853:3  %tmp_15 = trunc i64 %tmp_V to i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:0  %tmp_14 = trunc i64 %tmp_data_V_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %tmp_14, i32* @axi_address_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  store i9 %p_Result_10, i9* @axi_len_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_V_1, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store i16 %p_Result_s, i16* @mac_type_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %p_Result_8, i8* @ethernet_axi_id_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.i64P(i64* %mem_V_addr_3, i64 %tmp_data_V_1, i8 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.critedge:4  %p_Result_4 = call i64 @llvm.part.set.i64.i32(i64 undef, i32 %tmp_11, i32 0, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.critedge:5  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge853:4  %p_Result_12 = call i64 @llvm.part.set.i64.i32(i64 undef, i32 %tmp_15, i32 0, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge853:5  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="48" op_0_bw="48">
<![CDATA[
codeRepl:14  %p_Val2_s = load i48* @dest_address_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48">
<![CDATA[
codeRepl:15  %p_Val2_2 = load i48* @src_address_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
:0  %tmp_13 = trunc i64 %tmp_data_V_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_7 = call i48 @llvm.part.set.i48.i32(i48 %p_Val2_2, i32 %tmp_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="48" op_1_bw="48">
<![CDATA[
:2  store i48 %p_Result_7, i48* @src_address_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="48" op_0_bw="64">
<![CDATA[
:0  %tmp_12 = trunc i64 %tmp_data_V_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="48" op_1_bw="48">
<![CDATA[
:1  store i48 %tmp_12, i48* @dest_address_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_V_1, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  %p_Result_5 = call i48 @llvm.part.set.i48.i16(i48 %p_Val2_2, i16 %p_Result_6, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="48" op_1_bw="48">
<![CDATA[
:4  store i48 %p_Result_5, i48* @src_address_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
:5  %mem_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %mem_V_addr_3)

]]></Node>
<StgValue><ssdm name="mem_V_addr_3_resp"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
:0  %axi_address_V_load = load i32* @axi_address_V, align 4

]]></Node>
<StgValue><ssdm name="axi_address_V_load"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9">
<![CDATA[
:1  %axi_len_V_load = load i9* @axi_len_V, align 2

]]></Node>
<StgValue><ssdm name="axi_len_V_load"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="23" op_2_bw="9" op_3_bw="32">
<![CDATA[
:2  %p_Result_3 = call i64 @_ssdm_op_BitConcatenate.i64.i23.i9.i32(i23 0, i9 %axi_len_V_load, i32 %axi_address_V_load)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
:1  %mac_type_V_load = load i16* @mac_type_V, align 2

]]></Node>
<StgValue><ssdm name="mac_type_V_load"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
:2  %ethernet_axi_id_V_lo = load i8* @ethernet_axi_id_V, align 1

]]></Node>
<StgValue><ssdm name="ethernet_axi_id_V_lo"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="16" op_4_bw="32">
<![CDATA[
:3  %p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i16.i32(i8 %axi_command_V_load, i8 %ethernet_axi_id_V_lo, i16 %mac_type_V_load, i32 %p_Result_1)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="48">
<![CDATA[
:0  %tmp_10 = trunc i48 %p_Val2_s to i16

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="48">
<![CDATA[
:1  %p_Result_s_15 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 %tmp_10, i48 %p_Val2_2)

]]></Node>
<StgValue><ssdm name="p_Result_s_15"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %p_Val2_3 = phi i64 [ %p_Result_4, %.critedge ], [ %p_Result_12, %._crit_edge853 ]

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_13 = call i64 @llvm.part.set.i64.i32(i64 %p_Val2_3, i32 -559038737, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
<literal name="t_V" val="3"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="147" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
:5  %mem_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %mem_V_addr_3)

]]></Node>
<StgValue><ssdm name="mem_V_addr_3_resp"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64">
<![CDATA[
:1  %tmp_data_V = phi i64 [ %p_Result_3, %12 ], [ %p_Result_2, %11 ], [ %p_Result_s_15, %10 ], [ %p_Result_13, %16 ], [ %mem_V_addr_2_read, %15 ]

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="149" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
:5  %mem_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %mem_V_addr_3)

]]></Node>
<StgValue><ssdm name="mem_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="150" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
:5  %mem_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %mem_V_addr_3)

]]></Node>
<StgValue><ssdm name="mem_V_addr_3_resp"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1">
<![CDATA[
:0  %tmp_last_V_1 = phi i1 [ false, %12 ], [ false, %11 ], [ false, %10 ], [ true, %16 ], [ false, %15 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="64" op_5_bw="8" op_6_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V, i8 -1, i1 %tmp_last_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %data_in_V_data_V), !map !108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_in_V_keep_V), !map !112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_in_V_last_V), !map !116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i64* %data_out_V_data_V), !map !120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_out_V_keep_V), !map !124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_V_last_V), !map !128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %mem_V), !map !132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ethernet_axi_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i64* %mem_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 65536, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
:5  %mem_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %mem_V_addr_3)

]]></Node>
<StgValue><ssdm name="mem_V_addr_3_resp"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="t_V_1" val="3"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge850

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="word_count_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge852.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge852.new:0  br label %._crit_edge849

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge849:0  br label %._crit_edge848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="64" op_5_bw="8" op_6_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V, i8 -1, i1 %tmp_last_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsm_state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0">
<![CDATA[
._crit_edge848:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
