EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:ej2cese
LIBS:rs232cese
LIBS:Ejercicio2-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 3
Title "CIAA Freescale - Esquemático jerárquico"
Date "2017-04-13"
Rev "CEIBO 1.1"
Comp "CIAA- Computadora Industrial Abierta Argentina"
Comment1 "Autores: Ver'doc/CHANGES.txt' Ver'doc/LICENCIA.txt'"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2100 1600 1850 2400
U 59257C7A
F0 "CONECTORyCAN" 60
F1 "CONECTORyCAN.sch" 60
F2 "TXD" I R 3950 2000 60 
F3 "RXD" O R 3950 2200 60 
F4 "CTS" O R 3950 2400 60 
F5 "RTS" I R 3950 2600 60 
$EndSheet
$Sheet
S 5000 1600 1800 2400
U 59257C7F
F0 "RS232" 60
F1 "RS232.sch" 60
F2 "RS[1..4]" B L 5000 3550 60 
$EndSheet
Text Label 4600 3150 2    60   ~ 0
CON[1..4]
Wire Bus Line
	5000 3550 4600 3550
Wire Bus Line
	4600 3550 4600 2100
Entry Wire Line
	4300 2000 4400 2100
Entry Wire Line
	4400 2100 4500 2200
Entry Wire Line
	4500 2200 4600 2300
Wire Wire Line
	4300 2000 3950 2000
Entry Wire Line
	4300 2200 4400 2300
Entry Wire Line
	4400 2300 4500 2400
Entry Wire Line
	4500 2400 4600 2500
Wire Wire Line
	4300 2200 3950 2200
Entry Wire Line
	4300 2400 4400 2500
Entry Wire Line
	4400 2500 4500 2600
Entry Wire Line
	4500 2600 4600 2700
Wire Wire Line
	4300 2400 3950 2400
Entry Wire Line
	4500 2850 4600 2950
Entry Wire Line
	4400 2750 4500 2850
Entry Wire Line
	4300 2650 4400 2750
Entry Wire Line
	4250 2600 4350 2700
Wire Wire Line
	4250 2600 3950 2600
Text Label 4250 2000 2    60   ~ 0
CON1
Text Label 4250 2200 2    60   ~ 0
CON2
Text Label 4250 2400 2    60   ~ 0
CON3
Text Label 4250 2600 2    60   ~ 0
CON4
$EndSCHEMATC
