{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 19:09:28 2024 " "Info: Processing started: Sun Mar 10 19:09:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledgroup -c ledgroup " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ledgroup -c ledgroup" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledgroup.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ledgroup.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledgroup " "Info: Found entity 1: ledgroup" {  } { { "ledgroup.v" "" { Text "C:/Users/psplo/OneDrive/桌面/0226/ledgroup/ledgroup.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledgroup_detail.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ledgroup_detail.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledgroup_detail " "Info: Found entity 1: ledgroup_detail" {  } { { "ledgroup_detail.v" "" { Text "C:/Users/psplo/OneDrive/桌面/0226/ledgroup/ledgroup_detail.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledgroup " "Info: Elaborating entity \"ledgroup\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led ledgroup.v(3) " "Warning (10034): Output port \"led\" at ledgroup.v(3) has no driver" {  } { { "ledgroup.v" "" { Text "C:/Users/psplo/OneDrive/桌面/0226/ledgroup/ledgroup.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledgroup_detail ledgroup_detail:m1 " "Info: Elaborating entity \"ledgroup_detail\" for hierarchy \"ledgroup_detail:m1\"" {  } { { "ledgroup.v" "m1" { Text "C:/Users/psplo/OneDrive/桌面/0226/ledgroup/ledgroup.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ledgroup_detail.v(52) " "Warning (10230): Verilog HDL assignment warning at ledgroup_detail.v(52): truncated value with size 32 to match size of target (2)" {  } { { "ledgroup_detail.v" "" { Text "C:/Users/psplo/OneDrive/桌面/0226/ledgroup/ledgroup_detail.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ledgroup_detail.v(53) " "Warning (10230): Verilog HDL assignment warning at ledgroup_detail.v(53): truncated value with size 32 to match size of target (2)" {  } { { "ledgroup_detail.v" "" { Text "C:/Users/psplo/OneDrive/桌面/0226/ledgroup/ledgroup_detail.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ledgroup_detail.v(56) " "Warning (10230): Verilog HDL assignment warning at ledgroup_detail.v(56): truncated value with size 32 to match size of target (2)" {  } { { "ledgroup_detail.v" "" { Text "C:/Users/psplo/OneDrive/桌面/0226/ledgroup/ledgroup_detail.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ledgroup_detail.v(57) " "Warning (10230): Verilog HDL assignment warning at ledgroup_detail.v(57): truncated value with size 32 to match size of target (2)" {  } { { "ledgroup_detail.v" "" { Text "C:/Users/psplo/OneDrive/桌面/0226/ledgroup/ledgroup_detail.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ledgroup_detail.v(62) " "Warning (10230): Verilog HDL assignment warning at ledgroup_detail.v(62): truncated value with size 32 to match size of target (2)" {  } { { "ledgroup_detail.v" "" { Text "C:/Users/psplo/OneDrive/桌面/0226/ledgroup/ledgroup_detail.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ledgroup_detail.v(65) " "Warning (10230): Verilog HDL assignment warning at ledgroup_detail.v(65): truncated value with size 32 to match size of target (2)" {  } { { "ledgroup_detail.v" "" { Text "C:/Users/psplo/OneDrive/桌面/0226/ledgroup/ledgroup_detail.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led GND " "Warning (13410): Pin \"led\" is stuck at GND" {  } { { "ledgroup.v" "" { Text "C:/Users/psplo/OneDrive/桌面/0226/ledgroup/ledgroup.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Info: Promoted clock signal driven by pin \"clk\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Info: Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "46 " "Info: Implemented 46 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 19:09:29 2024 " "Info: Processing ended: Sun Mar 10 19:09:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
