--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.095ns.
--------------------------------------------------------------------------------
Slack:     -0.095ns SYSCLK
Report:    0.095ns skew fails   0.000ns timing constraint by -0.095ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y16.O              RAMB16_X2Y30.CLKA                1.249  0.068
BUFGMUX_X3Y16.O              RAMB16_X2Y28.CLKA                1.241  0.060
BUFGMUX_X3Y16.O              SLICE_X20Y63.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X20Y64.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X21Y63.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X21Y64.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X22Y63.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X22Y64.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X23Y64.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X24Y63.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X27Y63.CLK                 1.276  0.095
BUFGMUX_X3Y16.O              SLICE_X27Y62.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X25Y63.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X30Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X30Y63.CLK                 1.254  0.073
BUFGMUX_X3Y16.O              SLICE_X30Y65.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X31Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X33Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X33Y63.CLK                 1.254  0.073
BUFGMUX_X3Y16.O              SLICE_X34Y63.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X34Y64.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X34Y65.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X35Y63.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X41Y71.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X36Y63.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X37Y63.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X38Y63.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X49Y62.CLK                 1.249  0.068
BUFGMUX_X3Y16.O              SLICE_X49Y63.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X26Y67.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y68.CLK                 1.269  0.088
BUFGMUX_X3Y16.O              SLICE_X30Y61.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X31Y63.CLK                 1.254  0.073
BUFGMUX_X3Y16.O              SLICE_X35Y62.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X38Y61.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X39Y62.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X41Y61.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X41Y62.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X26Y65.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X26Y66.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y57.CLK                 1.264  0.083
BUFGMUX_X3Y16.O              SLICE_X26Y58.CLK                 1.267  0.086
BUFGMUX_X3Y16.O              SLICE_X26Y59.CLK                 1.270  0.089
BUFGMUX_X3Y16.O              SLICE_X26Y60.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X26Y61.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X26Y62.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X26Y63.CLK                 1.276  0.095
BUFGMUX_X3Y16.O              SLICE_X26Y64.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X27Y64.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X27Y66.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X28Y65.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X29Y65.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X30Y64.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X30Y66.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X31Y64.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X31Y65.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X33Y65.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X21Y59.CLK                 1.268  0.087
BUFGMUX_X3Y16.O              SLICE_X22Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X22Y59.CLK                 1.269  0.088
BUFGMUX_X3Y16.O              SLICE_X23Y57.CLK                 1.263  0.082
BUFGMUX_X3Y16.O              SLICE_X23Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X23Y59.CLK                 1.269  0.088
BUFGMUX_X3Y16.O              SLICE_X23Y61.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X24Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X24Y64.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X25Y64.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y56.CLK                 1.261  0.080
BUFGMUX_X3Y16.O              SLICE_X27Y59.CLK                 1.270  0.089
BUFGMUX_X3Y16.O              SLICE_X27Y61.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X28Y66.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X29Y57.CLK                 1.263  0.082
BUFGMUX_X3Y16.O              SLICE_X29Y66.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X30Y57.CLK                 1.242  0.061
BUFGMUX_X3Y16.O              SLICE_X30Y58.CLK                 1.245  0.064
BUFGMUX_X3Y16.O              SLICE_X31Y54.CLK                 1.241  0.060
BUFGMUX_X3Y16.O              SLICE_X31Y55.CLK                 1.240  0.059
BUFGMUX_X3Y16.O              SLICE_X31Y66.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X32Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X39Y72.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X33Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X34Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X35Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X35Y61.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X48Y52.CLK                 1.244  0.063
BUFGMUX_X3Y16.O              SLICE_X48Y54.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X49Y55.CLK                 1.237  0.056
BUFGMUX_X3Y16.O              SLICE_X36Y65.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X36Y66.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X30Y56.CLK                 1.240  0.059
BUFGMUX_X3Y16.O              SLICE_X34Y62.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X36Y64.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X39Y56.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X39Y58.CLK                 1.244  0.063
BUFGMUX_X3Y16.O              SLICE_X39Y61.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X40Y56.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X41Y58.CLK                 1.244  0.063
BUFGMUX_X3Y16.O              SLICE_X32Y58.CLK                 1.245  0.064
BUFGMUX_X3Y16.O              SLICE_X32Y59.CLK                 1.248  0.067
BUFGMUX_X3Y16.O              SLICE_X32Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X32Y61.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X32Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X32Y63.CLK                 1.254  0.073
BUFGMUX_X3Y16.O              SLICE_X32Y64.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X32Y65.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X28Y62.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X28Y63.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X22Y61.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y57.CLK                 1.263  0.082
BUFGMUX_X3Y16.O              SLICE_X24Y59.CLK                 1.269  0.088
BUFGMUX_X3Y16.O              SLICE_X25Y57.CLK                 1.263  0.082
BUFGMUX_X3Y16.O              SLICE_X25Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X25Y59.CLK                 1.269  0.088
BUFGMUX_X3Y16.O              SLICE_X25Y62.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X27Y57.CLK                 1.264  0.083
BUFGMUX_X3Y16.O              SLICE_X27Y58.CLK                 1.267  0.086
BUFGMUX_X3Y16.O              SLICE_X28Y57.CLK                 1.263  0.082
BUFGMUX_X3Y16.O              SLICE_X28Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X20Y61.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X21Y61.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y60.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X25Y60.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X27Y60.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X29Y60.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X29Y62.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X31Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X31Y61.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X33Y61.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X35Y60.CLK                 1.249  0.068

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc2/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.257ns.
--------------------------------------------------------------------------------
Slack:     -0.257ns hit
Report:    0.257ns skew fails   0.000ns timing constraint by -0.257ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y6.O               SLICE_X41Y71.AX                  1.439  0.257
BUFGMUX_X3Y6.O               SLICE_X46Y62.CLK                 1.249  0.067
BUFGMUX_X3Y6.O               SLICE_X47Y56.CLK                 1.238  0.056
BUFGMUX_X3Y6.O               SLICE_X47Y57.CLK                 1.240  0.058
BUFGMUX_X3Y6.O               SLICE_X47Y62.CLK                 1.249  0.067

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc1/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.255ns.
--------------------------------------------------------------------------------
Slack:     -0.255ns hit
Report:    0.255ns skew fails   0.000ns timing constraint by -0.255ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y8.O               SLICE_X39Y72.AX                  1.439  0.255
BUFGMUX_X3Y8.O               SLICE_X47Y48.CLK                 1.250  0.066
BUFGMUX_X3Y8.O               SLICE_X47Y49.CLK                 1.249  0.065
BUFGMUX_X3Y8.O               SLICE_X47Y54.CLK                 1.240  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6019 paths analyzed, 1454 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.538ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_6 (SLICE_X51Y13.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y13.AQ      Tcko                  0.391   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5
    SLICE_X51Y13.C3      net (fanout=4)        7.340   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<5>
    SLICE_X51Y13.CMUX    Tilo                  0.313   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_dataOut<5>1
    SLICE_X51Y13.BX      net (fanout=2)        0.396   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_dataOut<5>
    SLICE_X51Y13.CLK     Tdick                 0.063   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      8.503ns (0.767ns logic, 7.736ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.994ns (Levels of Logic = 1)
  Clock Path Skew:      -1.393ns (0.997 - 2.390)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y11.AQ      Tcko                  0.408   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1
    SLICE_X51Y13.C4      net (fanout=33)       0.814   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1
    SLICE_X51Y13.CMUX    Tilo                  0.313   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_dataOut<5>1
    SLICE_X51Y13.BX      net (fanout=2)        0.396   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_dataOut<5>
    SLICE_X51Y13.CLK     Tdick                 0.063   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.784ns logic, 1.210ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_5 (SLICE_X49Y13.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.628ns (Levels of Logic = 1)
  Clock Path Skew:      1.018ns (2.074 - 1.056)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y13.AQ      Tcko                  0.391   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5
    SLICE_X51Y13.C3      net (fanout=4)        7.340   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<5>
    SLICE_X51Y13.CMUX    Tilo                  0.313   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_dataOut<5>1
    SLICE_X49Y13.BX      net (fanout=2)        0.521   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_dataOut<5>
    SLICE_X49Y13.CLK     Tdick                 0.063   myprogrammer/UCOMM/dataToRegIF<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_5
    -------------------------------------------------  ---------------------------
    Total                                      8.628ns (0.767ns logic, 7.861ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.119ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (0.978 - 1.234)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y11.AQ      Tcko                  0.408   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1
    SLICE_X51Y13.C4      net (fanout=33)       0.814   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1
    SLICE_X51Y13.CMUX    Tilo                  0.313   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_dataOut<5>1
    SLICE_X49Y13.BX      net (fanout=2)        0.521   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_dataOut<5>
    SLICE_X49Y13.CLK     Tdick                 0.063   myprogrammer/UCOMM/dataToRegIF<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_5
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (0.784ns logic, 1.335ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_39 (SLICE_X42Y21.D2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_4 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 4)
  Clock Path Skew:      -1.932ns (0.279 - 2.211)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_4 to myprogrammer/_i000014/shiftregister_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y14.AQ      Tcko                  0.408   myprogrammer/myReg1<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_4
    SLICE_X37Y14.D2      net (fanout=3)        0.665   myprogrammer/myReg1<4>
    SLICE_X37Y14.DMUX    Tilo                  0.313   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311_SW0
    SLICE_X37Y14.B1      net (fanout=1)        0.643   myprogrammer/_i000014/N6
    SLICE_X37Y14.B       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X36Y15.D4      net (fanout=2)        0.395   myprogrammer/_i000014/Mmux__n031311
    SLICE_X36Y15.D       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X42Y21.D2      net (fanout=94)       1.818   myprogrammer/_i000014/Mmux__n031341
    SLICE_X42Y21.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<39>
                                                       myprogrammer/_i000014/Mmux__n0328491
                                                       myprogrammer/_i000014/shiftregister_39
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (1.526ns logic, 3.521ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_3 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 4)
  Clock Path Skew:      -1.883ns (0.279 - 2.162)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_3 to myprogrammer/_i000014/shiftregister_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y15.DQ      Tcko                  0.391   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_3
    SLICE_X37Y14.D3      net (fanout=3)        0.488   myprogrammer/myReg1<3>
    SLICE_X37Y14.DMUX    Tilo                  0.313   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311_SW0
    SLICE_X37Y14.B1      net (fanout=1)        0.643   myprogrammer/_i000014/N6
    SLICE_X37Y14.B       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X36Y15.D4      net (fanout=2)        0.395   myprogrammer/_i000014/Mmux__n031311
    SLICE_X36Y15.D       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X42Y21.D2      net (fanout=94)       1.818   myprogrammer/_i000014/Mmux__n031341
    SLICE_X42Y21.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<39>
                                                       myprogrammer/_i000014/Mmux__n0328491
                                                       myprogrammer/_i000014/shiftregister_39
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.509ns logic, 3.344ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_2 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.740ns (Levels of Logic = 4)
  Clock Path Skew:      -1.883ns (0.279 - 2.162)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_2 to myprogrammer/_i000014/shiftregister_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y15.CQ      Tcko                  0.391   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_2
    SLICE_X37Y14.D5      net (fanout=2)        0.375   myprogrammer/myReg1<2>
    SLICE_X37Y14.DMUX    Tilo                  0.313   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311_SW0
    SLICE_X37Y14.B1      net (fanout=1)        0.643   myprogrammer/_i000014/N6
    SLICE_X37Y14.B       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X36Y15.D4      net (fanout=2)        0.395   myprogrammer/_i000014/Mmux__n031311
    SLICE_X36Y15.D       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X42Y21.D2      net (fanout=94)       1.818   myprogrammer/_i000014/Mmux__n031341
    SLICE_X42Y21.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<39>
                                                       myprogrammer/_i000014/Mmux__n0328491
                                                       myprogrammer/_i000014/shiftregister_39
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (1.509ns logic, 3.231ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 (SLICE_X53Y14.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.656ns (1.221 - 0.565)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y13.AQ      Tcko                  0.198   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5
    SLICE_X53Y14.D3      net (fanout=4)        0.450   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<5>
    SLICE_X53Y14.CLK     Tah         (-Th)    -0.215   myprogrammer/UCOMM/regAddr<5>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_regAddr<5>1
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.413ns logic, 0.450ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 (SLICE_X54Y11.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd4 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.632ns (1.485 - 0.853)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd4 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y10.AQ      Tcko                  0.234   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd4
    SLICE_X54Y11.C1      net (fanout=29)       0.418   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd4
    SLICE_X54Y11.CLK     Tah         (-Th)    -0.190   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2-In3
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.424ns logic, 0.418ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_2 (SLICE_X50Y14.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_0 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.590ns (1.155 - 0.565)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_0 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y13.AMUX    Tshcko                0.238   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_dataOut<0>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_0
    SLICE_X50Y14.A1      net (fanout=50)       0.377   myprogrammer/UCOMM/regAddr<0>
    SLICE_X50Y14.CLK     Tah         (-Th)    -0.190   myprogrammer/UCOMM/regAddr<4>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/Mmux_next_regAddr31
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.428ns logic, 0.377ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X17Y27.AX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.805ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.326ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (2.116 - 2.284)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y60.AMUX    Tshcko                0.461   slaves/slave2/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave2/ack
    SLICE_X51Y60.A3      net (fanout=2)        1.087   slaves/ipbr[2]_ipb_ack
    SLICE_X51Y60.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X49Y65.A1      net (fanout=8)        1.064   ipb_master_in_ipb_ack
    SLICE_X49Y65.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X49Y65.B5      net (fanout=1)        0.358   ipbus/trans/sm/tx_we1
    SLICE_X49Y65.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X41Y63.B1      net (fanout=4)        1.335   ipbus/trans/tx_we
    SLICE_X41Y63.B       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X17Y27.AX      net (fanout=65)       4.922   ipbus/trans_out_we
    SLICE_X17Y27.CLK     Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.326ns (1.560ns logic, 8.766ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.778ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.300ns (Levels of Logic = 5)
  Clock Path Skew:      -0.167ns (2.116 - 2.283)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y60.AMUX    Tshcko                0.455   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X51Y60.B1      net (fanout=2)        0.621   slaves/ipbr[1]_ipb_ack
    SLICE_X51Y60.B       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X51Y60.A5      net (fanout=1)        0.187   slaves/fabric/N01
    SLICE_X51Y60.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X49Y65.A1      net (fanout=8)        1.064   ipb_master_in_ipb_ack
    SLICE_X49Y65.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X49Y65.B5      net (fanout=1)        0.358   ipbus/trans/sm/tx_we1
    SLICE_X49Y65.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X41Y63.B1      net (fanout=4)        1.335   ipbus/trans/tx_we
    SLICE_X41Y63.B       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X17Y27.AX      net (fanout=65)       4.922   ipbus/trans_out_we
    SLICE_X17Y27.CLK     Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.300ns (1.813ns logic, 8.487ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.739ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.263ns (Levels of Logic = 5)
  Clock Path Skew:      -0.165ns (2.116 - 2.281)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y60.AMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X51Y60.B4      net (fanout=2)        0.578   slaves/ipbr[0]_ipb_ack
    SLICE_X51Y60.B       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X51Y60.A5      net (fanout=1)        0.187   slaves/fabric/N01
    SLICE_X51Y60.A       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X49Y65.A1      net (fanout=8)        1.064   ipb_master_in_ipb_ack
    SLICE_X49Y65.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X49Y65.B5      net (fanout=1)        0.358   ipbus/trans/sm/tx_we1
    SLICE_X49Y65.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X41Y63.B1      net (fanout=4)        1.335   ipbus/trans/tx_we
    SLICE_X41Y63.B       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X17Y27.AX      net (fanout=65)       4.922   ipbus/trans_out_we
    SLICE_X17Y27.CLK     Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.263ns (1.819ns logic, 8.444ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X50Y39.DX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.795ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB0 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      6.283ns (Levels of Logic = 2)
  Clock Path Skew:      -0.201ns (2.085 - 2.286)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB0 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y66.AQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd1_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X41Y66.A1      net (fanout=1)        1.035   ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X41Y66.A       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X41Y66.B3      net (fanout=71)       0.870   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X41Y66.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X50Y39.DX      net (fanout=10)       3.316   ipbus/pkt_tx
    SLICE_X50Y39.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.283ns (1.062ns logic, 5.221ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.727ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB3 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      6.215ns (Levels of Logic = 2)
  Clock Path Skew:      -0.201ns (2.085 - 2.286)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB3 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y65.CQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB3
    SLICE_X41Y66.A2      net (fanout=1)        0.967   ipbus/trans/iface/state_FSM_FFd1_BRB3
    SLICE_X41Y66.A       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X41Y66.B3      net (fanout=71)       0.870   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X41Y66.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X50Y39.DX      net (fanout=10)       3.316   ipbus/pkt_tx
    SLICE_X50Y39.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.215ns (1.062ns logic, 5.153ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.603ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      6.091ns (Levels of Logic = 2)
  Clock Path Skew:      -0.201ns (2.085 - 2.286)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y65.BQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB2
    SLICE_X41Y66.A4      net (fanout=1)        0.843   ipbus/trans/iface/state_FSM_FFd1_BRB2
    SLICE_X41Y66.A       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X41Y66.B3      net (fanout=71)       0.870   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X41Y66.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X50Y39.DX      net (fanout=10)       3.316   ipbus/pkt_tx
    SLICE_X50Y39.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.062ns logic, 5.029ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_rx/d_sync (SLICE_X42Y51.AX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.997ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.530ns (Levels of Logic = 2)
  Clock Path Skew:      -0.156ns (2.119 - 2.275)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.AQ      Tcko                  0.447   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X42Y66.C2      net (fanout=1)        0.817   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X42Y66.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X41Y63.A2      net (fanout=72)       1.501   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X41Y63.A       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X42Y51.AX      net (fanout=1)        1.165   ipbus/pkt_rx
    SLICE_X42Y51.CLK     Tdick                 0.136   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (1.047ns logic, 3.483ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.944ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.466ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (2.119 - 2.286)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X42Y66.C1      net (fanout=1)        0.809   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X42Y66.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X41Y63.A2      net (fanout=72)       1.501   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X41Y63.A       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X42Y51.AX      net (fanout=1)        1.165   ipbus/pkt_rx
    SLICE_X42Y51.CLK     Tdick                 0.136   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (0.991ns logic, 3.475ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.818ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB0 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.351ns (Levels of Logic = 2)
  Clock Path Skew:      -0.156ns (2.119 - 2.275)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB0 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd2
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X42Y66.C3      net (fanout=1)        0.694   ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X42Y66.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X41Y63.A2      net (fanout=72)       1.501   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X41Y63.A       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X42Y51.AX      net (fanout=1)        1.165   ipbus/pkt_rx
    SLICE_X42Y51.CLK     Tdick                 0.136   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.351ns (0.991ns logic, 3.360ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X20Y37.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.191ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.563ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.137 - 1.076)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y37.CQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X20Y37.AX      net (fanout=1)        0.315   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X20Y37.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.248ns logic, 0.315ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X22Y65.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.286ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.658ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.170 - 1.109)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y65.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X22Y65.AX      net (fanout=1)        0.419   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X22Y65.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.239ns logic, 0.419ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X43Y74.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.322ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      0.699ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.141 - 1.075)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.234   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X43Y74.AX      net (fanout=3)        0.406   ipbus/cfg<81>
    SLICE_X43Y74.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.293ns logic, 0.406ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB16_X3Y20.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.716ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_7 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Data Path Delay:      7.206ns (Levels of Logic = 3)
  Clock Path Skew:      -0.199ns (2.086 - 2.285)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_7 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y78.DQ      Tcko                  0.391   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_7
    SLICE_X45Y61.D5      net (fanout=3)        1.474   ipbus/my_ip_addr_udp<7>
    SLICE_X45Y61.D       Tilo                  0.259   ipbus/trans/cfg_dout<7>
                                                       ipbus/trans/cfg/dout<7><7>1
    SLICE_X45Y59.C1      net (fanout=1)        0.609   ipbus/trans/cfg_dout<7>
    SLICE_X45Y59.C       Tilo                  0.259   ipbus/trans/sm/rmw_result_1_BRB4
                                                       ipbus/trans/sm/mux101191
    SLICE_X50Y68.D1      net (fanout=1)        1.376   ipbus/trans/tx_data<7>
    SLICE_X50Y68.D       Tilo                  0.205   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata301
    RAMB16_X3Y20.DIA1    net (fanout=1)        2.333   ipbus/trans_out_wdata<7>
    RAMB16_X3Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (1.414ns logic, 5.792ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X1Y22.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.668ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_4 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      7.188ns (Levels of Logic = 3)
  Clock Path Skew:      -0.169ns (2.116 - 2.285)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_4 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y78.AQ      Tcko                  0.391   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_4
    SLICE_X41Y75.D3      net (fanout=3)        0.850   ipbus/my_ip_addr_udp<4>
    SLICE_X41Y75.DMUX    Tilo                  0.313   ipbus/trans/cfg_dout<20>
                                                       ipbus/trans/cfg/dout<4><4>1
    SLICE_X36Y62.B3      net (fanout=1)        1.395   ipbus/trans/cfg_dout<4>
    SLICE_X36Y62.B       Tilo                  0.205   ipbus/trans/tx_data<1>
                                                       ipbus/trans/sm/mux101161
    SLICE_X33Y67.B1      net (fanout=1)        1.037   ipbus/trans/tx_data<4>
    SLICE_X33Y67.B       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB16_X1Y22.DIA0    net (fanout=1)        2.438   ipbus/trans_out_wdata<4>
    RAMB16_X1Y22.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      7.188ns (1.468ns logic, 5.720ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB16_X1Y28.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.587ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      7.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.150ns (2.134 - 2.284)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y77.BQ      Tcko                  0.391   ipbus/my_ip_addr_udp<11>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_9
    SLICE_X45Y61.D1      net (fanout=4)        1.748   ipbus/my_ip_addr_udp<9>
    SLICE_X45Y61.DMUX    Tilo                  0.313   ipbus/trans/cfg_dout<7>
                                                       ipbus/trans/cfg/dout<9><9>1
    SLICE_X42Y61.A1      net (fanout=1)        0.637   ipbus/trans/cfg_dout<9>
    SLICE_X42Y61.A       Tilo                  0.205   ipbus/trans/sm/rmw_result_17_BRB5
                                                       ipbus/trans/sm/mux101211
    SLICE_X43Y66.D2      net (fanout=1)        0.951   ipbus/trans/tx_data<9>
    SLICE_X43Y66.D       Tilo                  0.259   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata321
    RAMB16_X1Y28.DIA1    net (fanout=1)        2.322   ipbus/trans_out_wdata<9>
    RAMB16_X1Y28.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                      7.126ns (1.468ns logic, 5.658ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X38Y69.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.157ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.532ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.142 - 1.078)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.AQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X38Y69.BX      net (fanout=2)        0.293   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X38Y69.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.239ns logic, 0.293ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (SLICE_X36Y73.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.179ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (FF)
  Data Path Delay:      0.552ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.139 - 1.077)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_1 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.BQ      Tcko                  0.234   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_1
    SLICE_X36Y73.BX      net (fanout=11)       0.270   ipbus/udp_if/rx_read_buffer_125<1>
    SLICE_X36Y73.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.282ns logic, 0.270ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (SLICE_X36Y73.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.233ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (FF)
  Data Path Delay:      0.606ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.139 - 1.077)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_0 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.AQ      Tcko                  0.234   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_0
    SLICE_X36Y73.AX      net (fanout=24)       0.324   ipbus/udp_if/rx_read_buffer_125<0>
    SLICE_X36Y73.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.282ns logic, 0.324ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.738ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (SLICE_X57Y90.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/rxd_r_3 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (2.028 - 2.134)
  Source Clock:         eth/rx_clk_io rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/rxd_r_3 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y115.Q4    Tickq                 0.992   eth/rxd_r<3>
                                                       eth/rxd_r_3
    SLICE_X57Y90.DX      net (fanout=1)        2.542   eth/rxd_r<3>
    SLICE_X57Y90.CLK     Tdick                 0.063   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.055ns logic, 2.542ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (SLICE_X57Y82.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.242 - 0.244)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y88.CQ      Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X51Y89.A3      net (fanout=17)       0.908   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X51Y89.A       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X57Y82.SR      net (fanout=19)       1.644   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X57Y82.CLK     Tsrck                 0.402   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (1.108ns logic, 2.552ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.065ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.242 - 0.253)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.AQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X51Y89.A6      net (fanout=22)       0.352   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X51Y89.A       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X57Y82.SR      net (fanout=19)       1.644   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X57Y82.CLK     Tsrck                 0.402   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (1.069ns logic, 1.996ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2 (SLICE_X55Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.238 - 0.244)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y88.CQ      Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X51Y89.A3      net (fanout=17)       0.908   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X51Y89.A       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X55Y84.SR      net (fanout=19)       1.478   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X55Y84.CLK     Tsrck                 0.422   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (1.128ns logic, 2.386ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.238 - 0.253)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.AQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X51Y89.A6      net (fanout=22)       0.352   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X51Y89.A       Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X55Y84.SR      net (fanout=19)       1.478   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X55Y84.CLK     Tsrck                 0.422   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (1.089ns logic, 1.830ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED (SLICE_X49Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.042 - 0.038)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y91.CQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X49Y92.SR      net (fanout=56)       0.197   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X49Y92.CLK     Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.067ns logic, 0.197ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH (SLICE_X49Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.042 - 0.038)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y91.CQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X49Y92.SR      net (fanout=56)       0.197   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X49Y92.CLK     Tcksr       (-Th)     0.127   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.071ns logic, 0.197ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG (SLICE_X49Y93.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.044 - 0.038)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y91.CQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X49Y93.SR      net (fanout=56)       0.296   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X49Y93.CLK     Tcksr       (-Th)     0.127   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.071ns logic, 0.296ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  Location pin: SLICE_X26Y85.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  Location pin: SLICE_X26Y85.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit2" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors)
 Maximum delay is   1.291ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y54.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y54.A4      net (fanout=1)        0.656   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.635ns logic, 0.656ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y54.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X47Y54.B3      net (fanout=1)        0.460   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.635ns logic, 0.460ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y54.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.CQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y54.C3      net (fanout=1)        0.451   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.635ns logic, 0.451ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.BX      net (fanout=3)        0.202   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.257ns logic, 0.202ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y54.AX      net (fanout=4)        0.207   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X47Y54.CX      net (fanout=3)        0.204   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.303ns logic, 0.204ns route)
                                                       (59.8% logic, 40.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Maximum delay is   1.275ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.AQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X46Y62.AX      net (fanout=4)        0.731   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.544ns logic, 0.731ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.BMUX    Tshcko                0.455   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y62.CX      net (fanout=3)        0.443   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.591ns logic, 0.443ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.BQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y62.BX      net (fanout=3)        0.420   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.544ns logic, 0.420ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X47Y62.AX      net (fanout=1)        0.189   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X47Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.259ns logic, 0.189ns route)
                                                       (57.8% logic, 42.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X47Y62.BX      net (fanout=1)        0.190   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X47Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.259ns logic, 0.190ns route)
                                                       (57.7% logic, 42.3% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.CQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X47Y62.CX      net (fanout=1)        0.192   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X47Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.259ns logic, 0.192ns route)
                                                       (57.4% logic, 42.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.327ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_syn (SLICE_X31Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_syn0 to slaves/TDCchannels/dc1/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X31Y66.AX      net (fanout=1)        0.873   slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X31Y66.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.454ns logic, 0.873ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (SLICE_X49Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    SLICE_X49Y55.BX      net (fanout=1)        0.796   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<1>
    SLICE_X49Y55.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.524ns logic, 0.796ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X48Y52.DX      net (fanout=1)        0.835   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X48Y52.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.477ns logic, 0.835ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    SLICE_X49Y55.AX      net (fanout=1)        0.291   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<0>
    SLICE_X49Y55.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.303ns logic, 0.291ns route)
                                                       (51.0% logic, 49.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    SLICE_X48Y54.BX      net (fanout=1)        0.357   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>
    SLICE_X48Y54.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.239ns logic, 0.357ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (SLICE_X49Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.CMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    SLICE_X49Y55.CX      net (fanout=1)        0.294   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
    SLICE_X49Y55.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.303ns logic, 0.294ns route)
                                                       (50.8% logic, 49.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.561ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X33Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.561ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_syn0 to slaves/TDCchannels/dc2/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X33Y62.AX      net (fanout=1)        1.107   slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X33Y62.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.454ns logic, 1.107ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2 (SLICE_X49Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.558ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 9.765ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2
    SLICE_X49Y62.CX      net (fanout=1)        1.104   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<2>
    SLICE_X49Y62.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.558ns (0.454ns logic, 1.104ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (SLICE_X49Y63.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    SLICE_X49Y63.B1      net (fanout=1)        0.766   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<1>
    SLICE_X49Y63.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (0.635ns logic, 0.766ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    SLICE_X49Y63.AX      net (fanout=1)        0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>
    SLICE_X49Y63.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.257ns logic, 0.227ns route)
                                                       (53.1% logic, 46.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2 (SLICE_X49Y63.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.CQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    SLICE_X49Y63.CX      net (fanout=1)        0.230   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
    SLICE_X49Y63.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.257ns logic, 0.230ns route)
                                                       (52.8% logic, 47.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2 (SLICE_X49Y63.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.CQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    SLICE_X49Y63.C3      net (fanout=1)        0.250   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
    SLICE_X49Y63.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.355ns logic, 0.250ns route)
                                                       (58.7% logic, 41.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.972ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_15 (SLICE_X37Y60.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_15 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_15 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_15 to slaves/slave2/ipbus_out_ipb_rdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y61.DQ      Tcko                  0.408   slaves/hitcount1<15>
                                                       slaves/TDCchannels/dc1/hitCount_15
    SLICE_X37Y60.A1      net (fanout=4)        1.242   slaves/hitcount1<15>
    SLICE_X37Y60.CLK     Tas                   0.322   slaves/ipbr[2]_ipb_rdata<22>
                                                       slaves/slave2/mux611
                                                       slaves/slave2/ipbus_out_ipb_rdata_15
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (0.730ns logic, 1.242ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_31 (SLICE_X36Y61.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_31 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_31 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_31 to slaves/slave2/ipbus_out_ipb_rdata_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.DQ      Tcko                  0.408   slaves/hitcount1<31>
                                                       slaves/TDCchannels/dc1/hitCount_31
    SLICE_X36Y61.D2      net (fanout=4)        1.197   slaves/hitcount1<31>
    SLICE_X36Y61.CLK     Tas                   0.341   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux2411
                                                       slaves/slave2/ipbus_out_ipb_rdata_31
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (0.749ns logic, 1.197ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_3 (SLICE_X29Y63.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_3 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_3 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.891ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_3 to slaves/slave4/ipbus_out_ipb_rdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.DQ      Tcko                  0.447   slaves/hitcount2<3>
                                                       slaves/TDCchannels/dc2/hitCount_3
    SLICE_X29Y63.D2      net (fanout=4)        1.217   slaves/hitcount2<3>
    SLICE_X29Y63.CLK     Tas                   0.227   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux2511
                                                       slaves/slave4/ipbus_out_ipb_rdata_3
    -------------------------------------------------  ---------------------------
    Total                                      1.891ns (0.674ns logic, 1.217ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_5 (SLICE_X35Y58.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_5 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_5 to slaves/slave2/ipbus_out_ipb_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y59.BQ      Tcko                  0.200   slaves/hitcount1<7>
                                                       slaves/TDCchannels/dc1/hitCount_5
    SLICE_X35Y58.C4      net (fanout=4)        0.242   slaves/hitcount1<5>
    SLICE_X35Y58.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux2711
                                                       slaves/slave2/ipbus_out_ipb_rdata_5
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.355ns logic, 0.242ns route)
                                                       (59.5% logic, 40.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_0 (SLICE_X35Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_0 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_0 to slaves/slave2/ipbus_out_ipb_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y58.AQ      Tcko                  0.200   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_0
    SLICE_X35Y58.A5      net (fanout=4)        0.195   slaves/hitcount1<0>
    SLICE_X35Y58.CLK     Tah         (-Th)    -0.215   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux1101
                                                       slaves/slave2/ipbus_out_ipb_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.415ns logic, 0.195ns route)
                                                       (68.0% logic, 32.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_25 (SLICE_X29Y63.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_25 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_25 to slaves/slave4/ipbus_out_ipb_rdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y63.BQ      Tcko                  0.234   slaves/hitcount2<27>
                                                       slaves/TDCchannels/dc2/hitCount_25
    SLICE_X29Y63.A4      net (fanout=4)        0.233   slaves/hitcount2<25>
    SLICE_X29Y63.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux1711
                                                       slaves/slave4/ipbus_out_ipb_rdata_25
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.389ns logic, 0.233ns route)
                                                       (62.5% logic, 37.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.741ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X34Y62.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y61.AQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X34Y62.A1      net (fanout=2)        1.061   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X34Y62.CLK     Tas                   0.289   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.680ns logic, 1.061ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X35Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.AQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X35Y62.A6      net (fanout=2)        0.978   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X35Y62.CLK     Tas                   0.322   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (0.730ns logic, 0.978ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X35Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.AQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X35Y62.A6      net (fanout=2)        0.540   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X35Y62.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.415ns logic, 0.540ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X34Y62.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y61.AQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X34Y62.A1      net (fanout=2)        0.617   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X34Y62.CLK     Tah         (-Th)    -0.197   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.395ns logic, 0.617ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47475 paths analyzed, 15299 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.704ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/tick_counter.counter_int_21 (SLICE_X46Y109.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/tick_counter.counter_int_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.483ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.460 - 0.530)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/tick_counter.counter_int_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X44Y106.A1     net (fanout=604)      5.640   rst_125
    SLICE_X44Y106.A      Tilo                  0.203   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2414
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val242
    SLICE_X46Y109.SR     net (fanout=6)        0.777   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val
    SLICE_X46Y109.CLK    Tsrck                 0.455   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_21
    -------------------------------------------------  ---------------------------
    Total                                      7.483ns (1.066ns logic, 6.417ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/clock_crossing_if/enable_buf_1 (FF)
  Destination:          ipbus/udp_if/RARP_block/tick_counter.counter_int_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.460 - 0.505)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/clock_crossing_if/enable_buf_1 to ipbus/udp_if/RARP_block/tick_counter.counter_int_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y83.DQ      Tcko                  0.391   ipbus/udp_if/enable_125
                                                       ipbus/udp_if/clock_crossing_if/enable_buf_1
    SLICE_X44Y106.A4     net (fanout=20)       2.877   ipbus/udp_if/enable_125
    SLICE_X44Y106.A      Tilo                  0.203   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2414
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val242
    SLICE_X46Y109.SR     net (fanout=6)        0.777   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val
    SLICE_X46Y109.CLK    Tsrck                 0.455   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_21
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (1.049ns logic, 3.654ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/RARP_block/tick_counter.counter_int_20 (FF)
  Destination:          ipbus/udp_if/RARP_block/tick_counter.counter_int_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/RARP_block/tick_counter.counter_int_20 to ipbus/udp_if/RARP_block/tick_counter.counter_int_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y109.AQ     Tcko                  0.408   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_20
    SLICE_X45Y106.B1     net (fanout=2)        0.872   ipbus/udp_if/RARP_block/tick_counter.counter_int<20>
    SLICE_X45Y106.B      Tilo                  0.259   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2413
    SLICE_X44Y106.A2     net (fanout=2)        0.435   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2413
    SLICE_X44Y106.A      Tilo                  0.203   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2414
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val242
    SLICE_X46Y109.SR     net (fanout=6)        0.777   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val
    SLICE_X46Y109.CLK    Tsrck                 0.455   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_21
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (1.325ns logic, 2.084ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/tick_counter.counter_int_20 (SLICE_X46Y109.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/tick_counter.counter_int_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.472ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.460 - 0.530)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/tick_counter.counter_int_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X44Y106.A1     net (fanout=604)      5.640   rst_125
    SLICE_X44Y106.A      Tilo                  0.203   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2414
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val242
    SLICE_X46Y109.SR     net (fanout=6)        0.777   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val
    SLICE_X46Y109.CLK    Tsrck                 0.444   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_20
    -------------------------------------------------  ---------------------------
    Total                                      7.472ns (1.055ns logic, 6.417ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/clock_crossing_if/enable_buf_1 (FF)
  Destination:          ipbus/udp_if/RARP_block/tick_counter.counter_int_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.460 - 0.505)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/clock_crossing_if/enable_buf_1 to ipbus/udp_if/RARP_block/tick_counter.counter_int_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y83.DQ      Tcko                  0.391   ipbus/udp_if/enable_125
                                                       ipbus/udp_if/clock_crossing_if/enable_buf_1
    SLICE_X44Y106.A4     net (fanout=20)       2.877   ipbus/udp_if/enable_125
    SLICE_X44Y106.A      Tilo                  0.203   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2414
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val242
    SLICE_X46Y109.SR     net (fanout=6)        0.777   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val
    SLICE_X46Y109.CLK    Tsrck                 0.444   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_20
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (1.038ns logic, 3.654ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/RARP_block/tick_counter.counter_int_20 (FF)
  Destination:          ipbus/udp_if/RARP_block/tick_counter.counter_int_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/RARP_block/tick_counter.counter_int_20 to ipbus/udp_if/RARP_block/tick_counter.counter_int_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y109.AQ     Tcko                  0.408   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_20
    SLICE_X45Y106.B1     net (fanout=2)        0.872   ipbus/udp_if/RARP_block/tick_counter.counter_int<20>
    SLICE_X45Y106.B      Tilo                  0.259   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2413
    SLICE_X44Y106.A2     net (fanout=2)        0.435   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2413
    SLICE_X44Y106.A      Tilo                  0.203   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2414
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val242
    SLICE_X46Y109.SR     net (fanout=6)        0.777   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val
    SLICE_X46Y109.CLK    Tsrck                 0.444   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_20
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.314ns logic, 2.084ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/tick_counter.counter_int_22 (SLICE_X46Y109.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/tick_counter.counter_int_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.449ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.460 - 0.530)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/tick_counter.counter_int_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X44Y106.A1     net (fanout=604)      5.640   rst_125
    SLICE_X44Y106.A      Tilo                  0.203   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2414
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val242
    SLICE_X46Y109.SR     net (fanout=6)        0.777   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val
    SLICE_X46Y109.CLK    Tsrck                 0.421   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_22
    -------------------------------------------------  ---------------------------
    Total                                      7.449ns (1.032ns logic, 6.417ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/clock_crossing_if/enable_buf_1 (FF)
  Destination:          ipbus/udp_if/RARP_block/tick_counter.counter_int_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.460 - 0.505)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/clock_crossing_if/enable_buf_1 to ipbus/udp_if/RARP_block/tick_counter.counter_int_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y83.DQ      Tcko                  0.391   ipbus/udp_if/enable_125
                                                       ipbus/udp_if/clock_crossing_if/enable_buf_1
    SLICE_X44Y106.A4     net (fanout=20)       2.877   ipbus/udp_if/enable_125
    SLICE_X44Y106.A      Tilo                  0.203   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2414
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val242
    SLICE_X46Y109.SR     net (fanout=6)        0.777   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val
    SLICE_X46Y109.CLK    Tsrck                 0.421   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_22
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (1.015ns logic, 3.654ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/RARP_block/tick_counter.counter_int_20 (FF)
  Destination:          ipbus/udp_if/RARP_block/tick_counter.counter_int_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.375ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/RARP_block/tick_counter.counter_int_20 to ipbus/udp_if/RARP_block/tick_counter.counter_int_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y109.AQ     Tcko                  0.408   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_20
    SLICE_X45Y106.B1     net (fanout=2)        0.872   ipbus/udp_if/RARP_block/tick_counter.counter_int<20>
    SLICE_X45Y106.B      Tilo                  0.259   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2413
    SLICE_X44Y106.A2     net (fanout=2)        0.435   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2413
    SLICE_X44Y106.A      Tilo                  0.203   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val2414
                                                       ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val242
    SLICE_X46Y109.SR     net (fanout=6)        0.777   ipbus/udp_if/RARP_block/Mcount_tick_counter.counter_int_val
    SLICE_X46Y109.CLK    Tsrck                 0.421   ipbus/udp_if/RARP_block/tick_counter.counter_int<23>
                                                       ipbus/udp_if/RARP_block/tick_counter.counter_int_22
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.291ns logic, 2.084ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram/Mram_ram1 (RAMB16_X0Y30.ADDRA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_ram_mux/addra_1 (FF)
  Destination:          ipbus/udp_if/internal_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_mux/addra_1 to ipbus/udp_if/internal_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.BQ       Tcko                  0.234   ipbus/udp_if/addra<3>
                                                       ipbus/udp_if/rx_ram_mux/addra_1
    RAMB16_X0Y30.ADDRA3  net (fanout=2)        0.131   ipbus/udp_if/addra<1>
    RAMB16_X0Y30.CLKA    Trckc_ADDRA (-Th)     0.066   ipbus/udp_if/internal_ram/Mram_ram1
                                                       ipbus/udp_if/internal_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.168ns logic, 0.131ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram/Mram_ram1 (RAMB16_X0Y30.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_ram_mux/addra_3 (FF)
  Destination:          ipbus/udp_if/internal_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_mux/addra_3 to ipbus/udp_if/internal_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.DQ       Tcko                  0.234   ipbus/udp_if/addra<3>
                                                       ipbus/udp_if/rx_ram_mux/addra_3
    RAMB16_X0Y30.ADDRA5  net (fanout=2)        0.131   ipbus/udp_if/addra<3>
    RAMB16_X0Y30.CLKA    Trckc_ADDRA (-Th)     0.066   ipbus/udp_if/internal_ram/Mram_ram1
                                                       ipbus/udp_if/internal_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.168ns logic, 0.131ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram/Mram_ram1 (RAMB16_X0Y30.ADDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_ram_mux/addra_0 (FF)
  Destination:          ipbus/udp_if/internal_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_mux/addra_0 to ipbus/udp_if/internal_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.AQ       Tcko                  0.234   ipbus/udp_if/addra<3>
                                                       ipbus/udp_if/rx_ram_mux/addra_0
    RAMB16_X0Y30.ADDRA2  net (fanout=2)        0.200   ipbus/udp_if/addra<0>
    RAMB16_X0Y30.CLKA    Trckc_ADDRA (-Th)     0.066   ipbus/udp_if/internal_ram/Mram_ram1
                                                       ipbus/udp_if/internal_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.168ns logic, 0.200ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X3Y26.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X2Y22.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30921 paths analyzed, 3549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.233ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/reg_0_4 (SLICE_X30Y59.A4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/ipbus_rx_ram/Mram_ram13 (RAM)
  Destination:          slaves/slave4/reg_0_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.574 - 0.626)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/ipbus_rx_ram/Mram_ram13 to slaves/slave4/reg_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y38.DOB0    Trcko_DOB             1.850   ipbus/udp_if/ipbus_rx_ram/Mram_ram13
                                                       ipbus/udp_if/ipbus_rx_ram/Mram_ram13
    SLICE_X33Y67.A2      net (fanout=2)        2.319   ipbus/trans_in_udp_rdata<4>
    SLICE_X33Y67.A       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_rxd271
    SLICE_X49Y54.A4      net (fanout=8)        2.358   ipbus/trans/rx_data<4>
    SLICE_X49Y54.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_4_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata271
    SLICE_X30Y59.A4      net (fanout=7)        2.947   ipb_master_out_ipb_wdata<4>
    SLICE_X30Y59.CLK     Tas                   0.154   slaves/slave4/reg_0<3>
                                                       ipb_master_out_ipb_wdata<4>_rt
                                                       slaves/slave4/reg_0_4
    -------------------------------------------------  ---------------------------
    Total                                     10.146ns (2.522ns logic, 7.624ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/iface/rxf_0_BRB0 (FF)
  Destination:          slaves/slave4/reg_0_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      7.250ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.574 - 0.607)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/rxf_0_BRB0 to slaves/slave4/reg_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y66.BQ      Tcko                  0.391   ipbus/trans/iface/rxf_0_BRB1
                                                       ipbus/trans/iface/rxf_0_BRB0
    SLICE_X33Y67.A1      net (fanout=48)       0.882   ipbus/trans/iface/rxf_0_BRB0
    SLICE_X33Y67.A       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_rxd271
    SLICE_X49Y54.A4      net (fanout=8)        2.358   ipbus/trans/rx_data<4>
    SLICE_X49Y54.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_4_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata271
    SLICE_X30Y59.A4      net (fanout=7)        2.947   ipb_master_out_ipb_wdata<4>
    SLICE_X30Y59.CLK     Tas                   0.154   slaves/slave4/reg_0<3>
                                                       ipb_master_out_ipb_wdata<4>_rt
                                                       slaves/slave4/reg_0_4
    -------------------------------------------------  ---------------------------
    Total                                      7.250ns (1.063ns logic, 6.187ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/iface/dsel_BRB1 (FF)
  Destination:          slaves/slave4/reg_0_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      7.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.574 - 0.607)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/dsel_BRB1 to slaves/slave4/reg_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y67.BQ      Tcko                  0.391   ipbus/trans/iface/dsel_BRB1
                                                       ipbus/trans/iface/dsel_BRB1
    SLICE_X33Y67.A4      net (fanout=32)       0.808   ipbus/trans/iface/dsel_BRB1
    SLICE_X33Y67.A       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_rxd271
    SLICE_X49Y54.A4      net (fanout=8)        2.358   ipbus/trans/rx_data<4>
    SLICE_X49Y54.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_4_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata271
    SLICE_X30Y59.A4      net (fanout=7)        2.947   ipb_master_out_ipb_wdata<4>
    SLICE_X30Y59.CLK     Tas                   0.154   slaves/slave4/reg_0<3>
                                                       ipb_master_out_ipb_wdata<4>_rt
                                                       slaves/slave4/reg_0_4
    -------------------------------------------------  ---------------------------
    Total                                      7.176ns (1.063ns logic, 6.113ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB16_X3Y20.DIA0), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.022ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.448 - 0.512)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y63.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X36Y57.B5      net (fanout=101)      2.187   ipb_master_out_ipb_addr<9>
    SLICE_X36Y57.B       Tilo                  0.205   slaves/fabric/Mmux_ipb_out_ipb_rdata29
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata291
    SLICE_X36Y58.CX      net (fanout=1)        0.481   slaves/fabric/Mmux_ipb_out_ipb_rdata29
    SLICE_X36Y58.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<6>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata293
    SLICE_X46Y66.B4      net (fanout=2)        2.197   ipb_master_in_ipb_rdata<6>
    SLICE_X46Y66.B       Tilo                  0.205   ipbus/trans/sm/hdr<7>
                                                       ipbus/trans/sm/mux101181
    SLICE_X50Y68.B1      net (fanout=1)        0.860   ipbus/trans/tx_data<6>
    SLICE_X50Y68.B       Tilo                  0.205   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata291
    RAMB16_X3Y20.DIA0    net (fanout=1)        2.772   ipbus/trans_out_wdata<6>
    RAMB16_X3Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                     10.022ns (1.525ns logic, 8.497ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/Mram_ram (RAM)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.761ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.448 - 0.509)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/Mram_ram to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y30.DOB6    Trcko_DOB             1.850   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    SLICE_X36Y58.D2      net (fanout=2)        1.034   slaves/ipbr[6]_ipb_rdata<6>
    SLICE_X36Y58.CMUX    Topdc                 0.338   ipb_master_in_ipb_rdata<6>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata293_F
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata293
    SLICE_X46Y66.B4      net (fanout=2)        2.197   ipb_master_in_ipb_rdata<6>
    SLICE_X46Y66.B       Tilo                  0.205   ipbus/trans/sm/hdr<7>
                                                       ipbus/trans/sm/mux101181
    SLICE_X50Y68.B1      net (fanout=1)        0.860   ipbus/trans/tx_data<6>
    SLICE_X50Y68.B       Tilo                  0.205   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata291
    RAMB16_X3Y20.DIA0    net (fanout=1)        2.772   ipbus/trans_out_wdata<6>
    RAMB16_X3Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                      9.761ns (2.898ns logic, 6.863ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.758ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.448 - 0.512)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y63.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X36Y57.B4      net (fanout=101)      1.923   ipb_master_out_ipb_addr<8>
    SLICE_X36Y57.B       Tilo                  0.205   slaves/fabric/Mmux_ipb_out_ipb_rdata29
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata291
    SLICE_X36Y58.CX      net (fanout=1)        0.481   slaves/fabric/Mmux_ipb_out_ipb_rdata29
    SLICE_X36Y58.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<6>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata293
    SLICE_X46Y66.B4      net (fanout=2)        2.197   ipb_master_in_ipb_rdata<6>
    SLICE_X46Y66.B       Tilo                  0.205   ipbus/trans/sm/hdr<7>
                                                       ipbus/trans/sm/mux101181
    SLICE_X50Y68.B1      net (fanout=1)        0.860   ipbus/trans/tx_data<6>
    SLICE_X50Y68.B       Tilo                  0.205   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata291
    RAMB16_X3Y20.DIA0    net (fanout=1)        2.772   ipbus/trans_out_wdata<6>
    RAMB16_X3Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                      9.758ns (1.525ns logic, 8.233ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/reg_0_4 (SLICE_X35Y59.A4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/ipbus_rx_ram/Mram_ram13 (RAM)
  Destination:          slaves/slave2/reg_0_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      9.846ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.574 - 0.626)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/ipbus_rx_ram/Mram_ram13 to slaves/slave2/reg_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y38.DOB0    Trcko_DOB             1.850   ipbus/udp_if/ipbus_rx_ram/Mram_ram13
                                                       ipbus/udp_if/ipbus_rx_ram/Mram_ram13
    SLICE_X33Y67.A2      net (fanout=2)        2.319   ipbus/trans_in_udp_rdata<4>
    SLICE_X33Y67.A       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_rxd271
    SLICE_X49Y54.A4      net (fanout=8)        2.358   ipbus/trans/rx_data<4>
    SLICE_X49Y54.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_4_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata271
    SLICE_X35Y59.A4      net (fanout=7)        2.574   ipb_master_out_ipb_wdata<4>
    SLICE_X35Y59.CLK     Tas                   0.227   slaves/slave2/reg_0<3>
                                                       ipb_master_out_ipb_wdata<4>_rt
                                                       slaves/slave2/reg_0_4
    -------------------------------------------------  ---------------------------
    Total                                      9.846ns (2.595ns logic, 7.251ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/iface/rxf_0_BRB0 (FF)
  Destination:          slaves/slave2/reg_0_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      6.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.574 - 0.607)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/rxf_0_BRB0 to slaves/slave2/reg_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y66.BQ      Tcko                  0.391   ipbus/trans/iface/rxf_0_BRB1
                                                       ipbus/trans/iface/rxf_0_BRB0
    SLICE_X33Y67.A1      net (fanout=48)       0.882   ipbus/trans/iface/rxf_0_BRB0
    SLICE_X33Y67.A       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_rxd271
    SLICE_X49Y54.A4      net (fanout=8)        2.358   ipbus/trans/rx_data<4>
    SLICE_X49Y54.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_4_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata271
    SLICE_X35Y59.A4      net (fanout=7)        2.574   ipb_master_out_ipb_wdata<4>
    SLICE_X35Y59.CLK     Tas                   0.227   slaves/slave2/reg_0<3>
                                                       ipb_master_out_ipb_wdata<4>_rt
                                                       slaves/slave2/reg_0_4
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (1.136ns logic, 5.814ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/iface/dsel_BRB1 (FF)
  Destination:          slaves/slave2/reg_0_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      6.876ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.574 - 0.607)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/dsel_BRB1 to slaves/slave2/reg_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y67.BQ      Tcko                  0.391   ipbus/trans/iface/dsel_BRB1
                                                       ipbus/trans/iface/dsel_BRB1
    SLICE_X33Y67.A4      net (fanout=32)       0.808   ipbus/trans/iface/dsel_BRB1
    SLICE_X33Y67.A       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_rxd271
    SLICE_X49Y54.A4      net (fanout=8)        2.358   ipbus/trans/rx_data<4>
    SLICE_X49Y54.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_4_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata271
    SLICE_X35Y59.A4      net (fanout=7)        2.574   ipb_master_out_ipb_wdata<4>
    SLICE_X35Y59.CLK     Tas                   0.227   slaves/slave2/reg_0<3>
                                                       ipb_master_out_ipb_wdata<4>_rt
                                                       slaves/slave2/reg_0_4
    -------------------------------------------------  ---------------------------
    Total                                      6.876ns (1.136ns logic, 5.740ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (SLICE_X36Y73.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 to ipbus/udp_if/clock_crossing_if/rx_read_buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.CQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    SLICE_X36Y73.C5      net (fanout=1)        0.060   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<2>
    SLICE_X36Y73.CLK     Tah         (-Th)    -0.121   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/trans/sm/rmw_result_31_BRB0 (SLICE_X48Y63.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/trans/sm/state_FSM_FFd1 (FF)
  Destination:          ipbus/trans/sm/rmw_result_31_BRB0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.255 - 0.243)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/sm/state_FSM_FFd1 to ipbus/trans/sm/rmw_result_31_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.AQ      Tcko                  0.198   ipbus/trans/sm/state_FSM_FFd3
                                                       ipbus/trans/sm/state_FSM_FFd1
    SLICE_X48Y63.CE      net (fanout=53)       0.312   ipbus/trans/sm/state_FSM_FFd1
    SLICE_X48Y63.CLK     Tckce       (-Th)     0.108   ipbus/trans/sm/rmw_result_31_BRB0
                                                       ipbus/trans/sm/rmw_result_31_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.090ns logic, 0.312ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buffer_1 (SLICE_X36Y73.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buffer_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 to ipbus/udp_if/clock_crossing_if/rx_read_buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.BQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    SLICE_X36Y73.B5      net (fanout=1)        0.070   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<1>
    SLICE_X36Y73.CLK     Tah         (-Th)    -0.121   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<1>_rt
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKB
  Logical resource: slaves/RAM2/Mram_ram/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKB
  Logical resource: slaves/RAM1/Mram_ram/CLKB
  Location pin: RAMB16_X2Y28.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X3Y26.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y57.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.556ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.175ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.BMUX    Tshcko                0.455   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y61.CX      net (fanout=3)        0.584   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.591ns logic, 0.584ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y54.CX      net (fanout=3)        0.558   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.597ns logic, 0.558ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (SLICE_X46Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Requirement:          1.562ns
  Data Path Delay:      0.947ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.AQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X46Y61.AX      net (fanout=4)        0.403   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    -------------------------------------------------  ---------------------------
    Total                                      0.947ns (0.544ns logic, 0.403ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X46Y60.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y60.B5      net (fanout=3)        0.084   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y60.CLK     Tah         (-Th)    -0.121   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X46Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X46Y60.A6      net (fanout=4)        0.028   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X46Y60.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y53.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0/CK
  Location pin: SLICE_X46Y60.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2/CK
  Location pin: SLICE_X46Y60.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14980 paths analyzed, 1851 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.036ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/triggerCounter_5_BRB0 (SLICE_X28Y58.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/triggerCounter_0_BRB1 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_5_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.918ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.147 - 0.163)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/triggerCounter_0_BRB1 to slaves/TDCchannels/triggerCounter_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.CQ      Tcko                  0.391   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/triggerCounter_0_BRB1
    SLICE_X29Y54.D5      net (fanout=12)       1.022   slaves/TDCchannels/triggerCounter_0_BRB1
    SLICE_X29Y54.D       Tilo                  0.259   slaves/TDCchannels/triggerCounter<2>
                                                       slaves/TDCchannels/triggerCounter_2_glue_set
    SLICE_X29Y62.B5      net (fanout=1)        1.654   slaves/TDCchannels/triggerCounter<2>
    SLICE_X29Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y58.SR      net (fanout=3)        0.878   slaves/TDCchannels/_n0041
    SLICE_X28Y58.CLK     Tsrck                 0.455   slaves/TDCchannels/triggerCounter_7_BRB0
                                                       slaves/TDCchannels/triggerCounter_5_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (1.364ns logic, 3.554ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/triggerCounter_2_BRB0 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_5_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.817ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/triggerCounter_2_BRB0 to slaves/TDCchannels/triggerCounter_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y57.CQ      Tcko                  0.408   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_2_BRB0
    SLICE_X29Y54.D4      net (fanout=2)        0.904   slaves/TDCchannels/triggerCounter_2_BRB0
    SLICE_X29Y54.D       Tilo                  0.259   slaves/TDCchannels/triggerCounter<2>
                                                       slaves/TDCchannels/triggerCounter_2_glue_set
    SLICE_X29Y62.B5      net (fanout=1)        1.654   slaves/TDCchannels/triggerCounter<2>
    SLICE_X29Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y58.SR      net (fanout=3)        0.878   slaves/TDCchannels/_n0041
    SLICE_X28Y58.CLK     Tsrck                 0.455   slaves/TDCchannels/triggerCounter_7_BRB0
                                                       slaves/TDCchannels/triggerCounter_5_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.817ns (1.381ns logic, 3.436ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_1 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_5_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.647ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.501 - 0.512)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_1 to slaves/TDCchannels/triggerCounter_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y61.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_1
    SLICE_X34Y59.A5      net (fanout=1)        1.063   slaves/TDCchannels/hitCount1_tm1<1>
    SLICE_X34Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X34Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X34Y60.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X34Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X34Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y62.B6      net (fanout=2)        0.856   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y58.SR      net (fanout=3)        0.878   slaves/TDCchannels/_n0041
    SLICE_X28Y58.CLK     Tsrck                 0.455   slaves/TDCchannels/triggerCounter_7_BRB0
                                                       slaves/TDCchannels/triggerCounter_5_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.647ns (1.844ns logic, 2.803ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/triggerCounter_4_BRB0 (SLICE_X28Y58.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/triggerCounter_0_BRB1 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_4_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.907ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.147 - 0.163)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/triggerCounter_0_BRB1 to slaves/TDCchannels/triggerCounter_4_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.CQ      Tcko                  0.391   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/triggerCounter_0_BRB1
    SLICE_X29Y54.D5      net (fanout=12)       1.022   slaves/TDCchannels/triggerCounter_0_BRB1
    SLICE_X29Y54.D       Tilo                  0.259   slaves/TDCchannels/triggerCounter<2>
                                                       slaves/TDCchannels/triggerCounter_2_glue_set
    SLICE_X29Y62.B5      net (fanout=1)        1.654   slaves/TDCchannels/triggerCounter<2>
    SLICE_X29Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y58.SR      net (fanout=3)        0.878   slaves/TDCchannels/_n0041
    SLICE_X28Y58.CLK     Tsrck                 0.444   slaves/TDCchannels/triggerCounter_7_BRB0
                                                       slaves/TDCchannels/triggerCounter_4_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (1.353ns logic, 3.554ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/triggerCounter_2_BRB0 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_4_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.806ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/triggerCounter_2_BRB0 to slaves/TDCchannels/triggerCounter_4_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y57.CQ      Tcko                  0.408   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_2_BRB0
    SLICE_X29Y54.D4      net (fanout=2)        0.904   slaves/TDCchannels/triggerCounter_2_BRB0
    SLICE_X29Y54.D       Tilo                  0.259   slaves/TDCchannels/triggerCounter<2>
                                                       slaves/TDCchannels/triggerCounter_2_glue_set
    SLICE_X29Y62.B5      net (fanout=1)        1.654   slaves/TDCchannels/triggerCounter<2>
    SLICE_X29Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y58.SR      net (fanout=3)        0.878   slaves/TDCchannels/_n0041
    SLICE_X28Y58.CLK     Tsrck                 0.444   slaves/TDCchannels/triggerCounter_7_BRB0
                                                       slaves/TDCchannels/triggerCounter_4_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (1.370ns logic, 3.436ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_1 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_4_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.501 - 0.512)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_1 to slaves/TDCchannels/triggerCounter_4_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y61.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_1
    SLICE_X34Y59.A5      net (fanout=1)        1.063   slaves/TDCchannels/hitCount1_tm1<1>
    SLICE_X34Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X34Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X34Y60.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X34Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X34Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y62.B6      net (fanout=2)        0.856   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y58.SR      net (fanout=3)        0.878   slaves/TDCchannels/_n0041
    SLICE_X28Y58.CLK     Tsrck                 0.444   slaves/TDCchannels/triggerCounter_7_BRB0
                                                       slaves/TDCchannels/triggerCounter_4_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (1.833ns logic, 2.803ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/triggerCounter_6_BRB0 (SLICE_X28Y58.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/triggerCounter_0_BRB1 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_6_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.884ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.147 - 0.163)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/triggerCounter_0_BRB1 to slaves/TDCchannels/triggerCounter_6_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.CQ      Tcko                  0.391   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/triggerCounter_0_BRB1
    SLICE_X29Y54.D5      net (fanout=12)       1.022   slaves/TDCchannels/triggerCounter_0_BRB1
    SLICE_X29Y54.D       Tilo                  0.259   slaves/TDCchannels/triggerCounter<2>
                                                       slaves/TDCchannels/triggerCounter_2_glue_set
    SLICE_X29Y62.B5      net (fanout=1)        1.654   slaves/TDCchannels/triggerCounter<2>
    SLICE_X29Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y58.SR      net (fanout=3)        0.878   slaves/TDCchannels/_n0041
    SLICE_X28Y58.CLK     Tsrck                 0.421   slaves/TDCchannels/triggerCounter_7_BRB0
                                                       slaves/TDCchannels/triggerCounter_6_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.884ns (1.330ns logic, 3.554ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/triggerCounter_2_BRB0 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_6_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.783ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/triggerCounter_2_BRB0 to slaves/TDCchannels/triggerCounter_6_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y57.CQ      Tcko                  0.408   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_2_BRB0
    SLICE_X29Y54.D4      net (fanout=2)        0.904   slaves/TDCchannels/triggerCounter_2_BRB0
    SLICE_X29Y54.D       Tilo                  0.259   slaves/TDCchannels/triggerCounter<2>
                                                       slaves/TDCchannels/triggerCounter_2_glue_set
    SLICE_X29Y62.B5      net (fanout=1)        1.654   slaves/TDCchannels/triggerCounter<2>
    SLICE_X29Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y58.SR      net (fanout=3)        0.878   slaves/TDCchannels/_n0041
    SLICE_X28Y58.CLK     Tsrck                 0.421   slaves/TDCchannels/triggerCounter_7_BRB0
                                                       slaves/TDCchannels/triggerCounter_6_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.783ns (1.347ns logic, 3.436ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_1 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_6_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.501 - 0.512)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_1 to slaves/TDCchannels/triggerCounter_6_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y61.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_1
    SLICE_X34Y59.A5      net (fanout=1)        1.063   slaves/TDCchannels/hitCount1_tm1<1>
    SLICE_X34Y59.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X34Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X34Y60.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X34Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X34Y61.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y62.B6      net (fanout=2)        0.856   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y58.SR      net (fanout=3)        0.878   slaves/TDCchannels/_n0041
    SLICE_X28Y58.CLK     Tsrck                 0.421   slaves/TDCchannels/triggerCounter_7_BRB0
                                                       slaves/TDCchannels/triggerCounter_6_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (1.810ns logic, 2.803ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2 (SLICE_X33Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.046 - 0.043)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1 to slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y62.AMUX    Tshcko                0.244   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1
    SLICE_X33Y63.SR      net (fanout=4)        0.131   slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1
    SLICE_X33Y63.CLK     Tcksr       (-Th)     0.131   slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.113ns logic, 0.131ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y28.DIA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_20 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_20 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.AQ      Tcko                  0.200   slaves/ramData1<15>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_20
    RAMB16_X2Y28.DIA12   net (fanout=2)        0.131   slaves/ramData1<12>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.147ns logic, 0.131ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y28.DIA20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_12 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.068 - 0.067)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_12 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.AQ      Tcko                  0.198   slaves/ramData1<23>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_12
    RAMB16_X2Y28.DIA20   net (fanout=2)        0.128   slaves/ramData1<20>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.145ns logic, 0.128ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  16.251ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 16.251ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.093ns (Levels of Logic = 1)
  Clock Path Delay:     10.867ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp706.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      6.927   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y59.CLK     net (fanout=977)      1.245   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.867ns (1.869ns logic, 8.998ns route)
                                                       (17.2% logic, 82.8% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y59.DMUX    Tshcko                0.461   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        2.251   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (2.842ns logic, 2.251ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 16.150ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.992ns (Levels of Logic = 1)
  Clock Path Delay:     10.867ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp706.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      6.927   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y59.CLK     net (fanout=977)      1.245   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.867ns (1.869ns logic, 8.998ns route)
                                                       (17.2% logic, 82.8% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y59.DQ      Tcko                  0.391   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.220   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      4.992ns (2.772ns logic, 2.220ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 16.091ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 1)
  Clock Path Delay:     10.868ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp706.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      6.927   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y75.CLK     net (fanout=977)      1.246   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.868ns (1.869ns logic, 8.999ns route)
                                                       (17.2% logic, 82.8% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y75.DQ      Tcko                  0.391   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        2.160   gmii_txd_3_OBUF
    K13.PAD              Tioop                 2.381   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (2.772ns logic, 2.160ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<0> (H16.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.982ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_0 (FF)
  Destination:          gmii_txd<0> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 1)
  Clock Path Delay:     6.656ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp706.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      4.480   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y68.CLK     net (fanout=977)      0.699   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (1.152ns logic, 5.504ns route)
                                                       (17.3% logic, 82.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_0 to gmii_txd<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y68.AQ      Tcko                  0.198   gmii_txd_0_OBUF
                                                       eth/gmii_txd_0
    H16.O                net (fanout=1)        1.023   gmii_txd_0_OBUF
    H16.PAD              Tioop                 1.396   gmii_txd<0>
                                                       gmii_txd_0_OBUF
                                                       gmii_txd<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.594ns logic, 1.023ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<2> (K14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.992ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_2 (FF)
  Destination:          gmii_txd<2> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.625ns (Levels of Logic = 1)
  Clock Path Delay:     6.658ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp706.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      4.480   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y67.CLK     net (fanout=977)      0.701   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (1.152ns logic, 5.506ns route)
                                                       (17.3% logic, 82.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_2 to gmii_txd<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y67.AQ      Tcko                  0.198   gmii_txd_2_OBUF
                                                       eth/gmii_txd_2
    K14.O                net (fanout=1)        1.031   gmii_txd_2_OBUF
    K14.PAD              Tioop                 1.396   gmii_txd<2>
                                                       gmii_txd_2_OBUF
                                                       gmii_txd<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.625ns (1.594ns logic, 1.031ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.996ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_4 (FF)
  Destination:          gmii_txd<4> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.634ns (Levels of Logic = 1)
  Clock Path Delay:     6.653ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp706.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      4.480   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y69.CLK     net (fanout=977)      0.696   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.653ns (1.152ns logic, 5.501ns route)
                                                       (17.3% logic, 82.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_4 to gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y69.AMUX    Tshcko                0.238   gmii_txd_1_OBUF
                                                       eth/gmii_txd_4
    J13.O                net (fanout=1)        1.000   gmii_txd_4_OBUF
    J13.PAD              Tioop                 1.396   gmii_txd<4>
                                                       gmii_txd_4_OBUF
                                                       gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (1.634ns logic, 1.000ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp706.IMUX.5
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp713.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp706.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp706.IMUX.2
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp713.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp706.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp706.IMUX.3
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp713.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp706.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp706.IMUX.4
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp713.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp706.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp706.IMUX.7
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp713.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp706.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp706.IMUX.16
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp713.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp706.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      8.538ns|      9.669ns|            0|            0|         6019|        93394|
| TS_clocks_clk_125_i           |      8.000ns|      7.704ns|          N/A|            0|            0|        47475|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     10.233ns|          N/A|            0|            0|        30921|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.556ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      5.036ns|          N/A|            0|            0|        14980|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      3.738ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        16.251(R)|      SLOW  |         9.425(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        16.150(R)|      SLOW  |         9.365(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        15.512(R)|      SLOW  |         8.982(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        15.596(R)|      SLOW  |         9.039(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        15.531(R)|      SLOW  |         8.992(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        16.091(R)|      SLOW  |         9.321(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        15.577(R)|      SLOW  |         8.996(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        15.948(R)|      SLOW  |         9.219(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        16.029(R)|      SLOW  |         9.293(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        15.825(R)|      SLOW  |         9.149(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    3.738|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   10.805|         |    1.278|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 0.739 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       16.251|      SLOW  |        9.425|      FAST  |         0.739|
gmii_tx_er                                     |       16.150|      SLOW  |        9.365|      FAST  |         0.638|
gmii_txd<0>                                    |       15.512|      SLOW  |        8.982|      FAST  |         0.000|
gmii_txd<1>                                    |       15.596|      SLOW  |        9.039|      FAST  |         0.084|
gmii_txd<2>                                    |       15.531|      SLOW  |        8.992|      FAST  |         0.019|
gmii_txd<3>                                    |       16.091|      SLOW  |        9.321|      FAST  |         0.579|
gmii_txd<4>                                    |       15.577|      SLOW  |        8.996|      FAST  |         0.065|
gmii_txd<5>                                    |       15.948|      SLOW  |        9.219|      FAST  |         0.436|
gmii_txd<6>                                    |       16.029|      SLOW  |        9.293|      FAST  |         0.517|
gmii_txd<7>                                    |       15.825|      SLOW  |        9.149|      FAST  |         0.313|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 8  Score: 1388  (Setup/Max: 1388, Hold: 0)

Constraints cover 101434 paths, 3 nets, and 25091 connections

Design statistics:
   Minimum period:  10.233ns{1}   (Maximum frequency:  97.723MHz)
   Maximum path delay from/to any node:   1.972ns
   Maximum net skew:   0.257ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  16.251ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 12 23:51:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 558 MB



