INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/vivado_6/vivado_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/vivado_6/vivado_6.srcs/sources_1/new/input_val.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_val
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/vivado_6/vivado_6.srcs/sources_1/new/op_val.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_val
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/vivado_6/vivado_6.srcs/sources_1/new/output_val.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_val
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/vivado_6/vivado_6.srcs/sim_1/new/ALU_test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/vivado_6/vivado_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
