diff --git a/bl31/bl31_main.c b/bl31/bl31_main.c
index 9ac10e240..7f0de838f 100644
--- a/bl31/bl31_main.c
+++ b/bl31/bl31_main.c
@@ -1,6 +1,8 @@
 /*
  * Copyright (c) 2013-2021, ARM Limited and Contributors. All rights reserved.
  *
+ * Copyright 2022-2023 Panasonic Corporation
+ *
  * SPDX-License-Identifier: BSD-3-Clause
  */
 
@@ -120,8 +122,8 @@ void bl31_setup(u_register_t arg0, u_register_t arg1, u_register_t arg2,
  ******************************************************************************/
 void bl31_main(void)
 {
-	NOTICE("BL31: %s\n", version_string);
-	NOTICE("BL31: %s\n", build_message);
+	//NOTICE("BL31: %s\n", version_string);
+	//NOTICE("BL31: %s\n", build_message);
 
 #ifdef SUPPORT_UNKNOWN_MPID
 	if (unsupported_mpid_flag == 0) {
diff --git a/plat/imx/imx8m/imx8mn/imx8mn_bl31_setup.c b/plat/imx/imx8m/imx8mn/imx8mn_bl31_setup.c
index c87748a18..6eb0e547c 100644
--- a/plat/imx/imx8m/imx8mn/imx8mn_bl31_setup.c
+++ b/plat/imx/imx8m/imx8mn/imx8mn_bl31_setup.c
@@ -1,6 +1,8 @@
 /*
  * Copyright 2019-2020 NXP
  *
+ * Copyright 2022-2023 Panasonic Corporation
+ *
  * SPDX-License-Identifier: BSD-3-Clause
  */
 
@@ -105,7 +107,7 @@ static const struct imx_rdc_cfg rdc[] = {
 	RDC_MDAn(RDC_MDA_M7, DID1),
 
 	/* peripherals domain permission */
-	RDC_PDAPn(RDC_PDAP_UART4, D1R | D1W),
+	RDC_PDAPn(RDC_PDAP_UART4, D0R | D0W),
 	RDC_PDAPn(RDC_PDAP_UART2, D0R | D0W),
 	RDC_PDAPn(RDC_PDAP_RDC, D0R | D0W | D1R),
 
diff --git a/plat/imx/imx8m/imx8mn/include/platform_def.h b/plat/imx/imx8m/imx8mn/include/platform_def.h
index d2d2104d8..8c77cf74e 100644
--- a/plat/imx/imx8m/imx8mn/include/platform_def.h
+++ b/plat/imx/imx8m/imx8mn/include/platform_def.h
@@ -1,6 +1,8 @@
 /*
  * Copyright 2020 NXP
  *
+ * Copyright 2022-2023 Panasonic Corporation
+ *
  * SPDX-License-Identifier: BSD-3-Clause
  */
 #ifndef PLATFORM_DEF_H
@@ -47,7 +49,7 @@
 /* non-secure uboot base */
 #define PLAT_NS_IMAGE_OFFSET		U(0x40200000)
 
-#define BL32_FDT_OVERLAY_ADDR		(PLAT_NS_IMAGE_OFFSET + 0x3000000)
+#define BL32_FDT_OVERLAY_ADDR		(PLAT_NS_IMAGE_OFFSET + 0x7800000)
 
 /* GICv3 base address */
 #define PLAT_GICD_BASE			U(0x38800000)
