

===== Page 1 =====

arXiv:2505.00278v2  [cs.AI]  2 Jun 2025
DeCo: Defect-Aware Modeling with Contrasting Matching for Optimizing Task
Assignment in Online IC Testing
Lo Pang-Yun Ting , Yu-Hao Chiang , Yi-Tung Tsai , Hsu-Chao Lai and Kun-Ta Chuang
Dept. of Computer Science and Information Engineering, National Cheng Kung University, Taiwan
{lpyting, yhchiang, yttsai, hclai}@netdb.csie.ncku.edu.tw,
ktchuang@mail.ncku.edu.tw
Abstract
In the semiconductor industry, integrated circuit
(IC) processes play a vital role, as the rising complexity and market expectations necessitate improvements in yield. Identifying IC defects and assigning IC testing tasks to the right engineers improves efficiency and reduces losses. While current
studies emphasize fault localization or defect classification, they overlook the integration of defect
characteristics, historical failures, and the insights
from engineer expertise, which restrains their effectiveness in improving IC handling. To leverage
AI for these challenges, we propose DeCo, an innovative approach for optimizing task assignment
in IC testing.
DeCo constructs a novel defectaware graph from IC testing reports, capturing cofailure relationships to enhance defect differentiation, even with scarce defect data. Additionally,
it formulates defect-aware representations for engineers and tasks, reinforced by local and global
structure modeling on the defect-aware graph. Finally, a contrasting-based assignment mechanism
pairs testing tasks with QA engineers by considering their skill level and current workload, thus
promoting an equitable and efficient job dispatch.
Experiments on a real-world dataset demonstrate
that DeCo achieves the highest task-handling success rates in different scenarios, exceeding 80%,
while also maintaining balanced workloads on both
scarce or expanded defect data.
Moreover, case
studies reveal that DeCo can assign tasks to potentially capable engineers, even for their unfamiliar
defects, highlighting its potential as an AI-driven
solution for the real-world IC failure analysis and
task handling.
1
Introduction
As the demand for integrated circuits (ICs) continues to grow
across numerous specialized sectors, it is essential in the
semiconductor industry to minimize the time from production to shipment while maintaining quality at every stage.
When manufacturers produce and deliver samples to customers, they receive numerous return material authorizations
Figure 1: The RMA processing flow.
(RMAs) [K et al., 2023]. RMAs play a crucial role in the development of the next IC phase, as customer-reported issues
are analyzed by the quality assurance (QA) and test verification teams. Addressing these issues directly affects IC design
improvements and production efficiency, making RMA handling a key competitive factor.
The RMA handling process is shown in Figure 1. In the
testing department, RMA first undergoes golden version testing through the automatic test equipment (ATE) [Lee et al.,
2003], where each RMA is regarded as a unique task assigned to an engineer. The ATE generates a test report (ATE
logs) containing results for various test items. Engineers analyze these reports to identify IC defect types, using historical RMA records and experience to diagnose the root cause.
Once determined, they report findings to the QA team, aiding
IC design improvements.
Current studies concentrate on automating fault localization within IC testing [Fan et al., 2020; Fan et al., 2023],
with the goal of pinpointing potential fault locations or defect
types during manufacturing, or improving the detection yield
during the design phase to reduce both cost and time [He and
Wang, 2007; Lang et al., 2022]. However, focusing solely on
fault localization may lead to critical limitations. â¶Specifically, certain defect types exhibit similar failure characteristics, and when defect data are scarce, identifying them becomes inherently challenging. As such, relying solely on automated fault localization is inadequate, as it does not utilize
contextual insights from previous cases. Engineers with prior
experience in similar failure scenarios are still often required
to ensure accurate defect diagnosis. â·In additions, existing approaches overlook the structural relationships between

===== Page 2 =====

File Category
Variable
Description
Example
RMA information
rma.id
The individual numeric identifier for the received RMA from customers. 43219Q
rma.start
The date (year, month, and day) on which an RMA is received.
2020-11-25
rma.close
The date (year, month, and day) on which an RMA was completed.
2020-12-20
rma.eng
The name of the engineer responsible for handling the RMA.
Teila
defect.type The primary defect type causing the IC failure in an RMA.
#EIPD
ATE logs of an RMA
test.id
The individual identifier for the test item.
1022
test.name
The name for the test item.
Ripple_L04_-VCC
limit.min
The minimum value of the normal test range for this test item.
0.000 dB
measure
The measured value of the test item.
0.225 dB
test.result
The test results of the test item.
passed
Table 1: Overview of the data structure of an RMA and its ATE logs.
defects, historical failure logs, and engineersâ€™ workload and
expertise, which hinder effective RMA handling by leading
to suboptimal task assignments and inefficient defect resolution. These limitations reveal a research gap: existing work
focuses on defect detection, but lacks research on optimizing
RMA handling to reduce manual diagnosis time and enhance
task allocation efficiency as shown in Figure 1.
Addressing this gap is essential for reducing resolution
time and enhancing overall IC testing workflows.
To address the identified challenges and enhance RMA handling, we propose DeCo (Defect-Aware Modeling with
Contrasting Matching), a novel framework designed to optimize RMA task assignment by maximizing task-handling
success rates, while ensuring engineer workloads remain
manageable. Specifically, to overcome the first limitation,
we design a defect-aware graph based on ATE logs of
each RMA task, structuring co-failure relationships among
RMAs. This graph structure encodes hidden dependencies
among defects, enabling more accurate defect differentiation even when ATE logs for defect types are scarce. Additionally, we formulate defect-aware representations for
engineers and RMA tasks based on their relationships with
defect types.
To further reinforce representations, we design local and global structure modeling on the defect-aware
graph, effectively capturing failure characteristics. These two
modeling approaches can be deployed independently or integrated to provide a more comprehensive understanding of
defect characteristics, directly addressing the second limitation. Finally, a contrasting-based assignment is introduced
to match new RMA tasks with the most suitable engineers
based on their representations and engineersâ€™ current workloads, ensuring optimal task assignment and improving overall efficiency in RMA handling.
Our key contributions are summarized as follows:
â€¢ We introduce DeCo, a novel framework for optimizing
RMA task assignment, maximizing task-handling success
rates while balancing engineer workloads.
â€¢ To capture the failure characteristics of RMA tasks, we
construct a defect-aware graph and design both local and
global structure modeling to improve defect-aware task
representations, using a contrastive-based mechanism to refine task-to-engineer assignments.
â€¢ We evaluate DeCo on a real-world dataset under both
scarce and expanded ATE log conditions. Results demonstrate that DeCo achieves the highest success rate while
Figure 2: Fail rates of each defect type of IC modules on different
test items in ATE logs.
keeping workloads manageable across different simulation
scenarios, highlighting its potential as an AI-driven solution for intelligent IC failure analysis and RMA handling.
2
Preliminaries
2.1
Data Analysis
Real-World Dataset
For this study, we use real data from a semiconductor company, including RMAs for IC failures and corresponding ATE
logs from 2020 to 2023, handled by four engineers.
Table 1 lists key data fields, with certain fields (e.g., rma.id,
rma.eng, test.id) anonymized. Engineers categorize RMAs
into defect.type after analyzing ATE log results. Each ATE
log contains multiple test items and their normal test range
(limit.min). An RMA fails a test item if its measured value
(measure) exceeds the normal range.
Analysis on Failure Characteristics
We perform a preliminary data analysis to validate that different defect types may share similar failure characteristics,
as mentioned in Sec. 1. Figure 2 shows the fail rate of each
test name across defect types in all ATE logs. While fail rates
vary, some defect types exhibit similar failure characteristics,
whereas others differ significantly.
Similar Characteristics. Defect types â€œ#BEOL_defectâ€ and
â€œ#MIM_capacitorâ€ (highlighted by the red dotted line in Figure 2) exhibit nearly zero fail rates between test indices 33
to 43 and share similar fail rate distributions in other regions,
particularly in indices 24 to 33. â€œ#MIM_capacitorâ€ refers

===== Page 3 =====

to issues in metal-insulator-metal capacitors, such as capacitance deviations or dielectric defects, while â€œ#BEOL_defectâ€
involves back-end-of-line manufacturing problems, including
metal interconnect failures, via defects, or material delamination. The similarities between these two defect types arise
from their shared origins in manufacturing challenges, such
as material impurities, process misalignments, or contamination, which can lead to comparable failure characteristics.
Dissimilar Characteristics. Some defect types exhibit distinct failure characteristics.
Specifically, â€œ#FEOL_defectâ€
and â€œ#MOL_defectâ€ (highlighted by the blue dotted line
in Figure 2) show substantial differences in fail rate distributions.
â€œ#FEOL_defectâ€ has higher fail rates at indices 30 to 43, while â€œ#MOL_defectâ€ is significantly higher
at indices 12, 16, and 24.
This discrepancy arises because the type â€œ#FEOL_defectâ€ occurs in the Front-End-OfLine (FEOL) stage, affecting transistor performance, whereas
â€œ#MOL_defectâ€ originates in the Middle-Of-Line (MOL)
stage, impacting signal transmission and interconnect resistance. As these defects arise at different manufacturing
stages, their failure characteristics differ.
This finding shows that defect types vary in their associations with failure characteristics. Capturing these characteristics in ATE logs is crucial for assigning RMA tasks
to suitable engineers. Accurate task matching not only enhances successful task handling but also reducing inefficiencies from misassignments, helping minimize the overall
workload needed to complete all tasks.
2.2
Problem Definition
Definition 1 (Task): In this study, each RMA initiated by a
customer is regarded as an unique task that requires handling.
The set of tasks is denoted as Vtask.
Problem Statement:
Given a set of tasks Vtask and
a set of engineers E, each task t
âˆˆ
Vtask is associated with its ATE log testing results and defect type, and
each engineer e âˆˆE has records of previously handled
RMAs. Note that new RMA tasks arrive sequentially and
are deemed successfully accomplished if they are finished
prior to their designated close dates (variable rma.close in
Table 1). Our goal is to assign new tasks to appropriate engineers to maximize the success rate while ensuring workloads
remain manageable1.
3
Proposed Method: DeCo
The architecture of DeCo comprises two main components.
First, we formulate representations for engineers and RMA
tasks based on their relationships with defect types.
Simultaneously, local and global structure modeling are employed to better capture the failure characteristics in ATE logs
(Sec. 3.1). Using these representations, the assignment of
each engineer to a new RMA task is determined through a
contrastive approach to identify the most appropriate task assignment plan (Sec. 3.2).
1â€œSuccess Rateâ€ and â€œWorkloadâ€ are defined as the ratio of successfully accomplished tasks and the average number of tasks handled per engineer, respectively. For ease of presentation, details are
described in Sec. 4.1.
Figure 3: Defect-aware graph construction from ATE logs.
3.1
Defect-Aware Representation
Engineer Representation
To evaluate the ability of each engineer in handling different
defect types of ICs, we first formulate the normalized representation Â¯ei for each engineer ei âˆˆE, utilizing the data
from RMAs they have previously handled. Given the defect
type set Vtype, let Pi,p and Ni,p denote the average processing
time and the count of defect type p âˆˆVtype handled by engineer ei âˆˆE, respectively. An engineer eiâ€™s ability to handle
defect type p is defined as follows, where shorter processing
time and more handling experience indicate higher ability:
ability(i, p) = avg

1 âˆ’
Pi,p
P
ej Pj,p/|E| ,
Ni,p
P
ej Nj,p/|E|

.
(1)
Based on the defined ability ai,p of engineer ei, the normalized defect-aware representation Â¯ei âˆˆR|Vtype| of engineer ei
is formulated as follows:
Â¯ei =
"
ability(i, p)
P
pâ€² ability(i, pâ€²)
#
pâˆˆVtype
.
(2)
Task Representation
To preserve ATE log information and represent new tasks, we
construct a defect-aware graph based on ATE logs and encode
each node within it to capture failure characteristics.
Definition 2 (Defect-Aware Graph): Given the task set
Vtask, defect type set Vtype, and the test item set Vtest, the
relationships between these entities are defined as follows. If
a test item m âˆˆVtest fails in the ATE logs of task t âˆˆVtask,
an edge Îµmâ†”t is formed, defining the edge set Etestâ†”task =
{Îµmâ†”t | m âˆˆVtest, t âˆˆVtask}. If a task t âˆˆVtask belongs
to defect type p âˆˆVtype, an edge Îµtâ†”p is formed, defining
the edge set Etaskâ†”type = {Îµtâ†”p | t âˆˆVtask, p âˆˆVtype}.
Therefore, the defect-aware graph G is formulated as follows:
G = (V, E, X)
ï£±
ï£²
ï£³
V = Vtest âˆªVtask âˆªVtype (nodes)
E = Etestâ†”task âˆªEtaskâ†”type (edges)
X = {xv|v âˆˆV} (attributes)
,
(3)
where X is an attribute set, and each xv âˆˆX represents a
node attribute of â€œtest itemâ€, â€œtaskâ€ or â€œdefect typeâ€. Figure 3
illustrates an example of graph construction.

===== Page 4 =====

The observation in Figure 2 highlights that different defect types exhibit varying degrees of correlation in their failure characteristics. To effectively capture these characteristics and encode each node in the defect-aware graph G, we
design two types of modeling approaches: local structure
modeling and global structure modeling. These approaches
can be applied individually or in combination. Generally, integrating both improves performance by capturing diverse
structural information. In some cases, such as when ATE
logs are extensive, global structure modeling alone better captures high-level defect relationships since it leverages broader
connections. Conversely, local structure modeling alone may
yield better results. By flexibly applying local and global
structural information, DeCo can provide a more comprehensive representation of defect-aware relationships.
Local structure modeling. For local structure modeling, we
represent the characteristics of each node in the defect-aware
graph G by exploring its local neighborhood. This allows us
to encode fine-grained, proximity-based relationships among
test items, tasks, and defect types. To achieve this, we redesign the classic model DeepWalk [Perozzi et al., 2014],
which learns node embeddings by generating random walks
over the graph and optimizing node co-occurrence within local neighborhoods. Also, we extend the skip-gram architecture [Grover and Leskovec, 2016; Mikolov et al., 2013] by
considering the second-order proximity [Tang et al., 2015]
of each node in defect-aware graph G = (V, E, X) to better
capture structural proximity. The objective function of local
structure modeling is designed as follows:
Olocal = âˆ’log Zu +
X
vâˆˆN(u)

1 + Ï‰v,u

Ïˆ(v) Â· Ïˆ(u)

, (4)
Ï‰v,u=

J
 N(v), N(u)

, if v Ì¸= u and v, u âˆˆVtask
0
, otherwise
,
(5)
where Zu = P
uâˆˆV exp(Ïˆ(v) Â· Ïˆ(u)), and N(u) refers to th
set of nodes in the random walk starting from u. The function J(N(v), N(u)) denotes the Jaccard similarity between
N(v) âˆ©Vtest and N(u) âˆ©Vtest. Ïˆ(v) âˆˆRd and Ïˆ(u) âˆˆRd
are embedding vectors of nodes v and u, respectively.
Global structure modeling. For global structure modeling,
unlike direct neighborhood relationships, we construct metapaths to traverse multiple intermediate nodes, uncovering
high-level relational dependencies. A metapath is an ordered
sequence of node types and edge types defined on the network
schema. These structures are specifically designed to reveal
high-level relational dependencies. The metapaths used in
our work are defined as:
Definition 3 (Metapath): We define a metapath P as a path
in the form of u(n0)
e1
â†’n1
e2
â†’...
elâ†’v(nl), where ej âˆˆE,
and u and v belong to the same node set, i.e., both are from
test items (Vtest), tasks (Vtask), or defect types (Vtype). The
intermediate nodes {n1, ..., nlâˆ’1} belong to the remaining
node sets. For example, if u, v âˆˆVtype, the intermediate
nodes satisfy {n1, . . . , nlâˆ’1} âŠ‚Vtask âˆªVtest. The metapath
describes a composite relationship Ï€ = e1 â—¦n1 â—¦e2 â—¦... â—¦el
between node u and v, where â—¦denote the composition operator that sequentially connects edges and intermediate nodes
in G. Therefore, a metapath structure can be represented in a
triplet form P = (u, Ï€, v).
To strengthen these structured dependencies, we create a
triplet-based representation and employ a margin-based objective to grasp the interconnections between the source node
u and the target node v within a metapath P = (u, Ï€, v). This
approach facilitates the learning of representations for various
nodes in the defect-aware graph. Let Pâ‰¤l
u,v denote all metapaths from u to v with a length of at most l âˆˆN. The objective
function of global structure modeling is defined as:
Oglobal = âˆ’
1
|Pâ‰¤l
u,v|
X
P =(u,Ï€,v)âˆˆPâ‰¤l
u,v
LP ,
(6)
LP =
X
P â€²âˆˆ{(uâ€²,Ï€,vâ€²)|uâ€²Ì¸=u or vâ€²Ì¸=v}
h
EP + Î¾ âˆ’EP â€²
i
+,
(7)
where P â€² is the set of negative samples generated based on
metapath P, and EP is a scoring function that evaluates the
plausibility of a metapath P. This function is derived from
the concept of knowledge graph embedding, ensuring that
the metapath (triplet structure) captures meaningful structural
relationships.
We employ the HolE model [Nickel et al.,
2016] as the scoring function for its effectiveness in capturing complex relational triplet structures. Here, [Âµ]+ denotes
max(0, Âµ), and Î¾ > 0 is a hyperparameter of margin.
The objective function for integrating both modeling approaches can be easily derived as:
max
Ïˆ (Olocal) + Î»(Oglobal)
= max
Ïˆ
X
uâˆˆV

âˆ’log Zu +
X
vâˆˆN(u)

1 + Ï‰v,u

Ïˆ(v) Â· Ïˆ(u)

|
{z
}
local structure
âˆ’Î» Â·
1
|Pâ‰¤l
u,v|
X
P âˆˆPâ‰¤l
u,v
X
P â€²
h
EP + Î¾ âˆ’EP â€²
i
+
|
{z
}
global structure

,
(8)
where Î» > 0 is a hyperparameter balancing both modeling.
Finally, the representation of each test item, task and defect
type in the defect-aware graph can be obtained.
Based on Eq. 8, we can formulate the representation of a
new task tk (/âˆˆVtask) by considering the failed test items in
its ATE logs. Let Fk âŠ‚Vtest includes the failed test items
in the ATE logs of new task tk. The probability of task tk
belongs to defect type p âˆˆVtype is estimated as follows:
prob(k, p) = sim
 1
|Fk|
X
fâˆˆFk
Ïˆ(f), Ïˆ(p)

,
(9)
where Ïˆ(Â·) represents the embedding vector of a node. The
function sim(Â·, Â·) represents the cosine similarity.
Subsequently, the normalized defect-aware representation Â¯tk âˆˆ
R|Vtype| of new task tk is designed as follows:
Â¯tk =
"
prob(k, p)
P
pâ€² prob(k, pâ€²)
#
pâˆˆVtype
.
(10)

===== Page 5 =====

3.2
Contrasting-Based Assignment
After obtaining the defect-aware representation Â¯ei (Eq. 2) and
Â¯tk (Eq. 10) for each engineer ei and newly received task tk,
we aim to assign the most appropriate engineer to handle the
new task tk.
Here, we design the assignment score Âµi,k
to quantify the suitability of each engineer ei âˆˆE for new
task tk. Inspired by contrastive decoding approaches [Li et
al., 2022; Chuang et al., 2023], the assignment score Âµi,k is
computed by contrasting information across representations
Â¯tk and Â¯ei to refine the task-to-engineer assignment process,
as designed as follows:
Âµi,k =
X
pâˆˆVtype
S(ei, tk, p),
(11)
S(ei, tk, p) =
ï£±
ï£²
ï£³
log Â¯ei(p) + Ïµ
Â¯tk(p) + Ïµ
, if Ni,p Ì¸= 0 and
wcurr
i
wavg
i
< 1
âˆ’âˆ
, otherwise
,
(12)
where Ïµ > 0 is small constant introduced to prevent division
by zero. Â¯ei(p) = ei,p represents the ability of engineer ei
for defect type p (Eq. 1, Eq. 2). Â¯tk(p) = sk,p indicates the
probability that new task tk belongs to defect type p (Eq. 9,
Eq. 10). Ni,p denotes the number of tasks of defect type p
handled by engineer ei.
Specifically, to prevent excessive workload on engineers,
we introduce a workload constraint. The values wcurr
i
and
wavg
i
represent the current number of tasks handled by engineer ei and eiâ€™s average historical workload, respectively.
The condition wcurr
i
/wavg
i
< 1 ensures that engineers with
lighter workloads are prioritized.
Finally, according to the assignment score Âµi,k for each
engineer ei âˆˆE and the new task tk, we assign task tk to the
engineer Ë†e with the highest score, ensuring that the selected
engineer has sufficient capacity and a manageable workload
to handle the new task effectively.
4
Experiments
4.1
Experimental Setup
Dataset and Preprocessing.
We use a real-world ATE
dataset collected from a semiconductor company, as described in Sec. 2.1. To evaluate methods under both scarce
and informative defect data conditions, we consider the original dataset as scarce and create an expanded dataset by increasing the number of engineers, defect types, RMA logs
and other relevant factors. The statistics of the scarce (original) dataset and the expanded dataset are presented in Table 2.
The first 75% of the total RMA data is used for training, while
the remaining 25% is reserved for testing.
Baselines. We compare DeCo with the following baselines:
LowestWL, MostEXP, CF, as well as our variant CA. LowestWL and MostEXP are widely used strategies in industries.
Datasets # Testers #Test
items
#Defect
types
# ATE logs Avg. handling
days
ATEscar
4
1,140
8
234
38.3
ATEexp
26
1,703
14
3,190
41.1
Table 2: Dataset statistics.
â€¢ LowestWL assigns each new task to the engineer with the
lowest current workload.
â€¢ MostEXP assigns each new task to the engineer who has
handled the most tasks with similar failed test items, considering them the most experienced.
â€¢ CF employs collaborative filtering (CF). An engineertask matrix from past RMA records calculates suitability
scores. Similarity between a new task and past tasks uses
Word2Vec embeddings of failed test items, averaging these
embeddings to represent each task. An engineerâ€™s suitability for a new task is a weighted sum of past task scores,
with weights from task cosine similarity.
â€¢ CA is a variant of DeCo retaining only contrast-based
assignment (remove defect-aware graphs). The new taskâ€™s
representation uses cosine similarity between fail rates of
test items in ATE logs and those of each defect type.
We also evaluate our method with local, global, and combined structure modeling, denoted as DeColocal, DeCoglobal,
and DeCo, respectively.
Evaluation Metrics. Our evaluation relies on two metrics:
â€¢ Success:
The
success
rate
(%)
is
the
ratio
of
tasks successfully completed by engineers, estimated as
|Nsuccess|/|Ntotal|, where Nsuccess is the set of tasks completed before their close dates, and Ntotal includes all new
tasks that need to be handled.
â€¢ Workload: The metric reports the average daily workload
per engineer, with lower values being better.
The daily
workload of each engineer is estimated as wt
i/wavg
i
, where
wt
i is the number of tasks handled by engineer ei on day t,
and wavg
i
is their average daily task count.
Engineer Processing Time Simulation.
To simulate the
time required for ei to handle the new task tk, we define an
influence factor x based on the current workload and experience. It is estimated as: x = (wcurr
i
/wavg
i
) + (Ni,p/N avg
i
),
where wcurr
i
and wavg
i
are the current and average number of
tasks handled by ei, respectively. Similarly, Ni,k is the number of times ei has handled tasks of the same defect type as
tk, and N avg
i
is the average number of times an engineer handles each defect type. Given the influence factor x, the time
Ti,k required for ei to handle the new task tk is as:
Ti,k = T avg
i,k + Ïƒ(Îº Â· x âˆ’0.5)âˆ†Ti,
(13)
where T avg
i,k
is the average time ei takes to handle tasks
of the same defect type as tk, and âˆ†Ti is the difference between the longest and shortest handling times for
ei. The parameter Îº > 0 controls the impact of the influence
factor x, with a larger Îº means a greater influence of workload and experience on the required time for handling tk.
Implementation details. For local structure modeling, the
walk length and number of walks are set to 20 and 10, respectively. For global structure modeling, the metapath length l is
set to 5 (Eq. 6), and the margin Î¾ is set to 1 (Eq. 7). In Eq. 8, Î»
is set to 1, the embedding dimension to 128, and the training
epoch to 50. All experiments are conducted on a system with
12 CPU cores and 64GB RAM, running CUDA 12.1.

===== Page 6 =====

Dataset ATEscar
Metric
Îº
LowestWL
MostEXP
CF
CA
Ours
DeColocal
DeCoglobal
DeCo
Success(%) (â†‘)
1
69.33Â±7.60
48.66Â±11.69
64.00Â±2.79
76.67Â±1.82
82.66Â±4.34
82.00Â±4.47
86.00 Â± 2.79
Workload (â†“)
1.38Â±0.10
2.21Â±0.51
1.66Â±0.11
1.60Â±0.05
1.66Â±0.06
1.71Â±0.08
1.69Â±0.08
Success(%) (â†‘)
2
68.00Â±5.58
48.66Â±14.45
64.66Â±2.98
74.49Â±2.61
84.66 Â± 1.82
80.00Â±4.71
83.99Â±3.65
Workload (â†“)
1.45Â±0.17
2.19Â±0.53
1.63Â±0.03
1.54Â±0.15
1.62Â±0.20
1.79Â±0.12
1.68Â±0.10
Success(%) (â†‘)
5
74.66Â±5.05
48.66Â±14.45
61.33Â±2.97
73.33Â±1.01
88.00Â±1.62
82.66Â±4.34
88.01 Â± 1.82
Workload (â†“)
1.36Â±0.18
2.18Â±0.53
1.63Â±0.07
1.42Â±0.07
1.50Â±0.14
1.62Â± 0.16
1.50Â±0.14
Dataset ATEexp
Metric
Îº
LowestWL
MostEXP
CF
CA
Ours
DeColocal
DeCoglobal
DeCo
Success(%) (â†‘)
1
76.09Â±1.94
13.74Â±11.06
48.35Â±2.12
78.37Â±2.24
78.63Â±2.28
78.06Â±1.69
79.32 Â± 1.19
Workload (â†“)
0.65Â±0.01
1.42Â±0.34
0.70Â±0.01
0.55Â±0.01
0.70Â±0.06
0.74Â±0.06
0.68Â±0.04
Success(%) (â†‘)
2
84.81Â±1.36
13.24Â±11.10
60.42Â±6.74
88.27Â±2.12
90.08 Â± 1.17
89.18Â±1.77
89.52Â±2.13
Workload (â†“)
0.58Â±0.01
1.23Â±0.63
0.67Â±0.04
0.48Â±0.01
0.50Â±0.04
0.49Â±0.04
0.52Â±0.07
Success(%) (â†‘)
5
89.38Â±0.58
13.21Â±11.25
70.36Â±3.59
95.07Â±1.12
95.13Â±1.31
95.83 Â± 0.71
95.34Â±0.83
Workload (â†“)
0.33Â±0.01
1.44Â±0.03
0.62Â±0.03
0.40Â±0.34
0.41Â±0.02
0.39Â±0.01
0.41Â±0.01
Table 3: Performance comparison on datasets ATEscar and ATEexp. The results are reported as the mean Â± standard deviation over 10
runs. The best success rate (abbreviated as â€œSuccessâ€) results are highlighted in bold. Cells in gray indicate workload ratios (abbreviated as
â€œWorkloadâ€) that are better than the average performance across methods.
4.2
Results and Analysis
Comparison Results. Table 3 presents the comparative results under different engineer processing time settings, with
Îº = 1, 2, 5 (Eq. 13). Key observations include:
Effectiveness. Our framework outperforms all baselines in
success rate, with the second-highest success rate also
achieved by DeCo variants (DeColocal, DeCoglobal, or DeCo).
Meanwhile, it maintains a competitive workload, demonstrating the effectiveness of capturing failure characteristics from
the defect-aware graph. Although LowestWL and CA perform similarly to our method on the ATEexp dataset, their
success rates remain lower across different Îº values, while
their workload is only slightly lower.
Generalization. DeCo achieves the highest success rate while
keeping workloads manageable on both datasets. In ATEscar,
it significantly outperforms baselines, showing its applicability with limited data.
In ATEexp, although DeColocal,
DeCoglobal, and DeCo perform similarly, an interesting trend
emerges: when more ATE logs are available (ATEexp) and the
engineer processing time is more affected by workload and
experience (Îº = 5), global structure modeling alone achieves
a higher success rate. This is because it captures broader
task relationships and engineer expertise, leading better task
assignments when data is abundant and processing time depends more on workload and experience.
Performance Analysis of Local and Global Modeling Integration. To evaluate the impact of integrating local and
global structure modeling in DeCo, we vary the Î» value
(Eq. 8) to control the degree of integration, as shown in Figure 4. In dataset ATEscar, setting Î» around 10âˆ’2 and 10âˆ’1
(where global modeling has less impact than local modeling)
achieves the highest success rate and lowest workload. In
dataset ATEexp, the success rate remains stable across different Î» values, but setting Î» to 101 yields the lowest workload.
Figure 4: The performance of DeCo with different values of Î».
This suggests that the expanded dataset contains richer information, allowing global modeling to better capture defect
relationships and assign tasks more accurately and efficiently.
Performance on Defect Type Detection. We further evaluate DeCo for defect type detection using defect-aware representations. In Eq. 9, prob(k, p) denotes the probability of task
tk belonging to defect type p. We select the top-3 and top-5
defect types with the highest prob(k, p) values as detection
results. Figure 5 presents the results, analyzing the impact of
varying walk length and margin in DeCo. Results indicate
that performance improves (stronger red) when both walk
length and margin are either smallest or largest. Longer walks
boost performance when the margin is 10, while a larger margin helps only at maximum walk length. This implies that
while longer walks capture more informative structures, they
require a larger margin to maintain proper separation in the

===== Page 7 =====

Figure 5: The performance of DeCo for detect type detection on
dataset ATEscar with Îº = 1. Within each metric, higher values are
represented in red, while lower values are shown in blue.
embedding space. Balancing these two factors can further
enhance performance.
Case study. To examine how DeCo assigns different tasks,
we present two cases where engineers successfully completed
tasks before close dates, as shown in Figure 6.
Case 1. Figure 6a shows a task of defect type â€œ#EIPDâ€. Based
on the learned representationÂ¯t of the task, DeCo correctly detects the defect type and assigns the task to Engineer A, whose
representation Â¯e indicates the highest capability for handling
â€œ#EIPDâ€. Engineer A also has the highest historical handling
ratio for this defect type. This case demonstrates that defectaware representations learned in DeCo can effectively capture
failure characteristics, enabling accurate defect detection and
task assignment to the most experienced engineers.
Case 2.
Figure
6b
shows
a
task
belonging
to
type
â€œ#BEOL_defectâ€. As observed in Sec. 2.1, â€œ#BEOL_defectâ€
shares similar failure characteristics with â€œ#MIM_capacitorâ€.
This similarity causes the defect-aware representation Â¯t to
predict a higher probability for â€œ#MIM_capacitorâ€ than
â€œ#BEOL_defectâ€.
However, the contrasting-based assignment in DeCo identifies Engineer D as a suitable candidate. Even though Engineer D has no prior experience with
â€œ#BEOL_defectâ€, the engineerâ€™s defect-aware representation
Â¯e is similar to taskÂ¯t, indicating potential capability. This suggests that Engineer Dâ€™s experience with other defect types
provides transferable skills for handling this task. As a result,
DeCo assigns the task to Engineer D, who successfully completes it despite having no prior experience with this type.
5
Related Work
Fault Localization.
Research on IC testing primarily focuses on optimizing test design in hardware design and manufacturing processes [Lang et al., 2022; Park et al., 2017;
Afacan et al., 2021; Lyu et al., 2018].
Machine learning
methods have been applied for fault detection and diagnosis during the thin film deposition stage [Fan et al., 2020].
VAE-based generative models have been used to address data
Figure 6: Details of two successfully completed cases, analyzed in
two stages: defect type detection and RMA task assignment.
imbalance in thin film deposition [Fan et al., 2023]. Power
supply noise in ICs has also been detected and analyzed using ATE systems [Liau and Schmitt-Landsiedel, 2003].
Although existing works perform well in various scenarios, certain defects may exhibit similar failure characteristics,
making identification challenging. In such cases, accurate diagnosis often relies on experienced engineers. Therefore, our
work focuses on identifying IC failure characteristics and assign them to suitable engineers to improve defect handling.
This is an area still unexplored in IC test research.
Task Assignment.
Recent research focuses on effective
assignment while considering constrains [Mo et al., 2013;
Hettiachchi et al., 2022; Dickerson et al., 2018; Andersen et
al., 2016; Liu et al., 2015; Constantino et al., 2017]. Some research develops the QASCA system to support quality-aware
task assignment by incorporating worker skills and quality
standards [Zheng et al., 2015]. Various evaluation metrics
are also used depending on the task type [Li et al., 2014;
Lee et al., 2014; Balakrishnan et al., 2015; De Alfaro and
Shavlovsky, 2014]. Some studies have assessed the time required for workers to complete tasks [Mavridis et al., 2016],
while others have considered fairness among the population
under budget constraints [Goel and Faltings, 2019].
While these works address worker skills, task difficulty,
and efficiency, they often overlook worker workloads, a critical factor in practice. Our RMA task assignment addresses
this by considering engineer expertise, task failure characteristics, and workload balance while maximizing success rate
and ensuring practical applicability.
6
Conclusion
We propose DeCo, a framework for optimizing RMA task
assignment by constructing a defect-aware graph from ATE
logs and employing local and global structure modeling
to learn task representations. A contrast-based assignment
method refines task-to-engineer allocation. When applied to
real-world IC testing data, DeCo achieves the highest success rates while keepping engineersâ€™ workloads manageable
across both scarce and expanded ATE log conditions. We also
demonstrate its effectiveness in defect type detection. Two
case studies show that DeCo can assign potentially capable
engineers to previously unfamiliar defects.

===== Page 8 =====

Acknowledgments
This paper was supported in part by National Science and
Technology Council (NSTC), R.O.C., under Contract 1132221-E-006-203-MY2, 114-2622-8-006-002-TD1 and 1132634-F-006-001-MBK.
References
[Afacan et al., 2021] Engin Afacan, Nuno LourenÃ§o, Ricardo Martins, and GÃ¼nhan DÃ¼ndar.
Machine learning
techniques in analog/rf integrated circuit design, synthesis, layout, and test. Integration, 77:113â€“130, 2021.
[Andersen et al., 2016] Per-Arne
Andersen,
Christian
KrÃ¥kevik, Morten Goodwin, and Anis Yazidi. Adaptive
task assignment in online learning environments.
In
Proceedings of the 6th international conference on web
intelligence, mining and semantics, pages 1â€“10, 2016.
[Balakrishnan et al., 2015] Ramji Balakrishnan, Haijin Lin,
and Shiva Sivaramakrishnan.
Task assignment, relative
and absolute performance evaluation. AAA, 2015.
[Chuang et al., 2023] Yung-Sung
Chuang,
Yujia
Xie,
Hongyin Luo, Yoon Kim, James Glass, and Pengcheng
He.
Dola:
Decoding by contrasting layers improves
factuality in large language models.
arXiv preprint
arXiv:2309.03883, 2023.
[Constantino et al., 2017] Ademir Aparecido Constantino,
Candido Ferreira Xavier de Mendonca Neto, Silvio
Alexandre de Araujo, Dario Landa-Silva, RogÃ©rio Calvi,
and Allainclair Flausino dos Santos.
Solving a large
real-world bus driver scheduling problem with a multiassignment based heuristic algorithm. 2017.
[De Alfaro and Shavlovsky, 2014] Luca
De
Alfaro
and
Michael Shavlovsky.
Crowdgrader: A tool for crowdsourcing the evaluation of homework assignments.
In
Proceedings of the 45th ACM technical symposium on
Computer science education, pages 415â€“420, 2014.
[Dickerson et al., 2018] John
P
Dickerson,
Karthik
A
Sankararaman, Aravind Srinivasan, and Pan Xu. Assigning tasks to workers based on historical data: Online task
assignment with two-sided arrivals. In International Conference on Autonomous Agents and Multiagent Systems
(AAMAS), 2018.
[Fan et al., 2020] Shu-Kai S. Fan, Chia-Yu Hsu, Du-Ming
Tsai, Fei He, and Chun-Chung Cheng. Data-driven approach for fault detection and diagnostic in semiconductor
manufacturing. IEEE Transactions on Automation Science
and Engineering, 17(4):1925â€“1936, 2020.
[Fan et al., 2023] Shu-Kai S. Fan, Du-Ming Tsai, and PeiChi Yeh. Effective variational-autoencoder-based generative models for highly imbalanced fault detection data
in semiconductor manufacturing. IEEE Transactions on
Semiconductor Manufacturing, 36(2):205â€“214, 2023.
[Goel and Faltings, 2019] Naman Goel and Boi Faltings.
Crowdsourcing with fairness, diversity and budget constraints. In Proceedings of the 2019 AAAI/ACM Conference on AI, Ethics, and Society, AIES â€™19, page 297â€“304,
New York, NY, USA, 2019. Association for Computing
Machinery.
[Grover and Leskovec, 2016] Aditya
Grover
and
Jure
Leskovec.
Node2vec:
Scalable feature learning for
networks. In Proc. of ACM SIGKDD, 2016.
[He and Wang, 2007] Q. Peter He and Jin Wang. Fault detection using the k-nearest neighbor rule for semiconductor
manufacturing processes. IEEE Transactions on Semiconductor Manufacturing, 20(4):345â€“354, 2007.
[Hettiachchi et al., 2022] Danula
Hettiachchi,
Vassilis
Kostakos, and Jorge Goncalves.
A survey on task assignment in crowdsourcing.
ACM Computing Surveys
(CSUR), 55(3):1â€“35, 2022.
[K et al., 2023] Sudeendra Kumar K, S. S. Rekha, Akshay Koushik, Ayas Kanta Swain, and K. K. Mahapatra.
Lightweight secured split test technique with rma capability to prevent ic counterfeiting.
In 2023 IEEE International Symposium on Smart Electronic Systems (iSES),
pages 191â€“196, 2023.
[Lang et al., 2022] Christopher I. Lang,
Fan-Keng Sun,
Bruce Lawler, Jack Dillon, Ash Al Dujaili, John Ruth,
Peter Cardillo, Perry Alfred, Alan Bowers, Adrian Mckiernan, and Duane S. Boning.
One class process
anomaly detection using kernel density estimation methods. IEEE Transactions on Semiconductor Manufacturing,
35(3):457â€“469, 2022.
[Lee et al., 2003] Y.J. Lee, T. Kane, J.-J. Lim, L. Schiano,
Y.-B. Kim, F.J. Meyer, F. Lombardi, and S. Max. Analysis and measurement of timing jitter induced by radiated
emi noise in automatic test equipment. IEEE Transactions
on Instrumentation and Measurement, 52(6):1749â€“1755,
2003.
[Lee et al., 2014] Sooyoung Lee, Sehwa Park, and Seog
Park. A quality enhancement of crowdsourcing based on
quality evaluation and user-level task assignment framework. In 2014 International Conference on Big Data and
Smart Computing (BIGCOMP), pages 60â€“65. IEEE, 2014.
[Li et al., 2014] Hongwei Li, Bo Zhao, and Ariel Fuxman.
The wisdom of minority: discovering and targeting the
right group of workers for crowdsourcing. Proceedings
of the 23rd international conference on World wide web,
2014.
[Li et al., 2022] Xiang Lisa Li, Ari Holtzman, Daniel Fried,
Percy Liang, Jason Eisner, Tatsunori Hashimoto, Luke
Zettlemoyer, and Mike Lewis.
Contrastive decoding:
Open-ended text generation as optimization.
arXiv
preprint arXiv:2210.15097, 2022.
[Liau and Schmitt-Landsiedel, 2003] E.
Liau
and
D. Schmitt-Landsiedel. Evolution of automatic semiconductor test equipment: automatic test pattern learning,
classification, optimisation and generation for power
supply noise.
In IEEE International Symposium on
Virtual Environments, Human-Computer Interfaces and
Measurement Systems, 2003. VECIMS â€™03. 2003, pages
39â€“44, 2003.

===== Page 9 =====

[Liu et al., 2015] Hong Liu, Peng Zhang, Bin Hu, and Philip
Moore. A novel approach to task assignment in a cooperative multi-agent design system. Applied Intelligence,
43:162â€“175, 2015.
[Lyu et al., 2018] Wenlong Lyu, Fan Yang, Changhao Yan,
Dian Zhou, and Xuan Zeng. Batch bayesian optimization
via multi-objective acquisition ensemble for automated
analog circuit design. In International conference on machine learning, pages 3306â€“3314. PMLR, 2018.
[Mavridis et al., 2016] Panagiotis Mavridis, David GrossAmblard, and ZoltÃ¡n MiklÃ³s. Using hierarchical skills for
optimized task assignment in knowledge-intensive crowdsourcing. Proceedings of the 25th International Conference on World Wide Web, 2016.
[Mikolov et al., 2013] Tomas Mikolov, Kai Chen, Greg Corrado, and Jeffrey Dean. Efficient estimation of word representations in vector space. In Proc. of Workshop at ICLR,
2013.
[Mo et al., 2013] Luyi Mo,
Reynold Cheng,
Ben Kao,
Xuan S. Yang, Chenghui Ren, Siyu Lei, David Wai-Lok
Cheung, and Eric Lo. Optimizing plurality for human intelligence tasks. Proceedings of the 22nd ACM international conference on Information & Knowledge Management, 2013.
[Nickel et al., 2016] Maximilian Nickel, Lorenzo Rosasco,
and Tomaso Poggio. Holographic embeddings of knowledge graphs. In Proceedings of the AAAI conference on
artificial intelligence, volume 30, 2016.
[Park et al., 2017] Sung Joo Park, Bumhee Bae, Joungho
Kim, and Madhavan Swaminathan.
Application of machine learning for optimization of 3-d integrated circuits
and systems. IEEE transactions on very large scale integration (VLSI) systems, 25(6):1856â€“1865, 2017.
[Perozzi et al., 2014] Bryan Perozzi, Rami Al-Rfou, and
Steven Skiena. Deepwalk: Online learning of social representations. In Proceedings of the 20th ACM SIGKDD international conference on Knowledge discovery and data
mining, pages 701â€“710, 2014.
[Tang et al., 2015] Jian Tang, Meng Qu, Mingzhe Wang,
Ming Zhang, Jun Yan, and Qiaozhu Mei. Line: Largescale information network embedding. Proceedings of the
24th International Conference on World Wide Web, 2015.
[Zheng et al., 2015] Yudian Zheng, Jiannan Wang, Guoliang
Li, Reynold Cheng, and Jianhua Feng. Qasca: A qualityaware task assignment system for crowdsourcing applications. Proceedings of the 2015 ACM SIGMOD International Conference on Management of Data, 2015.
