<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-US" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1" />

<title>Architecture Papers</title>

<!--#include virtual="../../top.html" -->
<h1>Architecture Papers</h1>
<p>
Although this is neither up-to-date nor comprehensive, below is a list of selected papers about computer architecture for embedded systems.

<ol>

<li> Edward A. Lee, Jan Reineke, and Michael Zimmer, "<a href="https://chess.eecs.berkeley.edu/pubs/1196.html">Abstract PRET Machines</a>," <em>Invited TCRTS award paper.</em>  IEEE Real-Time Systems Symposium (RTSS 17), December 5, 2017.

<li> Michael Zimmer, "<a href="http://www.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-181.html">Predictable Processors for Mixed-Criticality Systems and Precision-Timed I/O</a>, PhD Thesis, EECS Department, University of California, Berkeley, Technical Report No. UCB/EECS-2015-181, August 10, 2015.</li>
      
<li> Hokeun Kim, David Broman, Edward A. Lee, Michael Zimmer, Aviral Shrivastava, and Junkwang Oh, <a href="http://chess.eecs.berkeley.edu/pubs/1101.html"> A Predictable and Command-Level Priority-Based DRAM Controller for Mixed-Criticality Systems</a>, in Proceedings of the 21st IEEE Real-Time and Embedded Technology and Application Symposium (RTAS), Seattle, pp 317-326, WA, USA, April 13-16, 2015.</li>

<li>Michael Zimmer, David Broman, Chris Shaver, and Edward A. Lee. <a href="http://chess.eecs.berkeley.edu/pubs/1048.html">FlexPRET: A Processor Platform for Mixed-Criticality Systems</a>, In Proceedings of the 20th IEEE Real-Time and Embedded Technology and Application Symposium (RTAS), Berlin, Germany, April 15-17, 2014. </li>

<li>David Broman, Michael Zimmer, Yooseong Kim, Hokeun Kim, Jian Cai, Aviral Shrivastava, Stephen A. Edwards, Edward A. Lee. <a href="http://chess.eecs.berkeley.edu/pubs/993.html">Precision Timed Infrastructure: Design Challenges</a>. In Proceedings of the Electronic System Level Synthesis Conference (ESLsyn), Austin, Texas, USA, May 31-June 1, 2013. </li>

<li>Isaac Liu, Jan Reineke, David Broman, Michael Zimmer, Edward A. Lee. <a href="http://chess.eecs.berkeley.edu/pubs/919.html">A PRET Microarchitecture Implementation with Repeatable Timing and Competitive Performance</a>, In Proceedings of the 30th IEEE International Conference on Computer Design (ICCD), Pages 87-93, October, 2012. </li>

<li>Isaac Liu. <a href="http://www.eecs.berkeley.edu/Pubs/TechRpts/2012/EECS-2012-113.html">Precision Timed Machines</a>, Ph.D. Dissertation, EECS Department, University of California, Berkeley, Technical Report No. UCB/EECS-2012-113, May 14, 2012. </li>

<li>Jan Reineke, Isaac Liu, Hiren D. Patel, Sungjun Kim, Edward A. Lee, <a href="http://chess.eecs.berkeley.edu/pubs/851.html">PRET DRAM Controller: Bank Privatization for Predictability and Temporal Isolation</a>, International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), October, 2011. </li>

<li> Dai Nguyen Bui, Edward A. Lee, Isaac Liu, Hiren D. Patel, Jan Reineke. <a href="http://chess.eecs.berkeley.edu/pubs/839.html">Temporal Isolation on Multiprocessing Architectures</a>, Design Automation Conference (DAC), June, 2011. </li>

<li> Stephen A. Edwards, Sungjun Kim, Edward A. Lee, Isaac Liu, Hiren D. Patel, Martin Schoeberl. <a href="http://chess.eecs.berkeley.edu/pubs/614.html">A Disruptive Computer Design Idea: Architectures with Repeatable Timing</a>, Proceedings of International Conference on Computer Design (ICCD), IEEE, Lake Tahoe, CA, 4-7 October, 2009. </li>

<li>Ben Lickly, Isaac Liu, Sungjun Kim, Hiren D. Patel, Stephen A. Edwards and Edward A. Lee, <a href="http://chess.eecs.berkeley.edu/pubs/475.html" target="_top">Predictable Programming on a Precision Timed Architecture</a>, in Proceedings of International Conference on Compilers, Architecture, and Synthesis from Embedded Systems (CASES), October, 2008.</li>

<li>Stephen A. Edwards and Edward A. Lee, <a href="http://chess.eecs.berkeley.edu/pubs/517.html"><i>The case for Precision Timed (PRET) Machines</i></a>, in Proceedings of the 44th annual conference on Design Automation Conference (DAC)</a>, San Diego, California, pp. 264-265, June, 2007.</li>

<li>S. Sriram and E. A. Lee, "<a href="http://ptolemy.eecs.berkeley.edu/publications/papers/97/order" target="main">Determining the Order of Processor Transactions in Statically Scheduled Multiprocessors</a>," Journal of VLSI Signal Processing, Vol. 15, No. 3, pp. 207-220, March 1997.<br>

<li>E. A. Lee and J. Bier, "Architectures For Statically Scheduled Dataflow," <I>Journal on Parallel and Distributed Systems</I>, December 1990.

<li>E. A. Lee, "<a href="http://dx.doi.org/10.1109/53.16934">Programmable DSP Architectures, Part II</a>," <I>IEEE Acoustics, Speech, and Signal Processing Magazine</I>, vol. 6, no. 1, pp. 4-14, January, 1989.

<li>E. A. Lee, "<a href="http://dx.doi.org/10.1109/53.16926">Programmable DSP Architectures, Part I</a>," <I>IEEE Acoustics, Speech, and Signal Processing Magazine</I>, October, 1988.

<li>E. A. Lee and D. G. Messerschmitt, "Pipeline Interleaved Programmable DSPs: Architecture," <I>IEEE Trans. on Acoustics, Speech, and Signal Processing</I>, vol. ASSP-35(9), September, 1987.



</OL>
<!--#include virtual="../../bottom.html" -->
</body>
</html>
