ADCX (R32, M32)/[1;6]
ADCX (R64, M64)/[1;6]
ADOX (R32, M32)/[1;6]
ADOX (R64, M64)/[1;6]
AESDEC (XMM, M128)/[4;≤11]
AESDECLAST (XMM, M128)/[4;≤11]
AESENC (XMM, M128)/[4;≤11]
AESENCLAST (XMM, M128)/[4;≤11]
AESIMC (XMM, M128)/[≤12;≤15]
AESKEYGENASSIST (XMM, M128, I8)/[≤9;≤12]
VADDPD (XMM, XMM, M128)/[4;≤11]
VADDPD (YMM, YMM, M256)/[4;≤12]
VADDPS (XMM, XMM, M128)/[4;≤11]
VADDPS (YMM, YMM, M256)/[4;≤12]
VADDSD (XMM, XMM, M64)/[4;≤11]
VADDSS (XMM, XMM, M32)/[4;≤11]
VADDSUBPD (XMM, XMM, M128)/[4;≤11]
VADDSUBPD (YMM, YMM, M256)/[4;≤12]
VADDSUBPS (XMM, XMM, M128)/[4;≤11]
VADDSUBPS (YMM, YMM, M256)/[4;≤12]
VANDNPD (XMM, XMM, M128)/[1;≤8]
VANDNPD (YMM, YMM, M256)/[1;≤9]
VANDNPS (XMM, XMM, M128)/[1;≤8]
VANDNPS (YMM, YMM, M256)/[1;≤9]
VANDPD (XMM, XMM, M128)/[1;≤8]
VANDPD (YMM, YMM, M256)/[1;≤9]
VANDPS (XMM, XMM, M128)/[1;≤8]
VANDPS (YMM, YMM, M256)/[1;≤9]
VBLENDPD (XMM, XMM, M128, I8)/[1;≤8]
VBLENDPD (YMM, YMM, M256, I8)/[1;≤9]
VBLENDPS (XMM, XMM, M128, I8)/[1;≤8]
VBLENDPS (YMM, YMM, M256, I8)/[1;≤9]
VBLENDVPD (XMM, XMM, M128, XMM)/[1;≤8]
VBLENDVPD (XMM, XMM, XMM, XMM)/[1;2]
VBLENDVPD (YMM, YMM, M256, YMM)/[1;≤9]
VBLENDVPD (YMM, YMM, YMM, YMM)/[1;2]
VBLENDVPS (XMM, XMM, M128, XMM)/[1;≤8]
VBLENDVPS (XMM, XMM, XMM, XMM)/[1;2]
VBLENDVPS (YMM, YMM, M256, YMM)/[1;≤9]
VBLENDVPS (YMM, YMM, YMM, YMM)/[1;2]
VBROADCASTF128 (YMM, M128)/[≤5;≤8]
VBROADCASTSD (YMM, M64)/[≤5;≤8]
VBROADCASTSS (XMM, M32)/[≤4;≤7]
VBROADCASTSS (YMM, M32)/[≤5;≤8]
VCMPPD (XMM, XMM, M128, I8)/[4;≤11]
VCMPPD (YMM, YMM, M256, I8)/[4;≤12]
VCMPPS (XMM, XMM, M128, I8)/[4;≤11]
VCMPPS (YMM, YMM, M256, I8)/[4;≤12]
VCMPSD (XMM, XMM, M64, I8)/[4;≤11]
VCMPSS (XMM, XMM, M32, I8)/[4;≤11]
VCOMISD (XMM, M64)/[≤3;8]
VCOMISD (XMM, XMM)/≤3
VCOMISS (XMM, M32)/[≤3;8]
VCOMISS (XMM, XMM)/≤3
VCVTDQ2PD (XMM, M64)/[≤8;≤11]
VCVTDQ2PD (YMM, M128)/[≤9;≤12]
VCVTDQ2PS (XMM, M128)/[≤8;≤11]
VCVTDQ2PS (YMM, M256)/[≤9;≤12]
VCVTPD2DQ (XMM, M128)/[≤9;≤12]
VCVTPD2DQ (XMM, M256)/[≤12;≤15]
VCVTPD2PS (XMM, M128)/[≤9;≤12]
VCVTPD2PS (XMM, M256)/[≤12;≤15]
VCVTPS2DQ (XMM, M128)/[≤8;≤11]
VCVTPS2DQ (YMM, M256)/[≤9;≤12]
VCVTPS2PD (XMM, M64)/[≤8;≤11]
VCVTPS2PD (YMM, M128)/[≤9;≤12]
VCVTSD2SI (R32, M64)/[12;≤21]
VCVTSD2SI (R32, XMM)/≤7
VCVTSD2SI (R64, M64)/[≤11;12]
VCVTSD2SI (R64, XMM)/≤7
VCVTSD2SS (XMM, XMM, M64)/[1;≤12]
VCVTSD2SS (XMM, XMM, XMM)/[1;5]
VCVTSI2SD (XMM, XMM, M32)/[4;≤11]
VCVTSI2SD (XMM, XMM, M64)/[4;≤11]
VCVTSI2SD (XMM, XMM, R32)/[4;≤7]
VCVTSI2SD (XMM, XMM, R64)/[4;≤7]
VCVTSI2SS (XMM, XMM, M32)/[4;≤11]
VCVTSI2SS (XMM, XMM, M64)/[1;≤12]
VCVTSI2SS (XMM, XMM, R32)/[4;≤7]
VCVTSI2SS (XMM, XMM, R64)/[2;≤8]
VCVTSS2SD (XMM, XMM, M32)/[4;≤11]
VCVTSS2SD (XMM, XMM, XMM)/[4;5]
VCVTSS2SI (R32, M32)/[≤11;12]
VCVTSS2SI (R32, XMM)/≤7
VCVTSS2SI (R64, M32)/[≤11;12]
VCVTSS2SI (R64, XMM)/≤8
VCVTTPD2DQ (XMM, M128)/[≤9;≤12]
VCVTTPD2DQ (XMM, M256)/[≤12;≤15]
VCVTTPS2DQ (XMM, M128)/[≤8;≤11]
VCVTTPS2DQ (YMM, M256)/[≤9;≤12]
VCVTTSD2SI (R32, M64)/[12;≤21]
VCVTTSD2SI (R32, XMM)/≤7
VCVTTSD2SI (R64, M64)/[≤11;12]
VCVTTSD2SI (R64, XMM)/≤7
VCVTTSS2SI (R32, M32)/[≤11;12]
VCVTTSS2SI (R32, XMM)/≤7
VCVTTSS2SI (R64, M32)/[≤11;12]
VCVTTSS2SI (R64, XMM)/≤8
VDIVPD (XMM, XMM, M128)/[≤13.0;≤21]
VDIVPD (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVPD (YMM, YMM, M256)/[≤13.0;≤22]
VDIVPD (YMM, YMM, YMM)/[≤13.0;≤15]
VDIVPS (XMM, XMM, M128)/[≤11.0;≤18]
VDIVPS (XMM, XMM, XMM)/[≤11.0;≤12]
VDIVPS (YMM, YMM, M256)/[≤11.0;≤19]
VDIVPS (YMM, YMM, YMM)/[≤11.0;≤12]
VDIVSD (XMM, XMM, M64)/[≤13.0;≤21]
VDIVSD (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVSS (XMM, XMM, M32)/[≤11.0;≤18]
VDIVSS (XMM, XMM, XMM)/[≤11.0;≤12]
VDPPD (XMM, XMM, M128, I8)/[9;≤16]
VDPPS (XMM, XMM, M128, I8)/[13;≤20]
VDPPS (YMM, YMM, M256, I8)/[13;≤21]
VEXTRACTF128 (M128, YMM, I8)/[≤4;≤10]
VEXTRACTPS (M32, XMM, I8)/[≤5;≤10]
VEXTRACTPS (R32, XMM, I8)/≤4
VHADDPD (XMM, XMM, M128)/[6;≤13]
VHADDPD (YMM, YMM, M256)/[6;≤14]
VHADDPS (XMM, XMM, M128)/[6;≤13]
VHADDPS (YMM, YMM, M256)/[6;≤14]
VHSUBPD (XMM, XMM, M128)/[6;≤13]
VHSUBPD (YMM, YMM, M256)/[6;≤14]
VHSUBPS (XMM, XMM, M128)/[6;≤13]
VHSUBPS (YMM, YMM, M256)/[6;≤14]
VINSERTF128 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTPS (XMM, XMM, M32, I8)/[1;≤8]
VLDDQU (XMM, M128)/[≤4;≤7]
VLDDQU (YMM, M256)/[≤5;≤8]
VMASKMOVDQU (XMM, XMM)/≤9
VMASKMOVPD (M128, XMM, XMM)/[≤10;≤14]
VMASKMOVPD (M256, YMM, YMM)/[≤10;≤14]
VMASKMOVPD (XMM, XMM, M128)/[1;≤8]
VMASKMOVPD (YMM, YMM, M256)/[1;≤9]
VMASKMOVPS (M128, XMM, XMM)/[≤10;≤14]
VMASKMOVPS (M256, YMM, YMM)/[≤10;≤14]
VMASKMOVPS (XMM, XMM, M128)/[1;≤8]
VMASKMOVPS (YMM, YMM, M256)/[1;≤9]
VMAXPD (XMM, XMM, M128)/[4;≤11]
VMAXPD (YMM, YMM, M256)/[4;≤12]
VMAXPS (XMM, XMM, M128)/[4;≤11]
VMAXPS (YMM, YMM, M256)/[4;≤12]
VMAXSD (XMM, XMM, M64)/[4;≤11]
VMAXSS (XMM, XMM, M32)/[4;≤11]
VMINPD (XMM, XMM, M128)/[4;≤11]
VMINPD (YMM, YMM, M256)/[4;≤12]
VMINPS (XMM, XMM, M128)/[4;≤11]
VMINPS (YMM, YMM, M256)/[4;≤12]
VMINSD (XMM, XMM, M64)/[4;≤11]
VMINSS (XMM, XMM, M32)/[4;≤11]
VMOVAPD (M128, XMM)/[≤4;≤10]
VMOVAPD (M256, YMM)/[≤4;≤10]
VMOVAPD (XMM, M128)/[≤4;≤7]
VMOVAPD (YMM, M256)/[≤5;≤8]
VMOVAPD_28 (XMM, XMM)/[0;1]
VMOVAPD_28 (YMM, YMM)/[0;1]
VMOVAPD_29 (XMM, XMM)/[0;1]
VMOVAPD_29 (YMM, YMM)/[0;1]
VMOVAPS (M128, XMM)/[≤4;≤10]
VMOVAPS (M256, YMM)/[≤4;≤10]
VMOVAPS (XMM, M128)/[≤4;≤7]
VMOVAPS (YMM, M256)/[≤5;≤8]
VMOVAPS_28 (XMM, XMM)/[0;1]
VMOVAPS_28 (YMM, YMM)/[0;1]
VMOVAPS_29 (XMM, XMM)/[0;1]
VMOVAPS_29 (YMM, YMM)/[0;1]
VMOVD (M32, XMM)/[≤4;≤10]
VMOVD (R32, XMM)/≤3
VMOVD (XMM, M32)/[≤4;≤7]
VMOVD (XMM, R32)/≤3
VMOVDDUP (XMM, M64)/[≤4;≤7]
VMOVDDUP (YMM, M256)/[≤5;≤8]
VMOVDQA (M128, XMM)/[≤4;≤10]
VMOVDQA (M256, YMM)/[≤4;≤10]
VMOVDQA (XMM, M128)/[≤4;≤7]
VMOVDQA (YMM, M256)/[≤5;≤8]
VMOVDQA_6F (XMM, XMM)/[0;1]
VMOVDQA_6F (YMM, YMM)/[0;1]
VMOVDQA_7F (XMM, XMM)/[0;1]
VMOVDQA_7F (YMM, YMM)/[0;1]
VMOVDQU (M128, XMM)/[≤4;≤10]
VMOVDQU (M256, YMM)/[≤4;≤10]
VMOVDQU (XMM, M128)/[≤4;≤7]
VMOVDQU (YMM, M256)/[≤5;≤8]
VMOVDQU_6F (XMM, XMM)/[0;1]
VMOVDQU_6F (YMM, YMM)/[0;1]
VMOVDQU_7F (XMM, XMM)/[0;1]
VMOVDQU_7F (YMM, YMM)/[0;1]
VMOVHPD (M64, XMM)/[≤4;≤10]
VMOVHPD (XMM, XMM, M64)/[1;≤8]
VMOVHPS (M64, XMM)/[≤4;≤10]
VMOVHPS (XMM, XMM, M64)/[1;≤8]
VMOVLPD (M64, XMM)/[≤4;≤10]
VMOVLPD (XMM, XMM, M64)/[1;≤8]
VMOVLPS (M64, XMM)/[≤4;≤10]
VMOVLPS (XMM, XMM, M64)/[1;≤8]
VMOVMSKPD (R32, XMM)/≤3
VMOVMSKPD (R32, YMM)/≤5
VMOVMSKPS (R32, XMM)/≤3
VMOVMSKPS (R32, YMM)/≤5
VMOVNTDQ (M128, XMM)/[≤408;≤417]
VMOVNTDQ (M256, YMM)/[≤398;≤419]
VMOVNTDQA (XMM, M128)/[≤4;≤7]
VMOVNTPD (M128, XMM)/[≤417;≤427]
VMOVNTPD (M256, YMM)/≤421
VMOVNTPS (M128, XMM)/[≤419;≤429]
VMOVNTPS (M256, YMM)/[≤417;≤420]
VMOVQ (M64, XMM)/[≤4;≤10]
VMOVQ (R64, XMM)/≤3
VMOVQ (XMM, M64)/[≤4;≤7]
VMOVQ (XMM, R64)/≤3
VMOVSD (M64, XMM)/[≤4;≤10]
VMOVSD (XMM, M64)/[≤4;≤7]
VMOVSHDUP (XMM, M128)/[≤4;≤7]
VMOVSHDUP (YMM, M256)/[≤5;≤8]
VMOVSLDUP (XMM, M128)/[≤4;≤7]
VMOVSLDUP (YMM, M256)/[≤5;≤8]
VMOVSS (M32, XMM)/[≤4;≤10]
VMOVSS (XMM, M32)/[≤4;≤7]
VMOVUPD (M128, XMM)/[≤4;≤10]
VMOVUPD (M256, YMM)/[≤4;≤10]
VMOVUPD (XMM, M128)/[≤4;≤7]
VMOVUPD (YMM, M256)/[≤5;≤8]
VMOVUPD_10 (XMM, XMM)/[0;1]
VMOVUPD_10 (YMM, YMM)/[0;1]
VMOVUPD_11 (XMM, XMM)/[0;1]
VMOVUPD_11 (YMM, YMM)/[0;1]
VMOVUPS (M128, XMM)/[≤4;≤10]
VMOVUPS (M256, YMM)/[≤4;≤10]
VMOVUPS (XMM, M128)/[≤4;≤7]
VMOVUPS (YMM, M256)/[≤5;≤8]
VMOVUPS_10 (XMM, XMM)/[0;1]
VMOVUPS_10 (YMM, YMM)/[0;1]
VMOVUPS_11 (XMM, XMM)/[0;1]
VMOVUPS_11 (YMM, YMM)/[0;1]
VMPSADBW (XMM, XMM, M128, I8)/[3;≤11]
VMPSADBW (XMM, XMM, XMM, I8)/[3;4]
VMULPD (XMM, XMM, M128)/[4;≤11]
VMULPD (YMM, YMM, M256)/[4;≤12]
VMULPS (XMM, XMM, M128)/[4;≤11]
VMULPS (YMM, YMM, M256)/[4;≤12]
VMULSD (XMM, XMM, M64)/[4;≤11]
VMULSS (XMM, XMM, M32)/[4;≤11]
VORPD (XMM, XMM, M128)/[1;≤8]
VORPD (YMM, YMM, M256)/[1;≤9]
VORPS (XMM, XMM, M128)/[1;≤8]
VORPS (YMM, YMM, M256)/[1;≤9]
VPABSB (XMM, M128)/[≤5;≤8]
VPABSD (XMM, M128)/[≤5;≤8]
VPABSW (XMM, M128)/[≤5;≤8]
VPACKSSDW (XMM, XMM, M128)/[1;≤8]
VPACKSSWB (XMM, XMM, M128)/[1;≤8]
VPACKUSDW (XMM, XMM, M128)/[1;≤8]
VPACKUSWB (XMM, XMM, M128)/[1;≤8]
VPADDB (XMM, XMM, M128)/[1;≤8]
VPADDD (XMM, XMM, M128)/[1;≤8]
VPADDQ (XMM, XMM, M128)/[1;≤8]
VPADDSB (XMM, XMM, M128)/[1;≤8]
VPADDSW (XMM, XMM, M128)/[1;≤8]
VPADDUSB (XMM, XMM, M128)/[1;≤8]
VPADDUSW (XMM, XMM, M128)/[1;≤8]
VPADDW (XMM, XMM, M128)/[1;≤8]
VPALIGNR (XMM, XMM, M128, I8)/[1;≤8]
VPAND (XMM, XMM, M128)/[1;≤8]
VPANDN (XMM, XMM, M128)/[1;≤8]
VPAVGB (XMM, XMM, M128)/[1;≤8]
VPAVGW (XMM, XMM, M128)/[1;≤8]
VPBLENDVB (XMM, XMM, M128, XMM)/[1;≤8]
VPBLENDVB (XMM, XMM, XMM, XMM)/[1;2]
VPBLENDW (XMM, XMM, M128, I8)/[1;≤8]
VPCLMULQDQ (XMM, XMM, M128, I8)/[7;≤14]
VPCMPEQB (XMM, XMM, M128)/[1;≤8]
VPCMPEQD (XMM, XMM, M128)/[1;≤8]
VPCMPEQQ (XMM, XMM, M128)/[1;≤8]
VPCMPEQW (XMM, XMM, M128)/[1;≤8]
VPCMPESTRI (XMM, M128, I8)/[≤11;≤25]
VPCMPESTRI (XMM, XMM, I8)/[≤11;16]
VPCMPESTRI64 (XMM, M128, I8)/[≤11;≤25]
VPCMPESTRI64 (XMM, XMM, I8)/[≤11;16]
VPCMPESTRM (XMM, M128, I8)/[9;16]
VPCMPESTRM (XMM, XMM, I8)/[9;16]
VPCMPESTRM64 (XMM, M128, I8)/[9;16]
VPCMPESTRM64 (XMM, XMM, I8)/[9;16]
VPCMPGTB (XMM, XMM, M128)/[1;≤8]
VPCMPGTB (XMM, XMM, XMM)/[0;1]
VPCMPGTD (XMM, XMM, M128)/[1;≤8]
VPCMPGTD (XMM, XMM, XMM)/[0;1]
VPCMPGTQ (XMM, XMM, M128)/[3;≤10]
VPCMPGTQ (XMM, XMM, XMM)/[0;3]
VPCMPGTW (XMM, XMM, M128)/[1;≤8]
VPCMPGTW (XMM, XMM, XMM)/[0;1]
VPCMPISTRI (XMM, M128, I8)/[≤11;≤25]
VPCMPISTRI (XMM, XMM, I8)/[≤11;≤12]
VPCMPISTRM (XMM, M128, I8)/[8;16]
VPCMPISTRM (XMM, XMM, I8)/[8;≤12]
VPERM2F128 (YMM, YMM, M256, I8)/[3;≤11]
VPERMILPD (XMM, M128, I8)/[≤5;≤8]
VPERMILPD (XMM, XMM, M128)/[1;≤8]
VPERMILPD (YMM, M256, I8)/[≤6;≤9]
VPERMILPD (YMM, YMM, M256)/[1;≤9]
VPERMILPS (XMM, M128, I8)/[≤5;≤8]
VPERMILPS (XMM, XMM, M128)/[1;≤8]
VPERMILPS (YMM, M256, I8)/[≤6;≤9]
VPERMILPS (YMM, YMM, M256)/[1;≤9]
VPEXTRB (M8, XMM, I8)/[≤11;≤15]
VPEXTRB (R32, XMM, I8)/≤4
VPEXTRD (M32, XMM, I8)/[≤5;≤10]
VPEXTRD (R32, XMM, I8)/≤4
VPEXTRQ (M64, XMM, I8)/[≤5;≤10]
VPEXTRQ (R64, XMM, I8)/≤4
VPEXTRW (M16, XMM, I8)/[≤11;≤15]
VPEXTRW (R32, XMM, I8)/≤4
VPHADDD (XMM, XMM, M128)/[3;≤10]
VPHADDSW (XMM, XMM, M128)/[3;≤10]
VPHADDW (XMM, XMM, M128)/[3;≤10]
VPHMINPOSUW (XMM, M128)/[≤8;≤11]
VPHSUBD (XMM, XMM, M128)/[3;≤10]
VPHSUBSW (XMM, XMM, M128)/[3;≤10]
VPHSUBW (XMM, XMM, M128)/[3;≤10]
VPINSRB (XMM, XMM, M8, I8)/[1;≤8]
VPINSRB (XMM, XMM, R32, I8)/[2;≤4]
VPINSRD (XMM, XMM, M32, I8)/[1;≤8]
VPINSRD (XMM, XMM, R32, I8)/[2;≤4]
VPINSRQ (XMM, XMM, M64, I8)/[1;≤8]
VPINSRQ (XMM, XMM, R64, I8)/[2;≤4]
VPINSRW (XMM, XMM, M16, I8)/[1;≤8]
VPINSRW (XMM, XMM, R32, I8)/[2;≤4]
VPMADDUBSW (XMM, XMM, M128)/[5;≤12]
VPMADDWD (XMM, XMM, M128)/[5;≤12]
VPMAXSB (XMM, XMM, M128)/[1;≤8]
VPMAXSD (XMM, XMM, M128)/[1;≤8]
VPMAXSW (XMM, XMM, M128)/[1;≤8]
VPMAXUB (XMM, XMM, M128)/[1;≤8]
VPMAXUD (XMM, XMM, M128)/[1;≤8]
VPMAXUW (XMM, XMM, M128)/[1;≤8]
VPMINSB (XMM, XMM, M128)/[1;≤8]
VPMINSD (XMM, XMM, M128)/[1;≤8]
VPMINSW (XMM, XMM, M128)/[1;≤8]
VPMINUB (XMM, XMM, M128)/[1;≤8]
VPMINUD (XMM, XMM, M128)/[1;≤8]
VPMINUW (XMM, XMM, M128)/[1;≤8]
VPMOVMSKB (R32, XMM)/≤3
VPMOVSXBD (XMM, M32)/[≤5;≤8]
VPMOVSXBQ (XMM, M16)/[≤5;≤8]
VPMOVSXBW (XMM, M64)/[≤5;≤8]
VPMOVSXDQ (XMM, M64)/[≤5;≤8]
VPMOVSXWD (XMM, M64)/[≤5;≤8]
VPMOVSXWQ (XMM, M32)/[≤5;≤8]
VPMOVZXBD (XMM, M32)/[≤5;≤8]
VPMOVZXBQ (XMM, M16)/[≤5;≤8]
VPMOVZXBW (XMM, M64)/[≤5;≤8]
VPMOVZXDQ (XMM, M64)/[≤5;≤8]
VPMOVZXWD (XMM, M64)/[≤5;≤8]
VPMOVZXWQ (XMM, M32)/[≤5;≤8]
VPMULDQ (XMM, XMM, M128)/[5;≤12]
VPMULHRSW (XMM, XMM, M128)/[5;≤12]
VPMULHUW (XMM, XMM, M128)/[5;≤12]
VPMULHW (XMM, XMM, M128)/[5;≤12]
VPMULLD (XMM, XMM, M128)/[10;≤17]
VPMULLW (XMM, XMM, M128)/[5;≤12]
VPMULUDQ (XMM, XMM, M128)/[5;≤12]
VPOR (XMM, XMM, M128)/[1;≤8]
VPSADBW (XMM, XMM, M128)/[3;≤10]
VPSHUFB (XMM, XMM, M128)/[1;≤8]
VPSHUFD (XMM, M128, I8)/[≤5;≤8]
VPSHUFHW (XMM, M128, I8)/[≤5;≤8]
VPSHUFLW (XMM, M128, I8)/[≤5;≤8]
VPSIGNB (XMM, XMM, M128)/[1;≤8]
VPSIGND (XMM, XMM, M128)/[1;≤8]
VPSIGNW (XMM, XMM, M128)/[1;≤8]
VPSLLD (XMM, XMM, M128)/[1;≤8]
VPSLLD (XMM, XMM, XMM)/[1;2]
VPSLLQ (XMM, XMM, M128)/[1;≤8]
VPSLLQ (XMM, XMM, XMM)/[1;2]
VPSLLW (XMM, XMM, M128)/[1;≤8]
VPSLLW (XMM, XMM, XMM)/[1;2]
VPSRAD (XMM, XMM, M128)/[1;≤8]
VPSRAD (XMM, XMM, XMM)/[1;2]
VPSRAW (XMM, XMM, M128)/[1;≤8]
VPSRAW (XMM, XMM, XMM)/[1;2]
VPSRLD (XMM, XMM, M128)/[1;≤8]
VPSRLD (XMM, XMM, XMM)/[1;2]
VPSRLQ (XMM, XMM, M128)/[1;≤8]
VPSRLQ (XMM, XMM, XMM)/[1;2]
VPSRLW (XMM, XMM, M128)/[1;≤8]
VPSRLW (XMM, XMM, XMM)/[1;2]
VPSUBB (XMM, XMM, M128)/[1;≤8]
VPSUBB (XMM, XMM, XMM)/[0;1]
VPSUBD (XMM, XMM, M128)/[1;≤8]
VPSUBD (XMM, XMM, XMM)/[0;1]
VPSUBQ (XMM, XMM, M128)/[1;≤8]
VPSUBQ (XMM, XMM, XMM)/[0;1]
VPSUBSB (XMM, XMM, M128)/[1;≤8]
VPSUBSB (XMM, XMM, XMM)/[0;1]
VPSUBSW (XMM, XMM, M128)/[1;≤8]
VPSUBSW (XMM, XMM, XMM)/[0;1]
VPSUBUSB (XMM, XMM, M128)/[1;≤8]
VPSUBUSB (XMM, XMM, XMM)/[0;1]
VPSUBUSW (XMM, XMM, M128)/[1;≤8]
VPSUBUSW (XMM, XMM, XMM)/[0;1]
VPSUBW (XMM, XMM, M128)/[1;≤8]
VPSUBW (XMM, XMM, XMM)/[0;1]
VPTEST (XMM, M128)/[≤4;9]
VPTEST (XMM, XMM)/≤4
VPTEST (YMM, M256)/[≤6;12]
VPTEST (YMM, YMM)/≤6
VPUNPCKHBW (XMM, XMM, M128)/[1;≤8]
VPUNPCKHDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKHQDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKHWD (XMM, XMM, M128)/[1;≤8]
VPUNPCKLBW (XMM, XMM, M128)/[1;≤8]
VPUNPCKLDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKLQDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKLWD (XMM, XMM, M128)/[1;≤8]
VPXOR (XMM, XMM, M128)/[1;≤8]
VPXOR (XMM, XMM, XMM)/[0;1]
VRCPPS (XMM, M128)/[≤8;≤11]
VRCPPS (YMM, M256)/[≤9;≤12]
VRCPSS (XMM, XMM, M32)/[4;≤11]
VROUNDPD (XMM, M128, I8)/[≤12;≤15]
VROUNDPD (YMM, M256, I8)/[≤13;≤16]
VROUNDPS (XMM, M128, I8)/[≤12;≤15]
VROUNDPS (YMM, M256, I8)/[≤13;≤16]
VROUNDSD (XMM, XMM, M64, I8)/[8;≤15]
VROUNDSS (XMM, XMM, M32, I8)/[8;≤15]
VRSQRTPS (XMM, M128)/≤11
VRSQRTPS (XMM, XMM)/[≤4.0;≤5]
VRSQRTPS (YMM, M256)/≤12
VRSQRTPS (YMM, YMM)/[≤4.0;≤5]
VRSQRTSS (XMM, XMM, M32)/[≤4.0;≤11]
VRSQRTSS (XMM, XMM, XMM)/[≤4.0;≤5]
VSHUFPD (XMM, XMM, M128, I8)/[1;≤8]
VSHUFPD (YMM, YMM, M256, I8)/[1;≤9]
VSHUFPS (XMM, XMM, M128, I8)/[1;≤8]
VSHUFPS (YMM, YMM, M256, I8)/[1;≤9]
VSQRTPD (XMM, M128)/[≤20.0;≤25]
VSQRTPD (XMM, XMM)/[≤13.0;≤19]
VSQRTPD (YMM, M256)/[≤21.0;≤26]
VSQRTPD (YMM, YMM)/[≤13.0;≤20]
VSQRTPS (XMM, M128)/≤19
VSQRTPS (XMM, XMM)/[≤12.0;≤13]
VSQRTPS (YMM, M256)/≤20
VSQRTPS (YMM, YMM)/[≤12.0;≤13]
VSQRTSD (XMM, XMM, M64)/[≤13.0;≤25]
VSQRTSD (XMM, XMM, XMM)/[≤13.0;≤19]
VSQRTSS (XMM, XMM, M32)/[≤12.0;≤19]
VSQRTSS (XMM, XMM, XMM)/[≤12.0;≤13]
VSTMXCSR (M32)/≤10
VSUBPD (XMM, XMM, M128)/[4;≤11]
VSUBPD (YMM, YMM, M256)/[4;≤12]
VSUBPS (XMM, XMM, M128)/[4;≤11]
VSUBPS (YMM, YMM, M256)/[4;≤12]
VSUBSD (XMM, XMM, M64)/[4;≤11]
VSUBSS (XMM, XMM, M32)/[4;≤11]
VTESTPD (XMM, M128)/[≤3;8]
VTESTPD (XMM, XMM)/≤3
VTESTPD (YMM, M256)/[≤5;11]
VTESTPD (YMM, YMM)/≤5
VTESTPS (XMM, M128)/[≤3;8]
VTESTPS (XMM, XMM)/≤3
VTESTPS (YMM, M256)/[≤5;11]
VTESTPS (YMM, YMM)/≤5
VUCOMISD (XMM, M64)/[≤3;8]
VUCOMISD (XMM, XMM)/≤3
VUCOMISS (XMM, M32)/[≤3;8]
VUCOMISS (XMM, XMM)/≤3
VUNPCKHPD (XMM, XMM, M128)/[1;≤8]
VUNPCKHPD (YMM, YMM, M256)/[1;≤9]
VUNPCKHPS (XMM, XMM, M128)/[1;≤8]
VUNPCKHPS (YMM, YMM, M256)/[1;≤9]
VUNPCKLPD (XMM, XMM, M128)/[1;≤8]
VUNPCKLPD (YMM, YMM, M256)/[1;≤9]
VUNPCKLPS (XMM, XMM, M128)/[1;≤8]
VUNPCKLPS (YMM, YMM, M256)/[1;≤9]
VXORPD (XMM, XMM, M128)/[1;≤8]
VXORPD (XMM, XMM, XMM)/[0;1]
VXORPD (YMM, YMM, M256)/[1;≤9]
VXORPD (YMM, YMM, YMM)/[0;1]
VXORPS (XMM, XMM, M128)/[1;≤8]
VXORPS (XMM, XMM, XMM)/[0;1]
VXORPS (YMM, YMM, M256)/[1;≤9]
VXORPS (YMM, YMM, YMM)/[0;1]
VBROADCASTI128 (YMM, M128)/[≤5;≤8]
VEXTRACTI128 (M128, YMM, I8)/[≤4;≤10]
VINSERTI128 (YMM, YMM, M128, I8)/[1;≤9]
VMOVNTDQA (YMM, M256)/[≤5;≤8]
VMPSADBW (YMM, YMM, M256, I8)/[3;≤12]
VMPSADBW (YMM, YMM, YMM, I8)/[3;4]
VPABSB (YMM, M256)/[≤6;≤9]
VPABSD (YMM, M256)/[≤6;≤9]
VPABSW (YMM, M256)/[≤6;≤9]
VPACKSSDW (YMM, YMM, M256)/[1;≤9]
VPACKSSWB (YMM, YMM, M256)/[1;≤9]
VPACKUSDW (YMM, YMM, M256)/[1;≤9]
VPACKUSWB (YMM, YMM, M256)/[1;≤9]
VPADDB (YMM, YMM, M256)/[1;≤9]
VPADDD (YMM, YMM, M256)/[1;≤9]
VPADDQ (YMM, YMM, M256)/[1;≤9]
VPADDSB (YMM, YMM, M256)/[1;≤9]
VPADDSW (YMM, YMM, M256)/[1;≤9]
VPADDUSB (YMM, YMM, M256)/[1;≤9]
VPADDUSW (YMM, YMM, M256)/[1;≤9]
VPADDW (YMM, YMM, M256)/[1;≤9]
VPALIGNR (YMM, YMM, M256, I8)/[1;≤9]
VPAND (YMM, YMM, M256)/[1;≤9]
VPANDN (YMM, YMM, M256)/[1;≤9]
VPAVGB (YMM, YMM, M256)/[1;≤9]
VPAVGW (YMM, YMM, M256)/[1;≤9]
VPBLENDD (XMM, XMM, M128, I8)/[1;≤8]
VPBLENDD (YMM, YMM, M256, I8)/[1;≤9]
VPBLENDVB (YMM, YMM, M256, YMM)/[1;≤9]
VPBLENDVB (YMM, YMM, YMM, YMM)/[1;2]
VPBLENDW (YMM, YMM, M256, I8)/[1;≤9]
VPBROADCASTB (XMM, M8)/[≤5;≤8]
VPBROADCASTB (YMM, M8)/[≤6;≤9]
VPBROADCASTD (XMM, M32)/[≤4;≤7]
VPBROADCASTD (YMM, M32)/[≤5;≤8]
VPBROADCASTQ (XMM, M64)/[≤4;≤7]
VPBROADCASTQ (YMM, M64)/[≤5;≤8]
VPBROADCASTW (XMM, M16)/[≤5;≤8]
VPBROADCASTW (YMM, M16)/[≤6;≤9]
VPCMPEQB (YMM, YMM, M256)/[1;≤9]
VPCMPEQD (YMM, YMM, M256)/[1;≤9]
VPCMPEQQ (YMM, YMM, M256)/[1;≤9]
VPCMPEQW (YMM, YMM, M256)/[1;≤9]
VPCMPGTB (YMM, YMM, M256)/[1;≤9]
VPCMPGTB (YMM, YMM, YMM)/[0;1]
VPCMPGTD (YMM, YMM, M256)/[1;≤9]
VPCMPGTD (YMM, YMM, YMM)/[0;1]
VPCMPGTQ (YMM, YMM, M256)/[3;≤11]
VPCMPGTQ (YMM, YMM, YMM)/[0;3]
VPCMPGTW (YMM, YMM, M256)/[1;≤9]
VPCMPGTW (YMM, YMM, YMM)/[0;1]
VPERM2I128 (YMM, YMM, M256, I8)/[3;≤11]
VPERMD (YMM, YMM, M256)/[3;≤11]
VPERMPD (YMM, M256, I8)/[≤9;≤11]
VPERMPS (YMM, YMM, M256)/[3;≤11]
VPERMQ (YMM, M256, I8)/[≤9;≤11]
VPHADDD (YMM, YMM, M256)/[3;≤11]
VPHADDSW (YMM, YMM, M256)/[3;≤11]
VPHADDW (YMM, YMM, M256)/[3;≤11]
VPHSUBD (YMM, YMM, M256)/[3;≤11]
VPHSUBSW (YMM, YMM, M256)/[3;≤11]
VPHSUBW (YMM, YMM, M256)/[3;≤11]
VPMADDUBSW (YMM, YMM, M256)/[5;≤13]
VPMADDWD (YMM, YMM, M256)/[5;≤13]
VPMASKMOVD (M128, XMM, XMM)/[≤10;≤14]
VPMASKMOVD (M256, YMM, YMM)/[≤10;≤14]
VPMASKMOVD (XMM, XMM, M128)/[1;≤8]
VPMASKMOVD (YMM, YMM, M256)/[1;≤9]
VPMASKMOVQ (M128, XMM, XMM)/[≤10;≤14]
VPMASKMOVQ (M256, YMM, YMM)/[≤10;≤14]
VPMASKMOVQ (XMM, XMM, M128)/[1;≤8]
VPMASKMOVQ (YMM, YMM, M256)/[1;≤9]
VPMAXSB (YMM, YMM, M256)/[1;≤9]
VPMAXSD (YMM, YMM, M256)/[1;≤9]
VPMAXSW (YMM, YMM, M256)/[1;≤9]
VPMAXUB (YMM, YMM, M256)/[1;≤9]
VPMAXUD (YMM, YMM, M256)/[1;≤9]
VPMAXUW (YMM, YMM, M256)/[1;≤9]
VPMINSB (YMM, YMM, M256)/[1;≤9]
VPMINSD (YMM, YMM, M256)/[1;≤9]
VPMINSW (YMM, YMM, M256)/[1;≤9]
VPMINUB (YMM, YMM, M256)/[1;≤9]
VPMINUD (YMM, YMM, M256)/[1;≤9]
VPMINUW (YMM, YMM, M256)/[1;≤9]
VPMOVMSKB (R32, YMM)/≤4
VPMOVSXBD (YMM, M64)/[≤9;≤11]
VPMOVSXBQ (YMM, M32)/[≤9;≤11]
VPMOVSXBW (YMM, M128)/[≤9;≤11]
VPMOVSXDQ (YMM, M128)/[≤9;≤11]
VPMOVSXWD (YMM, M128)/[≤9;≤11]
VPMOVSXWQ (YMM, M64)/[≤9;≤11]
VPMOVZXBD (YMM, M64)/[≤9;≤11]
VPMOVZXBQ (YMM, M32)/[≤9;≤11]
VPMOVZXBW (YMM, M128)/[≤9;≤11]
VPMOVZXDQ (YMM, M128)/[≤9;≤11]
VPMOVZXWD (YMM, M128)/[≤9;≤11]
VPMOVZXWQ (YMM, M64)/[≤9;≤11]
VPMULDQ (YMM, YMM, M256)/[5;≤13]
VPMULHRSW (YMM, YMM, M256)/[5;≤13]
VPMULHUW (YMM, YMM, M256)/[5;≤13]
VPMULHW (YMM, YMM, M256)/[5;≤13]
VPMULLD (YMM, YMM, M256)/[10;≤18]
VPMULLW (YMM, YMM, M256)/[5;≤13]
VPMULUDQ (YMM, YMM, M256)/[5;≤13]
VPOR (YMM, YMM, M256)/[1;≤9]
VPSADBW (YMM, YMM, M256)/[3;≤11]
VPSHUFB (YMM, YMM, M256)/[1;≤9]
VPSHUFD (YMM, M256, I8)/[≤6;≤9]
VPSHUFHW (YMM, M256, I8)/[≤6;≤9]
VPSHUFLW (YMM, M256, I8)/[≤6;≤9]
VPSIGNB (YMM, YMM, M256)/[1;≤9]
VPSIGND (YMM, YMM, M256)/[1;≤9]
VPSIGNW (YMM, YMM, M256)/[1;≤9]
VPSLLD (YMM, YMM, M128)/[1;≤9]
VPSLLD (YMM, YMM, XMM)/[3;4]
VPSLLQ (YMM, YMM, M128)/[1;≤9]
VPSLLQ (YMM, YMM, XMM)/[3;4]
VPSLLVD (XMM, XMM, M128)/[1;≤8]
VPSLLVD (YMM, YMM, M256)/[1;≤9]
VPSLLVQ (XMM, XMM, M128)/[1;≤8]
VPSLLVQ (YMM, YMM, M256)/[1;≤9]
VPSLLW (YMM, YMM, M128)/[1;≤9]
VPSLLW (YMM, YMM, XMM)/[3;4]
VPSRAD (YMM, YMM, M128)/[1;≤9]
VPSRAD (YMM, YMM, XMM)/[3;4]
VPSRAVD (XMM, XMM, M128)/[1;≤8]
VPSRAVD (YMM, YMM, M256)/[1;≤9]
VPSRAW (YMM, YMM, M128)/[1;≤9]
VPSRAW (YMM, YMM, XMM)/[3;4]
VPSRLD (YMM, YMM, M128)/[1;≤9]
VPSRLD (YMM, YMM, XMM)/[3;4]
VPSRLQ (YMM, YMM, M128)/[1;≤9]
VPSRLQ (YMM, YMM, XMM)/[3;4]
VPSRLVD (XMM, XMM, M128)/[1;≤8]
VPSRLVD (YMM, YMM, M256)/[1;≤9]
VPSRLVQ (XMM, XMM, M128)/[1;≤8]
VPSRLVQ (YMM, YMM, M256)/[1;≤9]
VPSRLW (YMM, YMM, M128)/[1;≤9]
VPSRLW (YMM, YMM, XMM)/[3;4]
VPSUBB (YMM, YMM, M256)/[1;≤9]
VPSUBB (YMM, YMM, YMM)/[0;1]
VPSUBD (YMM, YMM, M256)/[1;≤9]
VPSUBD (YMM, YMM, YMM)/[0;1]
VPSUBQ (YMM, YMM, M256)/[1;≤9]
VPSUBQ (YMM, YMM, YMM)/[0;1]
VPSUBSB (YMM, YMM, M256)/[1;≤9]
VPSUBSB (YMM, YMM, YMM)/[0;1]
VPSUBSW (YMM, YMM, M256)/[1;≤9]
VPSUBSW (YMM, YMM, YMM)/[0;1]
VPSUBUSB (YMM, YMM, M256)/[1;≤9]
VPSUBUSB (YMM, YMM, YMM)/[0;1]
VPSUBUSW (YMM, YMM, M256)/[1;≤9]
VPSUBUSW (YMM, YMM, YMM)/[0;1]
VPSUBW (YMM, YMM, M256)/[1;≤9]
VPSUBW (YMM, YMM, YMM)/[0;1]
VPUNPCKHBW (YMM, YMM, M256)/[1;≤9]
VPUNPCKHDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKHQDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKHWD (YMM, YMM, M256)/[1;≤9]
VPUNPCKLBW (YMM, YMM, M256)/[1;≤9]
VPUNPCKLDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKLQDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKLWD (YMM, YMM, M256)/[1;≤9]
VPXOR (YMM, YMM, M256)/[1;≤9]
VPXOR (YMM, YMM, YMM)/[0;1]
VGATHERDPD (XMM, VSIB_XMM, XMM)/[≤0;18]
VGATHERDPD (YMM, VSIB_XMM, YMM)/[≤0;20]
VGATHERDPS (XMM, VSIB_XMM, XMM)/[≤0;20]
VGATHERDPS (YMM, VSIB_YMM, YMM)/[≤0;22]
VGATHERQPD (XMM, VSIB_XMM, XMM)/[≤0;18]
VGATHERQPD (YMM, VSIB_YMM, YMM)/[≤0;20]
VGATHERQPS (XMM, VSIB_XMM, XMM)/[≤0;18]
VGATHERQPS (XMM, VSIB_YMM, XMM)/[≤0;20]
VPGATHERDD (XMM, VSIB_XMM, XMM)/[≤0;20]
VPGATHERDD (YMM, VSIB_YMM, YMM)/[≤0;22]
VPGATHERDQ (XMM, VSIB_XMM, XMM)/[≤0;18]
VPGATHERDQ (YMM, VSIB_XMM, YMM)/[≤0;20]
VPGATHERQD (XMM, VSIB_XMM, XMM)/[≤0;18]
VPGATHERQD (XMM, VSIB_YMM, XMM)/[≤0;20]
VPGATHERQQ (XMM, VSIB_XMM, XMM)/[≤0;18]
VPGATHERQQ (YMM, VSIB_YMM, YMM)/[≤0;20]
VAESDEC (XMM, XMM, M128)/[4;≤11]
VAESDECLAST (XMM, XMM, M128)/[4;≤11]
VAESENC (XMM, XMM, M128)/[4;≤11]
VAESENCLAST (XMM, XMM, M128)/[4;≤11]
VAESIMC (XMM, M128)/[≤12;≤15]
VAESKEYGENASSIST (XMM, M128, I8)/[≤9;≤12]
ADC (AL, 0)/[1;2]
ADC (AL, I8)/[1;2]
ADC (AX, I16)/[1;2]
ADC (EAX, I32)/[1;2]
ADC (M16, 0)/[2;≤12]
ADC (M16, I16)/[2;≤12]
ADC (M16, I8)/[2;≤13]
ADC (M16, R16)/[1;≤13]
ADC (M32, 0)/[2;≤11]
ADC (M32, I32)/[2;≤11]
ADC (M32, I8)/[2;≤11]
ADC (M32, R32)/[1;≤11]
ADC (M64, 0)/[2;≤11]
ADC (M64, I32)/[2;≤11]
ADC (M64, I8)/[2;≤11]
ADC (M64, R64)/[1;≤11]
ADC (M8, 0)/[2;≤12]
ADC (M8, I8)/[2;≤13]
ADC (M8, R8h)/[1;≤12]
ADC (M8, R8l)/[1;≤13]
ADC (R16, M16)/[1;6]
ADC (R32, M32)/[1;6]
ADC (R64, M64)/[1;6]
ADC (R8h, M8)/[1;6]
ADC (R8l, M8)/[1;6]
ADC (RAX, I32)/[1;2]
ADC_LOCK (M16, 0)/[13;≤30]
ADC_LOCK (M16, I16)/[13;≤30]
ADC_LOCK (M16, I8)/[13;≤30]
ADC_LOCK (M16, R16)/[13;≤30]
ADC_LOCK (M32, 0)/[13;≤29]
ADC_LOCK (M32, I32)/[13;≤29]
ADC_LOCK (M32, I8)/[13;≤29]
ADC_LOCK (M32, R32)/[13;≤29]
ADC_LOCK (M64, 0)/[13;≤29]
ADC_LOCK (M64, I32)/[13;≤29]
ADC_LOCK (M64, I8)/[13;≤29]
ADC_LOCK (M64, R64)/[13;≤29]
ADC_LOCK (M8, 0)/[13;≤30]
ADC_LOCK (M8, I8)/[13;≤30]
ADC_LOCK (M8, R8h)/[13;≤30]
ADC_LOCK (M8, R8l)/[13;≤30]
ADD (M16, 0)/[≤3;≤11]
ADD (M16, I16)/[≤3;≤11]
ADD (M16, I8)/[≤3;≤11]
ADD (M16, R16)/[1;≤11]
ADD (M32, 0)/[≤3;≤10]
ADD (M32, I32)/[≤3;≤10]
ADD (M32, I8)/[≤3;≤10]
ADD (M32, R32)/[1;≤10]
ADD (M64, 0)/[≤3;≤10]
ADD (M64, I32)/[≤3;≤10]
ADD (M64, I8)/[≤3;≤10]
ADD (M64, R64)/[1;≤10]
ADD (M8, 0)/[≤3;≤11]
ADD (M8, I8)/[≤3;≤11]
ADD (M8, R8h)/[1;≤11]
ADD (M8, R8l)/[1;≤11]
ADD (R16, M16)/[1;6]
ADD (R32, M32)/[1;6]
ADD (R64, M64)/[1;6]
ADD (R8h, M8)/[1;6]
ADD (R8l, M8)/[1;6]
ADD_LOCK (M16, 0)/[≤15;≤30]
ADD_LOCK (M16, I16)/[≤15;≤30]
ADD_LOCK (M16, I8)/[≤15;≤30]
ADD_LOCK (M16, R16)/[12;≤30]
ADD_LOCK (M32, 0)/[≤15;≤29]
ADD_LOCK (M32, I32)/[≤15;≤29]
ADD_LOCK (M32, I8)/[≤15;≤29]
ADD_LOCK (M32, R32)/[12;≤29]
ADD_LOCK (M64, 0)/[≤15;≤29]
ADD_LOCK (M64, I32)/[≤15;≤29]
ADD_LOCK (M64, I8)/[≤15;≤29]
ADD_LOCK (M64, R64)/[12;≤29]
ADD_LOCK (M8, 0)/[≤15;≤30]
ADD_LOCK (M8, I8)/[≤15;≤30]
ADD_LOCK (M8, R8h)/[12;≤30]
ADD_LOCK (M8, R8l)/[12;≤30]
AND (M16, 0)/[≤3;≤11]
AND (M16, I16)/[≤3;≤11]
AND (M16, I8)/[≤3;≤11]
AND (M16, R16)/[1;≤11]
AND (M32, 0)/[≤3;≤10]
AND (M32, I32)/[≤3;≤10]
AND (M32, I8)/[≤3;≤10]
AND (M32, R32)/[1;≤10]
AND (M64, 0)/[≤3;≤10]
AND (M64, I32)/[≤3;≤10]
AND (M64, I8)/[≤3;≤10]
AND (M64, R64)/[1;≤10]
AND (M8, 0)/[≤3;≤11]
AND (M8, I8)/[≤3;≤11]
AND (M8, R8h)/[1;≤11]
AND (M8, R8l)/[1;≤11]
AND (R16, M16)/[1;6]
AND (R32, M32)/[1;6]
AND (R64, M64)/[1;6]
AND (R8h, M8)/[1;6]
AND (R8l, M8)/[1;6]
AND_LOCK (M16, 0)/[≤15;≤30]
AND_LOCK (M16, I16)/[≤15;≤30]
AND_LOCK (M16, I8)/[≤15;≤30]
AND_LOCK (M16, R16)/[12;≤30]
AND_LOCK (M32, 0)/[≤15;≤29]
AND_LOCK (M32, I32)/[≤15;≤29]
AND_LOCK (M32, I8)/[≤15;≤29]
AND_LOCK (M32, R32)/[12;≤29]
AND_LOCK (M64, 0)/[≤15;≤29]
AND_LOCK (M64, I32)/[≤15;≤29]
AND_LOCK (M64, I8)/[≤15;≤29]
AND_LOCK (M64, R64)/[12;≤29]
AND_LOCK (M8, 0)/[≤15;≤30]
AND_LOCK (M8, I8)/[≤15;≤30]
AND_LOCK (M8, R8h)/[12;≤30]
AND_LOCK (M8, R8l)/[12;≤30]
BSF (R16, M16)/[3;8]
BSF (R32, M32)/[3;8]
BSF (R64, M64)/[3;8]
BSR (R16, M16)/[3;8]
BSR (R32, M32)/[3;8]
BSR (R64, M64)/[3;8]
BT (M16, 0)/[≤3;6]
BT (M16, I8)/[≤3;6]
BT (M16, R16)/[≤3;11]
BT (M32, 0)/[≤3;6]
BT (M32, I8)/[≤3;6]
BT (M32, R32)/[≤3;11]
BT (M64, 0)/[≤3;6]
BT (M64, I8)/[≤3;6]
BT (M64, R64)/[≤3;10]
BTC (M16, 0)/[≤3;≤11]
BTC (M16, I8)/[≤3;≤11]
BTC (M16, R16)/[≤3;≤18]
BTC (M32, 0)/[≤3;≤10]
BTC (M32, I8)/[≤3;≤10]
BTC (M32, R32)/[≤3;≤17]
BTC (M64, 0)/[≤3;≤10]
BTC (M64, I8)/[≤3;≤10]
BTC (M64, R64)/[≤3;≤16]
BTC_LOCK (M16, 0)/[≤15;≤30]
BTC_LOCK (M16, I8)/[≤13;≤30]
BTC_LOCK (M16, R16)/[≤15;≤34]
BTC_LOCK (M32, 0)/[≤15;≤29]
BTC_LOCK (M32, I8)/[≤15;≤29]
BTC_LOCK (M32, R32)/[≤15;≤33]
BTC_LOCK (M64, 0)/[≤15;≤29]
BTC_LOCK (M64, I8)/[≤15;≤29]
BTC_LOCK (M64, R64)/[≤15;≤32]
BTR (M16, 0)/[≤3;≤11]
BTR (M16, I8)/[≤3;≤11]
BTR (M16, R16)/[≤3;≤18]
BTR (M32, 0)/[≤3;≤10]
BTR (M32, I8)/[≤3;≤10]
BTR (M32, R32)/[≤3;≤17]
BTR (M64, 0)/[≤3;≤10]
BTR (M64, I8)/[≤3;≤10]
BTR (M64, R64)/[≤3;≤16]
BTR_LOCK (M16, 0)/[≤15;≤30]
BTR_LOCK (M16, I8)/[≤15;≤30]
BTR_LOCK (M16, R16)/[≤15;≤34]
BTR_LOCK (M32, 0)/[≤15;≤29]
BTR_LOCK (M32, I8)/[≤15;≤29]
BTR_LOCK (M32, R32)/[≤15;≤33]
BTR_LOCK (M64, 0)/[≤15;≤29]
BTR_LOCK (M64, I8)/[≤15;≤29]
BTR_LOCK (M64, R64)/[≤15;≤32]
BTS (M16, 0)/[≤3;≤11]
BTS (M16, I8)/[≤3;≤11]
BTS (M16, R16)/[≤3;≤18]
BTS (M32, 0)/[≤3;≤10]
BTS (M32, I8)/[≤3;≤10]
BTS (M32, R32)/[≤3;≤17]
BTS (M64, 0)/[≤3;≤10]
BTS (M64, I8)/[≤3;≤10]
BTS (M64, R64)/[≤3;≤16]
BTS_LOCK (M16, 0)/[≤15;≤30]
BTS_LOCK (M16, I8)/[≤15;≤30]
BTS_LOCK (M16, R16)/[≤15;≤34]
BTS_LOCK (M32, 0)/[≤15;≤29]
BTS_LOCK (M32, I8)/[≤15;≤29]
BTS_LOCK (M32, R32)/[≤15;≤33]
BTS_LOCK (M64, 0)/[≤15;≤29]
BTS_LOCK (M64, I8)/[≤15;≤29]
BTS_LOCK (M64, R64)/[≤15;≤32]
CMOVB (R16, M16)/[1;6]
CMOVB (R32, M32)/[1;6]
CMOVB (R64, M64)/[1;6]
CMOVBE (R16, M16)/[1;6]
CMOVBE (R16, R16)/[1;2]
CMOVBE (R32, M32)/[1;6]
CMOVBE (R32, R32)/[1;2]
CMOVBE (R64, M64)/[1;6]
CMOVBE (R64, R64)/[1;2]
CMOVL (R16, M16)/[1;6]
CMOVL (R32, M32)/[1;6]
CMOVL (R64, M64)/[1;6]
CMOVLE (R16, M16)/[1;6]
CMOVLE (R32, M32)/[1;6]
CMOVLE (R64, M64)/[1;6]
CMOVNB (R16, M16)/[1;6]
CMOVNB (R32, M32)/[1;6]
CMOVNB (R64, M64)/[1;6]
CMOVNBE (R16, M16)/[1;6]
CMOVNBE (R16, R16)/[1;2]
CMOVNBE (R32, M32)/[1;6]
CMOVNBE (R32, R32)/[1;2]
CMOVNBE (R64, M64)/[1;6]
CMOVNBE (R64, R64)/[1;2]
CMOVNL (R16, M16)/[1;6]
CMOVNL (R32, M32)/[1;6]
CMOVNL (R64, M64)/[1;6]
CMOVNLE (R16, M16)/[1;6]
CMOVNLE (R32, M32)/[1;6]
CMOVNLE (R64, M64)/[1;6]
CMOVNO (R16, M16)/[1;6]
CMOVNO (R32, M32)/[1;6]
CMOVNO (R64, M64)/[1;6]
CMOVNP (R16, M16)/[1;6]
CMOVNP (R32, M32)/[1;6]
CMOVNP (R64, M64)/[1;6]
CMOVNS (R16, M16)/[1;6]
CMOVNS (R32, M32)/[1;6]
CMOVNS (R64, M64)/[1;6]
CMOVNZ (R16, M16)/[1;6]
CMOVNZ (R32, M32)/[1;6]
CMOVNZ (R64, M64)/[1;6]
CMOVO (R16, M16)/[1;6]
CMOVO (R32, M32)/[1;6]
CMOVO (R64, M64)/[1;6]
CMOVP (R16, M16)/[1;6]
CMOVP (R32, M32)/[1;6]
CMOVP (R64, M64)/[1;6]
CMOVS (R16, M16)/[1;6]
CMOVS (R32, M32)/[1;6]
CMOVS (R64, M64)/[1;6]
CMOVZ (R16, M16)/[1;6]
CMOVZ (R32, M32)/[1;6]
CMOVZ (R64, M64)/[1;6]
CMP (M16, 0)/[≤3;6]
CMP (M16, I16)/[≤3;6]
CMP (M16, I8)/[≤3;6]
CMP (M16, R16)/[1;6]
CMP (M32, 0)/[≤3;6]
CMP (M32, I32)/[≤3;6]
CMP (M32, I8)/[≤3;6]
CMP (M32, R32)/[1;6]
CMP (M64, 0)/[≤3;6]
CMP (M64, I32)/[≤3;6]
CMP (M64, I8)/[≤3;6]
CMP (M64, R64)/[1;6]
CMP (M8, 0)/[≤3;6]
CMP (M8, I8)/[≤3;6]
CMP (M8, R8h)/[1;6]
CMP (M8, R8l)/[1;6]
CMP (R16, M16)/[1;6]
CMP (R32, M32)/[1;6]
CMP (R64, M64)/[1;6]
CMP (R8h, M8)/[1;6]
CMP (R8l, M8)/[1;6]
CMPSB/[≤3;6]
CMPSD/[≤3;6]
CMPSW/[≤3;6]
CMPXCHG (M16, R16)/[0;≤12]
CMPXCHG (M32, R32)/[0;≤11]
CMPXCHG (M64, R64)/[0;≤11]
CMPXCHG (M8, R8h)/[0;≤12]
CMPXCHG (M8, R8l)/[0;≤12]
CMPXCHG (R16, R16)/[0;3]
CMPXCHG (R32, R32)/[0;3]
CMPXCHG (R64, R64)/[0;3]
CMPXCHG (R8h, R8h)/[0;3]
CMPXCHG (R8h, R8l)/[0;3]
CMPXCHG (R8l, R8h)/[0;3]
CMPXCHG (R8l, R8l)/[0;3]
CMPXCHG8B (M64)/[0;≤19]
CMPXCHG8B_LOCK (M64)/[14;≤30]
CMPXCHG_LOCK (M16, R16)/[12;≤30]
CMPXCHG_LOCK (M32, R32)/[12;≤29]
CMPXCHG_LOCK (M64, R64)/[13;≤29]
CMPXCHG_LOCK (M8, R8h)/[13;≤30]
CMPXCHG_LOCK (M8, R8l)/[13;≤30]
DEC (M16)/[≤3;≤11]
DEC (M32)/[≤3;≤10]
DEC (M64)/[≤3;≤10]
DEC (M8)/[≤3;≤11]
DEC_LOCK (M16)/[≤15;≤30]
DEC_LOCK (M32)/[≤15;≤29]
DEC_LOCK (M64)/[≤15;≤29]
DEC_LOCK (M8)/[≤15;≤30]
DIV (M16)/[21;30]
DIV (M32)/[23.0;34]
DIV (M64)/[5.0;95]
DIV (M8)/[21;30]
DIV (R16)/[21;24]
DIV (R32)/[23.0;28]
DIV (R64)/[6.0;89]
DIV (R8h)/[21;25]
DIV (R8l)/[21;25]
ENTER (I16, I8)/≤104
ENTER_W (I16, I8)/≤92
IDIV (M16)/[21;30]
IDIV (M32)/[23.0;34]
IDIV (M64)/[37.0;102]
IDIV (M8)/[21;30]
IDIV (R16)/[21;24]
IDIV (R32)/[23.0;28]
IDIV (R64)/[37.0;96]
IDIV (R8h)/[22;25]
IDIV (R8l)/[22;25]
IMUL (M16)/[0;10]
IMUL (M32)/[3;9]
IMUL (M64)/[3;9]
IMUL (M8)/[3;8]
IMUL (R16)/[0;5]
IMUL (R16, M16)/[3;8]
IMUL (R16, M16, 0)/[0;9]
IMUL (R16, M16, I16)/[0;9]
IMUL (R16, M16, I8)/[0;9]
IMUL (R32)/[3;4]
IMUL (R32, M32)/[3;8]
IMUL (R32, M32, 0)/[≤5;8]
IMUL (R32, M32, I32)/[≤5;8]
IMUL (R32, M32, I8)/[≤5;8]
IMUL (R64)/[3;4]
IMUL (R64, M64)/[3;8]
IMUL (R64, M64, 0)/[≤5;8]
IMUL (R64, M64, I32)/[≤5;8]
IMUL (R64, M64, I8)/[≤5;8]
IMUL_IMMB (R16, R16, 0)/[0;4]
IMUL_IMMB (R16, R16, I8)/[0;4]
IMUL_IMMZ (R16, R16, I16)/[0;4]
INC (M16)/[≤3;≤11]
INC (M32)/[≤3;≤10]
INC (M64)/[≤3;≤10]
INC (M8)/[≤3;≤11]
INC_LOCK (M16)/[≤15;≤30]
INC_LOCK (M32)/[≤15;≤29]
INC_LOCK (M64)/[≤15;≤29]
INC_LOCK (M8)/[≤15;≤30]
LAR (R16, M16)/[38;63]
LAR (R16, R16)/[37;57]
LAR (R32, M16)/[38;63]
LAR (R32, R32)/[37;56]
LAR (R64, M16)/[38;63]
LAR (R64, R64)/[37;56]
LEA_B (R16)/[1;2]
LEA_B_D32 (R16)/[1;2]
LEA_B_D8 (R16)/[1;2]
LEA_B_I (R16)/[1;2]
LEA_B_I_D32 (R16)/[1;4]
LEA_B_I_D8 (R16)/[1;4]
LEA_B_IS (R16)/[1;2]
LEA_B_IS_D32 (R16)/[1;4]
LEA_B_IS_D8 (R16)/[1;4]
LEA_D32 (R16)/[≤0;1]
LEA_D32 (R32)/≤0
LEA_D32 (R64)/≤0
LEA_D8 (R16)/[≤0;1]
LEA_D8 (R32)/≤0
LEA_D8 (R64)/≤0
LEA_I (R16)/[1;2]
LEA_I_D32 (R16)/[1;2]
LEA_I_D8 (R16)/[1;2]
LEA_IS (R16)/[1;2]
LEA_IS_D32 (R16)/[1;2]
LEA_IS_D8 (R16)/[1;2]
LEAVE/[2;6]
LEAVE_W/[2;6]
LODSB/[≤3;6]
LODSD/[≤2;5]
LODSW/[≤3;6]
LOOPNE (Rel8)/[2;3]
LSL (R16, M16)/[12;60]
LSL (R16, R16)/[35;54]
LSL (R32, M16)/[38;61]
LSL (R32, R32)/[35;54]
LSL (R64, M16)/[38;61]
LSL (R64, R32)/[35;54]
MOV (AL, M8)/[≤3;6]
MOV (AX, M16)/[1;6]
MOV (EAX, M32)/[≤2;5]
MOV (M16, AX)/[≤3;≤11]
MOV (M16, I16)/≤11
MOV (M16, R16)/[≤3;≤11]
MOV (M16, SEG)/≤11
MOV (M32, EAX)/[≤2;≤10]
MOV (M32, I32)/≤10
MOV (M32, R32)/[≤2;≤10]
MOV (M64, I32)/≤10
MOV (M64, R64)/[≤2;≤10]
MOV (M64, RAX)/[≤2;≤10]
MOV (M8, 0)/≤11
MOV (M8, AL)/[≤3;≤11]
MOV (M8, I8)/≤11
MOV (M8, R8h)/[≤2;≤12]
MOV (M8, R8l)/[≤3;≤11]
MOV (R16, M16)/[1;6]
MOV (R32, M32)/[≤2;5]
MOV (R64, M64)/[≤2;5]
MOV (R8h, M8)/[0;5]
MOV (R8l, M8)/[1;6]
MOV (RAX, M64)/[≤2;5]
MOV_88 (R8h, R8h)/[0;1]
MOV_88 (R8h, R8l)/[0;1]
MOV_89 (R32, R32)/[0;1]
MOV_89 (R64, R64)/[0;1]
MOV_8A (R8h, R8h)/[0;1]
MOV_8A (R8h, R8l)/[0;1]
MOV_8B (R32, R32)/[0;1]
MOV_8B (R64, R64)/[0;1]
MOV_DR (DR, R64)/≤207
MOV_DR (R64, DR)/≤172
MOVSB/≤6
MOVSD/≤5
MOVSW/≤6
MOVSX (R16, M8)/[1;6]
MOVSX (R32, M16)/[≤4;5]
MOVSX (R32, M8)/[≤4;5]
MOVSX (R64, M16)/[≤4;5]
MOVSX (R64, M8)/[≤4;5]
MOVZX (R16, M8)/[1;6]
MOVZX (R32, M16)/[≤2;5]
MOVZX (R32, M8)/[≤2;5]
MOVZX (R32, R8l)/[0;1]
MOVZX (R64, M16)/[≤2;5]
MOVZX (R64, M8)/[≤2;5]
MOVZX (R64, R8l)/[0;1]
MUL (M16)/[0;10]
MUL (M32)/[4;9]
MUL (M64)/[3;9]
MUL (M8)/[3;8]
MUL (R16)/[0;5]
MUL (R32)/[3;4]
MUL (R64)/[3;4]
NEG (M16)/[≤3;≤11]
NEG (M32)/[≤3;≤10]
NEG (M64)/[≤3;≤10]
NEG (M8)/[≤3;≤11]
NEG_LOCK (M16)/[≤15;≤30]
NEG_LOCK (M32)/[≤15;≤29]
NEG_LOCK (M64)/[≤15;≤29]
NEG_LOCK (M8)/[≤15;≤30]
NOT (M16)/[4;≤11]
NOT (M32)/[4;≤10]
NOT (M64)/[4;≤10]
NOT (M8)/[4;≤11]
NOT_LOCK (M16)/[18;≤30]
NOT_LOCK (M32)/[18;≤29]
NOT_LOCK (M64)/[18;≤29]
NOT_LOCK (M8)/[18;≤30]
OR (M16, 0)/[≤3;≤11]
OR (M16, I16)/[≤3;≤11]
OR (M16, I8)/[≤3;≤11]
OR (M16, R16)/[1;≤11]
OR (M32, 0)/[≤3;≤10]
OR (M32, I32)/[≤3;≤10]
OR (M32, I8)/[≤3;≤10]
OR (M32, R32)/[1;≤10]
OR (M64, 0)/[≤3;≤10]
OR (M64, I32)/[≤3;≤10]
OR (M64, I8)/[≤3;≤10]
OR (M64, R64)/[1;≤10]
OR (M8, 0)/[≤3;≤11]
OR (M8, I8)/[≤3;≤11]
OR (M8, R8h)/[1;≤11]
OR (M8, R8l)/[1;≤11]
OR (R16, M16)/[1;6]
OR (R32, M32)/[1;6]
OR (R64, M64)/[1;6]
OR (R8h, M8)/[1;6]
OR (R8l, M8)/[1;6]
OR_LOCK (M16, 0)/[≤15;≤30]
OR_LOCK (M16, I16)/[≤15;≤30]
OR_LOCK (M16, I8)/[≤15;≤30]
OR_LOCK (M16, R16)/[12;≤30]
OR_LOCK (M32, 0)/[≤15;≤29]
OR_LOCK (M32, I32)/[≤15;≤29]
OR_LOCK (M32, I8)/[≤15;≤29]
OR_LOCK (M32, R32)/[12;≤29]
OR_LOCK (M64, 0)/[≤15;≤29]
OR_LOCK (M64, I32)/[≤15;≤29]
OR_LOCK (M64, I8)/[≤15;≤29]
OR_LOCK (M64, R64)/[12;≤29]
OR_LOCK (M8, 0)/[≤15;≤30]
OR_LOCK (M8, I8)/[≤15;≤30]
OR_LOCK (M8, R8h)/[12;≤30]
OR_LOCK (M8, R8l)/[12;≤30]
POP (M16)/≤11
POP (M64)/≤10
POP (R16)/[1;6]
POP (R64)/[≤2;5]
PUSH (0)/≤11
PUSH (FS)/≤11
PUSH (GS)/≤11
PUSH (I32)/≤11
PUSH (I8)/≤11
PUSH (M16)/≤12
PUSH (M64)/≤11
PUSH (R16)/[≤3;≤12]
PUSH (R64)/[≤2;≤11]
PUSH_W (0)/≤12
PUSH_W (FS)/≤12
PUSH_W (GS)/≤12
PUSH_W (I16)/≤12
PUSH_W (I8)/≤12
PUSHF/[≤7;≤12]
RCL (M16, 0)/[9;≤17]
RCL (M16, 1)/[3;≤11]
RCL (M16, CL)/[7;≤17]
RCL (M16, I8)/[7;≤17]
RCL (M32, 0)/[9;≤16]
RCL (M32, 1)/[3;≤11]
RCL (M32, CL)/[7;≤16]
RCL (M32, I8)/[7;≤16]
RCL (M64, 0)/[9;≤16]
RCL (M64, 1)/[3;≤11]
RCL (M64, CL)/[7;≤16]
RCL (M64, I8)/[7;≤16]
RCL (M8, 0)/[8;≤17]
RCL (M8, 1)/[3;≤11]
RCL (M8, CL)/[5;≤17]
RCL (M8, I8)/[6;≤17]
RCL (R16, CL)/[6;8]
RCL (R16, I8)/[6;7]
RCL (R32, CL)/[6;8]
RCL (R32, I8)/[6;7]
RCL (R64, CL)/[6;8]
RCL (R64, I8)/[6;7]
RCL (R8h, CL)/[5;6]
RCL (R8h, I8)/[5;6]
RCL (R8l, CL)/[5;6]
RCL (R8l, I8)/[5;6]
RCR (M16, 0)/[8;≤17]
RCR (M16, 1)/[3;≤12]
RCR (M16, CL)/[6;≤17]
RCR (M16, I8)/[6;≤17]
RCR (M32, 0)/[8;≤16]
RCR (M32, 1)/[3;≤10]
RCR (M32, CL)/[6;≤16]
RCR (M32, I8)/[6;≤16]
RCR (M64, 0)/[8;≤16]
RCR (M64, 1)/[3;≤10]
RCR (M64, CL)/[6;≤16]
RCR (M64, I8)/[6;≤16]
RCR (M8, 0)/[10;≤17]
RCR (M8, 1)/[3;≤11]
RCR (M8, CL)/[6;≤17]
RCR (M8, I8)/[6;≤17]
RCR (R16, CL)/[5;8]
RCR (R16, I8)/[5;6]
RCR (R32, CL)/[5;8]
RCR (R32, I8)/[5;6]
RCR (R64, CL)/[5;8]
RCR (R64, I8)/[5;6]
RCR (R8h, CL)/[6;9]
RCR (R8h, I8)/[6;8]
RCR (R8l, CL)/[6;9]
RCR (R8l, I8)/[6;8]
ROL (M16, 0)/[4;≤11]
ROL (M16, 1)/[≤4;≤11]
ROL (M16, CL)/[2;≤11]
ROL (M16, I8)/[≤4;≤11]
ROL (M32, 0)/[4;≤10]
ROL (M32, 1)/[≤4;≤10]
ROL (M32, CL)/[2;≤10]
ROL (M32, I8)/[≤4;≤10]
ROL (M64, 0)/[4;≤10]
ROL (M64, 1)/[≤4;≤10]
ROL (M64, CL)/[2;≤10]
ROL (M64, I8)/[≤4;≤10]
ROL (M8, 0)/[4;≤11]
ROL (M8, 1)/[≤4;≤11]
ROL (M8, CL)/[2;≤11]
ROL (M8, I8)/[≤4;≤11]
ROL (R16, CL)/[0;2]
ROL (R32, CL)/[0;2]
ROL (R64, CL)/[0;2]
ROL (R8h, CL)/[0;2]
ROL (R8l, CL)/[0;2]
ROR (M16, 0)/[4;≤11]
ROR (M16, 1)/[≤4;≤11]
ROR (M16, CL)/[2;≤11]
ROR (M16, I8)/[≤3;≤11]
ROR (M32, 0)/[4;≤10]
ROR (M32, 1)/[≤4;≤10]
ROR (M32, CL)/[2;≤10]
ROR (M32, I8)/[≤4;≤10]
ROR (M64, 0)/[4;≤10]
ROR (M64, 1)/[≤3;≤10]
ROR (M64, CL)/[2;≤10]
ROR (M64, I8)/[≤4;≤10]
ROR (M8, 0)/[4;≤11]
ROR (M8, 1)/[≤4;≤11]
ROR (M8, CL)/[2;≤11]
ROR (M8, I8)/[≤4;≤11]
ROR (R16, CL)/[0;2]
ROR (R32, CL)/[0;2]
ROR (R64, CL)/[0;2]
ROR (R8h, CL)/[0;2]
ROR (R8l, CL)/[0;2]
SAR (M16, 0)/[4;≤11]
SAR (M16, 1)/[≤3;≤11]
SAR (M16, CL)/[2;≤11]
SAR (M16, I8)/[≤3;≤11]
SAR (M32, 0)/[4;≤10]
SAR (M32, 1)/[≤3;≤10]
SAR (M32, CL)/[2;≤10]
SAR (M32, I8)/[≤3;≤10]
SAR (M64, 0)/[4;≤10]
SAR (M64, 1)/[≤3;≤10]
SAR (M64, CL)/[2;≤10]
SAR (M64, I8)/[≤3;≤10]
SAR (M8, 0)/[4;≤11]
SAR (M8, 1)/[≤3;≤11]
SAR (M8, CL)/[2;≤11]
SAR (M8, I8)/[≤3;≤11]
SAR (R16, CL)/[0;2]
SAR (R32, CL)/[0;2]
SAR (R64, CL)/[0;2]
SAR (R8h, CL)/[0;2]
SAR (R8l, CL)/[0;2]
SBB (AL, 0)/[1;2]
SBB (AL, I8)/[1;2]
SBB (AX, I16)/[1;2]
SBB (EAX, I32)/[1;2]
SBB (M16, 0)/[2;≤12]
SBB (M16, I16)/[2;≤12]
SBB (M16, I8)/[2;≤12]
SBB (M16, R16)/[1;≤12]
SBB (M32, 0)/[2;≤11]
SBB (M32, I32)/[2;≤11]
SBB (M32, I8)/[2;≤11]
SBB (M32, R32)/[1;≤11]
SBB (M64, 0)/[2;≤11]
SBB (M64, I32)/[2;≤11]
SBB (M64, I8)/[2;≤11]
SBB (M64, R64)/[1;≤11]
SBB (M8, 0)/[2;≤12]
SBB (M8, I8)/[2;≤12]
SBB (M8, R8h)/[1;≤13]
SBB (M8, R8l)/[1;≤12]
SBB (R16, M16)/[1;6]
SBB (R32, M32)/[1;6]
SBB (R64, M64)/[1;6]
SBB (R8h, M8)/[1;6]
SBB (R8l, M8)/[1;6]
SBB (RAX, I32)/[1;2]
SBB_LOCK (M16, 0)/[13;≤30]
SBB_LOCK (M16, I16)/[13;≤30]
SBB_LOCK (M16, I8)/[13;≤30]
SBB_LOCK (M16, R16)/[13;≤30]
SBB_LOCK (M32, 0)/[13;≤29]
SBB_LOCK (M32, I32)/[13;≤29]
SBB_LOCK (M32, I8)/[13;≤29]
SBB_LOCK (M32, R32)/[13;≤29]
SBB_LOCK (M64, 0)/[13;≤29]
SBB_LOCK (M64, I32)/[13;≤29]
SBB_LOCK (M64, I8)/[13;≤29]
SBB_LOCK (M64, R64)/[13;≤29]
SBB_LOCK (M8, 0)/[13;≤30]
SBB_LOCK (M8, I8)/[13;≤30]
SBB_LOCK (M8, R8h)/[13;≤30]
SBB_LOCK (M8, R8l)/[13;≤30]
SCASB/[1;6]
SCASD/[1;6]
SCASW/[1;6]
SETB (M8)/[≤5;≤11]
SETBE (M8)/[≤5;≤11]
SETBE (R8h)/[1;2]
SETBE (R8l)/[1;2]
SETL (M8)/[≤5;≤11]
SETLE (M8)/[≤4;≤11]
SETNB (M8)/[≤5;≤11]
SETNBE (M8)/[≤5;≤11]
SETNBE (R8h)/[1;2]
SETNBE (R8l)/[1;2]
SETNL (M8)/[≤4;≤11]
SETNLE (M8)/[≤4;≤11]
SETNO (M8)/[≤5;≤11]
SETNP (M8)/[≤5;≤11]
SETNS (M8)/[≤5;≤11]
SETNZ (M8)/[≤4;≤11]
SETO (M8)/[≤5;≤11]
SETP (M8)/[≤5;≤11]
SETS (M8)/[≤4;≤11]
SETZ (M8)/[≤5;≤11]
SGDT (M80)/≤21
SHL (M16, 0)/[4;≤11]
SHL (M16, 1)/[≤3;≤11]
SHL (M16, CL)/[2;≤11]
SHL (M16, I8)/[≤3;≤11]
SHL (M32, 0)/[4;≤10]
SHL (M32, 1)/[≤3;≤10]
SHL (M32, CL)/[2;≤10]
SHL (M32, I8)/[≤3;≤10]
SHL (M64, 0)/[4;≤10]
SHL (M64, 1)/[≤3;≤10]
SHL (M64, CL)/[2;≤10]
SHL (M64, I8)/[≤3;≤10]
SHL (M8, 0)/[4;≤11]
SHL (M8, 1)/[≤3;≤11]
SHL (M8, CL)/[2;≤11]
SHL (M8, I8)/[≤3;≤11]
SHL (R16, CL)/[0;2]
SHL (R32, CL)/[0;2]
SHL (R64, CL)/[0;2]
SHL (R8h, CL)/[0;2]
SHL (R8l, CL)/[0;2]
SHLD (M16, R16, 0)/[6;≤16]
SHLD (M16, R16, CL)/[2;≤15]
SHLD (M16, R16, I8)/[4;≤16]
SHLD (M32, R32, 0)/[≤6;≤15]
SHLD (M32, R32, CL)/[2;≤15]
SHLD (M32, R32, I8)/[4;≤15]
SHLD (M64, R64, 0)/[≤6;≤15]
SHLD (M64, R64, CL)/[2;≤15]
SHLD (M64, R64, I8)/[4;≤15]
SHLD_CL (R16, R16, CL)/[2;5]
SHLD_CL (R32, R32, CL)/[1;5]
SHLD_CL (R64, R64, CL)/[1;5]
SHLD_IMMB (R16, R16, 0)/[1;3]
SHLD_IMMB (R16, R16, I8)/[1;3]
SHLD_IMMB (R32, R32, 0)/[1;3]
SHLD_IMMB (R32, R32, I8)/[1;3]
SHLD_IMMB (R64, R64, 0)/[1;3]
SHLD_IMMB (R64, R64, I8)/[1;3]
SHR (M16, 0)/[4;≤11]
SHR (M16, 1)/[≤3;≤11]
SHR (M16, CL)/[2;≤11]
SHR (M16, I8)/[≤3;≤11]
SHR (M32, 0)/[4;≤10]
SHR (M32, 1)/[≤3;≤10]
SHR (M32, CL)/[2;≤10]
SHR (M32, I8)/[≤3;≤10]
SHR (M64, 0)/[4;≤10]
SHR (M64, 1)/[≤3;≤10]
SHR (M64, CL)/[2;≤10]
SHR (M64, I8)/[≤3;≤10]
SHR (M8, 0)/[4;≤11]
SHR (M8, 1)/[≤3;≤11]
SHR (M8, CL)/[2;≤11]
SHR (M8, I8)/[≤3;≤11]
SHR (R16, CL)/[0;2]
SHR (R32, CL)/[0;2]
SHR (R64, CL)/[0;2]
SHR (R8h, CL)/[0;2]
SHR (R8l, CL)/[0;2]
SHRD (M16, R16, 0)/[≤6;≤17]
SHRD (M16, R16, CL)/[2;≤17]
SHRD (M16, R16, I8)/[3;≤17]
SHRD (M32, R32, 0)/[≤5;≤16]
SHRD (M32, R32, CL)/[2;≤16]
SHRD (M32, R32, I8)/[3;≤16]
SHRD (M64, R64, 0)/[≤5;≤16]
SHRD (M64, R64, CL)/[2;≤16]
SHRD (M64, R64, I8)/[3;≤16]
SHRD_CL (R16, R16, CL)/[2;5]
SHRD_CL (R32, R32, CL)/[1;5]
SHRD_CL (R64, R64, CL)/[1;5]
SHRD_IMMB (R16, R16, 0)/[1;3]
SHRD_IMMB (R16, R16, I8)/[1;3]
SHRD_IMMB (R32, R32, 0)/[1;3]
SHRD_IMMB (R32, R32, I8)/[1;3]
SHRD_IMMB (R64, R64, 0)/[1;3]
SHRD_IMMB (R64, R64, I8)/[1;3]
SIDT (M80)/≤21
SLDT (M16)/≤11
SMSW (M16)/≤11
STOSB/[≤0;≤6]
STOSD/[≤0;≤5]
STOSW/[≤0;≤6]
STR (M16)/≤11
SUB (M16, 0)/[≤3;≤11]
SUB (M16, I16)/[≤3;≤11]
SUB (M16, I8)/[≤3;≤11]
SUB (M16, R16)/[1;≤11]
SUB (M32, 0)/[≤3;≤10]
SUB (M32, I32)/[≤3;≤10]
SUB (M32, I8)/[≤3;≤10]
SUB (M32, R32)/[1;≤10]
SUB (M64, 0)/[≤3;≤10]
SUB (M64, I32)/[≤3;≤10]
SUB (M64, I8)/[≤3;≤10]
SUB (M64, R64)/[1;≤10]
SUB (M8, 0)/[≤3;≤11]
SUB (M8, I8)/[≤3;≤11]
SUB (M8, R8h)/[1;≤11]
SUB (M8, R8l)/[1;≤11]
SUB (R16, M16)/[1;6]
SUB (R32, M32)/[1;6]
SUB (R64, M64)/[1;6]
SUB (R8h, M8)/[1;6]
SUB (R8l, M8)/[1;6]
SUB_29 (R32, R32)/[0;1]
SUB_29 (R64, R64)/[0;1]
SUB_2B (R32, R32)/[0;1]
SUB_2B (R64, R64)/[0;1]
SUB_LOCK (M16, 0)/[≤15;≤30]
SUB_LOCK (M16, I16)/[≤15;≤30]
SUB_LOCK (M16, I8)/[≤15;≤30]
SUB_LOCK (M16, R16)/[12;≤30]
SUB_LOCK (M32, 0)/[≤15;≤29]
SUB_LOCK (M32, I32)/[≤15;≤29]
SUB_LOCK (M32, I8)/[≤15;≤29]
SUB_LOCK (M32, R32)/[12;≤32]
SUB_LOCK (M64, 0)/[≤15;≤29]
SUB_LOCK (M64, I32)/[≤15;≤29]
SUB_LOCK (M64, I8)/[≤15;≤29]
SUB_LOCK (M64, R64)/[12;≤29]
SUB_LOCK (M8, 0)/[≤15;≤30]
SUB_LOCK (M8, I8)/[≤15;≤30]
SUB_LOCK (M8, R8h)/[12;≤30]
SUB_LOCK (M8, R8l)/[12;≤30]
TEST (M16, I16)/[≤3;6]
TEST (M16, R16)/[1;6]
TEST (M32, I32)/[≤3;6]
TEST (M32, R32)/[1;6]
TEST (M64, I32)/[≤3;6]
TEST (M64, R64)/[1;6]
TEST (M8, 0)/[≤3;6]
TEST (M8, I8)/[≤3;6]
TEST (M8, R8h)/[1;6]
TEST (M8, R8l)/[1;6]
VERR (M16)/[≤62;68]
VERW (M16)/[≤630;657]
XADD (M16, R16)/[1;≤11]
XADD (M32, R32)/[1;≤10]
XADD (M64, R64)/[1;≤10]
XADD (M8, R8h)/[1;≤11]
XADD (M8, R8l)/[1;≤11]
XADD (R16, R16)/[1;2]
XADD (R32, R32)/[1;2]
XADD (R64, R64)/[1;2]
XADD (R8h, R8h)/[1;2]
XADD (R8h, R8l)/[1;2]
XADD (R8l, R8h)/[1;2]
XADD (R8l, R8l)/[1;2]
XADD_LOCK (M16, R16)/[12;≤30]
XADD_LOCK (M32, R32)/[12;≤29]
XADD_LOCK (M64, R64)/[12;≤29]
XADD_LOCK (M8, R8h)/[12;≤30]
XADD_LOCK (M8, R8l)/[12;≤30]
XCHG (M16, R16)/[12;≤30]
XCHG (M32, R32)/[12;≤29]
XCHG (M64, R64)/[12;≤29]
XCHG (M8, R8h)/[12;≤30]
XCHG (M8, R8l)/[12;≤30]
XCHG (R16, AX)/[1;2]
XCHG (R16, R16)/[1;2]
XCHG (R32, EAX)/[1;2]
XCHG (R32, R32)/[1;2]
XCHG (R64, R64)/[1;2]
XCHG (R64, RAX)/[1;2]
XCHG (R8h, R8h)/[1;2]
XCHG (R8h, R8l)/[1;2]
XCHG (R8l, R8h)/[1;2]
XCHG (R8l, R8l)/[1;2]
XLAT/[≤3;6]
XOR (M16, 0)/[≤3;≤11]
XOR (M16, I16)/[≤3;≤11]
XOR (M16, I8)/[≤3;≤11]
XOR (M16, R16)/[1;≤11]
XOR (M32, 0)/[≤3;≤10]
XOR (M32, I32)/[≤3;≤10]
XOR (M32, I8)/[≤3;≤10]
XOR (M32, R32)/[1;≤10]
XOR (M64, 0)/[≤3;≤10]
XOR (M64, I32)/[≤3;≤10]
XOR (M64, I8)/[≤3;≤10]
XOR (M64, R64)/[1;≤10]
XOR (M8, 0)/[≤3;≤11]
XOR (M8, I8)/[≤3;≤11]
XOR (M8, R8h)/[1;≤11]
XOR (M8, R8l)/[1;≤11]
XOR (R16, M16)/[1;6]
XOR (R32, M32)/[1;6]
XOR (R64, M64)/[1;6]
XOR (R8h, M8)/[1;6]
XOR (R8l, M8)/[1;6]
XOR_31 (R32, R32)/[0;1]
XOR_31 (R64, R64)/[0;1]
XOR_33 (R32, R32)/[0;1]
XOR_33 (R64, R64)/[0;1]
XOR_LOCK (M16, 0)/[≤15;≤30]
XOR_LOCK (M16, I16)/[≤15;≤30]
XOR_LOCK (M16, I8)/[≤15;≤30]
XOR_LOCK (M16, R16)/[12;≤30]
XOR_LOCK (M32, 0)/[≤15;≤29]
XOR_LOCK (M32, I32)/[≤15;≤29]
XOR_LOCK (M32, I8)/[≤15;≤29]
XOR_LOCK (M32, R32)/[12;≤29]
XOR_LOCK (M64, 0)/[≤15;≤29]
XOR_LOCK (M64, I32)/[≤15;≤29]
XOR_LOCK (M64, I8)/[≤15;≤29]
XOR_LOCK (M64, R64)/[12;≤29]
XOR_LOCK (M8, 0)/[≤13;≤30]
XOR_LOCK (M8, I8)/[≤15;≤30]
XOR_LOCK (M8, R8h)/[12;≤30]
XOR_LOCK (M8, R8l)/[12;≤30]
ANDN (R32, R32, M32)/[1;6]
ANDN (R64, R64, M64)/[1;6]
BEXTR (R32, M32, R32)/[2;7]
BEXTR (R64, M64, R64)/[2;7]
BLSI (R32, M32)/[≤3;6]
BLSI (R64, M64)/[≤3;6]
BLSMSK (R32, M32)/[≤3;6]
BLSMSK (R64, M64)/[≤3;6]
BLSR (R32, M32)/[≤3;6]
BLSR (R64, M64)/[≤3;6]
TZCNT (R16, M16)/[3;8]
TZCNT (R32, M32)/[0;8]
TZCNT (R32, R32)/[0;3]
TZCNT (R64, M64)/[0;8]
TZCNT (R64, R64)/[0;3]
BZHI (R32, M32, R32)/[1;6]
BZHI (R64, M64, R64)/[1;6]
MULX (R32, R32, M32)/[4;9]
MULX (R64, R64, M64)/[3;9]
MULX (R64, R64, R64)/[3;4]
PDEP (R32, R32, M32)/[3;8]
PDEP (R64, R64, M64)/[3;8]
PEXT (R32, R32, M32)/[3;8]
PEXT (R64, R64, M64)/[3;8]
RORX (R32, M32, I8)/[≤3;6]
RORX (R64, M64, I8)/[≤3;6]
SARX (R32, M32, R32)/[1;6]
SARX (R64, M64, R64)/[1;6]
SHLX (R32, M32, R32)/[1;6]
SHLX (R64, M64, R64)/[1;6]
SHRX (R32, M32, R32)/[1;6]
SHRX (R64, M64, R64)/[1;6]
VCVTPH2PS (XMM, M64)/[≤8;≤11]
VCVTPH2PS (YMM, M128)/[≤9;≤12]
VCVTPS2PH (M128, YMM, I8)/[≤8;≤10]
VCVTPS2PH (M64, XMM, I8)/[≤8;≤10]
VFMADD132PD (XMM, XMM, M128)/[4;≤11]
VFMADD132PD (YMM, YMM, M256)/[4;≤12]
VFMADD132PS (XMM, XMM, M128)/[4;≤11]
VFMADD132PS (YMM, YMM, M256)/[4;≤12]
VFMADD132SD (XMM, XMM, M64)/[4;≤11]
VFMADD132SS (XMM, XMM, M32)/[4;≤11]
VFMADD213PD (XMM, XMM, M128)/[4;≤11]
VFMADD213PD (YMM, YMM, M256)/[4;≤12]
VFMADD213PS (XMM, XMM, M128)/[4;≤11]
VFMADD213PS (YMM, YMM, M256)/[4;≤12]
VFMADD213SD (XMM, XMM, M64)/[4;≤11]
VFMADD213SS (XMM, XMM, M32)/[4;≤11]
VFMADD231PD (XMM, XMM, M128)/[4;≤11]
VFMADD231PD (YMM, YMM, M256)/[4;≤12]
VFMADD231PS (XMM, XMM, M128)/[4;≤11]
VFMADD231PS (YMM, YMM, M256)/[4;≤12]
VFMADD231SD (XMM, XMM, M64)/[4;≤11]
VFMADD231SS (XMM, XMM, M32)/[4;≤11]
VFMADDSUB132PD (XMM, XMM, M128)/[4;≤11]
VFMADDSUB132PD (YMM, YMM, M256)/[4;≤12]
VFMADDSUB132PS (XMM, XMM, M128)/[4;≤11]
VFMADDSUB132PS (YMM, YMM, M256)/[4;≤12]
VFMADDSUB213PD (XMM, XMM, M128)/[4;≤11]
VFMADDSUB213PD (YMM, YMM, M256)/[4;≤12]
VFMADDSUB213PS (XMM, XMM, M128)/[4;≤11]
VFMADDSUB213PS (YMM, YMM, M256)/[4;≤12]
VFMADDSUB231PD (XMM, XMM, M128)/[4;≤11]
VFMADDSUB231PD (YMM, YMM, M256)/[4;≤12]
VFMADDSUB231PS (XMM, XMM, M128)/[4;≤11]
VFMADDSUB231PS (YMM, YMM, M256)/[4;≤12]
VFMSUB132PD (XMM, XMM, M128)/[4;≤11]
VFMSUB132PD (YMM, YMM, M256)/[4;≤12]
VFMSUB132PS (XMM, XMM, M128)/[4;≤11]
VFMSUB132PS (YMM, YMM, M256)/[4;≤12]
VFMSUB132SD (XMM, XMM, M64)/[4;≤11]
VFMSUB132SS (XMM, XMM, M32)/[4;≤11]
VFMSUB213PD (XMM, XMM, M128)/[4;≤11]
VFMSUB213PD (YMM, YMM, M256)/[4;≤12]
VFMSUB213PS (XMM, XMM, M128)/[4;≤11]
VFMSUB213PS (YMM, YMM, M256)/[4;≤12]
VFMSUB213SD (XMM, XMM, M64)/[4;≤11]
VFMSUB213SS (XMM, XMM, M32)/[4;≤11]
VFMSUB231PD (XMM, XMM, M128)/[4;≤11]
VFMSUB231PD (YMM, YMM, M256)/[4;≤12]
VFMSUB231PS (XMM, XMM, M128)/[4;≤11]
VFMSUB231PS (YMM, YMM, M256)/[4;≤12]
VFMSUB231SD (XMM, XMM, M64)/[4;≤11]
VFMSUB231SS (XMM, XMM, M32)/[4;≤11]
VFMSUBADD132PD (XMM, XMM, M128)/[4;≤11]
VFMSUBADD132PD (YMM, YMM, M256)/[4;≤12]
VFMSUBADD132PS (XMM, XMM, M128)/[4;≤11]
VFMSUBADD132PS (YMM, YMM, M256)/[4;≤12]
VFMSUBADD213PD (XMM, XMM, M128)/[4;≤11]
VFMSUBADD213PD (YMM, YMM, M256)/[4;≤12]
VFMSUBADD213PS (XMM, XMM, M128)/[4;≤11]
VFMSUBADD213PS (YMM, YMM, M256)/[4;≤12]
VFMSUBADD231PD (XMM, XMM, M128)/[4;≤11]
VFMSUBADD231PD (YMM, YMM, M256)/[4;≤12]
VFMSUBADD231PS (XMM, XMM, M128)/[4;≤11]
VFMSUBADD231PS (YMM, YMM, M256)/[4;≤12]
VFNMADD132PD (XMM, XMM, M128)/[4;≤11]
VFNMADD132PD (YMM, YMM, M256)/[4;≤12]
VFNMADD132PS (XMM, XMM, M128)/[4;≤11]
VFNMADD132PS (YMM, YMM, M256)/[4;≤12]
VFNMADD132SD (XMM, XMM, M64)/[4;≤11]
VFNMADD132SS (XMM, XMM, M32)/[4;≤11]
VFNMADD213PD (XMM, XMM, M128)/[4;≤11]
VFNMADD213PD (YMM, YMM, M256)/[4;≤12]
VFNMADD213PS (XMM, XMM, M128)/[4;≤11]
VFNMADD213PS (YMM, YMM, M256)/[4;≤12]
VFNMADD213SD (XMM, XMM, M64)/[4;≤11]
VFNMADD213SS (XMM, XMM, M32)/[4;≤11]
VFNMADD231PD (XMM, XMM, M128)/[4;≤11]
VFNMADD231PD (YMM, YMM, M256)/[4;≤12]
VFNMADD231PS (XMM, XMM, M128)/[4;≤11]
VFNMADD231PS (YMM, YMM, M256)/[4;≤12]
VFNMADD231SD (XMM, XMM, M64)/[4;≤11]
VFNMADD231SS (XMM, XMM, M32)/[4;≤11]
VFNMSUB132PD (XMM, XMM, M128)/[4;≤11]
VFNMSUB132PD (YMM, YMM, M256)/[4;≤12]
VFNMSUB132PS (XMM, XMM, M128)/[4;≤11]
VFNMSUB132PS (YMM, YMM, M256)/[4;≤12]
VFNMSUB132SD (XMM, XMM, M64)/[4;≤11]
VFNMSUB132SS (XMM, XMM, M32)/[4;≤11]
VFNMSUB213PD (XMM, XMM, M128)/[4;≤11]
VFNMSUB213PD (YMM, YMM, M256)/[4;≤12]
VFNMSUB213PS (XMM, XMM, M128)/[4;≤11]
VFNMSUB213PS (YMM, YMM, M256)/[4;≤12]
VFNMSUB213SD (XMM, XMM, M64)/[4;≤11]
VFNMSUB213SS (XMM, XMM, M32)/[4;≤11]
VFNMSUB231PD (XMM, XMM, M128)/[4;≤11]
VFNMSUB231PD (YMM, YMM, M256)/[4;≤12]
VFNMSUB231PS (XMM, XMM, M128)/[4;≤11]
VFNMSUB231PS (YMM, YMM, M256)/[4;≤12]
VFNMSUB231SD (XMM, XMM, M64)/[4;≤11]
VFNMSUB231SS (XMM, XMM, M32)/[4;≤11]
CMPSQ/[≤3;6]
CMPXCHG16B (M128)/[0;≤24]
CMPXCHG16B_LOCK (M128)/[20;≤37]
LODSQ/[≤2;5]
MOVSQ/≤5
MOVSXD (R64, M32)/[≤4;5]
PUSHFQ/[≤7;≤11]
SCASQ/[1;6]
STOSQ/[≤0;≤5]
LZCNT (R16, M16)/[3;8]
LZCNT (R32, M32)/[0;8]
LZCNT (R32, R32)/[0;3]
LZCNT (R64, M64)/[0;8]
LZCNT (R64, R64)/[0;3]
MASKMOVQ (MM, MM)/≤10
MOVD (M32, MM)/[≤10;≤15]
MOVD (MM, M32)/[≤6;≤8]
MOVD (MM, R32)/≤3
MOVD (R32, MM)/≤3
MOVNTQ (M64, MM)/[≤426;≤456]
MOVQ (M64, MM)/[≤5;≤10]
MOVQ (MM, M64)/[≤6;≤8]
MOVQ (MM, R64)/≤3
MOVQ (R64, MM)/≤3
PACKSSDW (MM, M64)/[2;≤10]
PACKSSWB (MM, M64)/[2;≤10]
PACKUSWB (MM, M64)/[2;≤10]
PADDB (MM, M64)/[1;≤9]
PADDD (MM, M64)/[1;≤9]
PADDSB (MM, M64)/[1;≤9]
PADDSW (MM, M64)/[1;≤9]
PADDUSB (MM, M64)/[1;≤9]
PADDUSW (MM, M64)/[1;≤9]
PADDW (MM, M64)/[1;≤9]
PAND (MM, M64)/[1;≤9]
PANDN (MM, M64)/[1;≤9]
PAVGB (MM, M64)/[1;≤9]
PAVGW (MM, M64)/[1;≤9]
PCMPEQB (MM, M64)/[1;≤9]
PCMPEQD (MM, M64)/[1;≤9]
PCMPEQW (MM, M64)/[1;≤9]
PCMPGTB (MM, M64)/[1;≤9]
PCMPGTD (MM, M64)/[1;≤9]
PCMPGTW (MM, M64)/[1;≤9]
PEXTRW (R32, MM, I8)/≤4
PINSRW (MM, M16, I8)/[1;≤9]
PINSRW (MM, R32, I8)/[1;≤4]
PMADDWD (MM, M64)/[5;≤13]
PMAXSW (MM, M64)/[1;≤9]
PMAXUB (MM, M64)/[1;≤9]
PMINSW (MM, M64)/[1;≤9]
PMINUB (MM, M64)/[1;≤9]
PMOVMSKB (R32, MM)/≤3
PMULHUW (MM, M64)/[5;≤13]
PMULHW (MM, M64)/[5;≤13]
PMULLW (MM, M64)/[5;≤13]
POR (MM, M64)/[1;≤9]
PSADBW (MM, M64)/[3;≤11]
PSHUFW (MM, M64, I8)/[≤7;≤9]
PSLLD (MM, M64)/[1;≤9]
PSLLQ (MM, M64)/[1;≤9]
PSLLW (MM, M64)/[1;≤9]
PSRAD (MM, M64)/[1;≤9]
PSRAW (MM, M64)/[1;≤9]
PSRLD (MM, M64)/[1;≤9]
PSRLQ (MM, M64)/[1;≤9]
PSRLW (MM, M64)/[1;≤9]
PSUBB (MM, M64)/[1;≤9]
PSUBB (MM, MM)/[0;1]
PSUBD (MM, M64)/[1;≤9]
PSUBD (MM, MM)/[0;1]
PSUBSB (MM, M64)/[1;≤9]
PSUBSW (MM, M64)/[1;≤9]
PSUBUSB (MM, M64)/[1;≤9]
PSUBUSW (MM, M64)/[1;≤9]
PSUBW (MM, M64)/[1;≤9]
PSUBW (MM, MM)/[0;1]
PUNPCKHBW (MM, M64)/[1;≤9]
PUNPCKHDQ (MM, M64)/[1;≤9]
PUNPCKHWD (MM, M64)/[1;≤9]
PUNPCKLBW (MM, M32)/[1;≤9]
PUNPCKLDQ (MM, M32)/[1;≤9]
PUNPCKLWD (MM, M32)/[1;≤9]
PXOR (MM, M64)/[1;≤9]
PXOR (MM, MM)/[0;1]
MOVBE (M16, R16)/[≤4;≤11]
MOVBE (M32, R32)/[≤3;≤10]
MOVBE (M64, R64)/[≤4;≤10]
MOVBE (R16, M16)/[1;7]
MOVBE (R32, M32)/[≤3;6]
MOVBE (R64, M64)/[≤4;7]
BNDMOV (M128, BND)/≤4
BNDSTX (M192, BND)/≤4
PCLMULQDQ (XMM, M128, I8)/[7;≤14]
RDRAND (R16)/[4842;4843]
RDSEED (R16)/[4838;4840]
ADDPS (XMM, M128)/[4;≤11]
ADDSS (XMM, M32)/[4;≤11]
ANDNPS (XMM, M128)/[1;≤8]
ANDPS (XMM, M128)/[1;≤8]
CMPPS (XMM, M128, I8)/[4;≤11]
CMPSS (XMM, M32, I8)/[4;≤11]
COMISS (XMM, M32)/[≤3;8]
COMISS (XMM, XMM)/≤3
CVTPI2PS (XMM, M64)/[4;≤11]
CVTPI2PS (XMM, MM)/[5;≤7]
CVTPS2PI (MM, M64)/[≤10;≤13]
CVTPS2PI (MM, XMM)/≤9
CVTSI2SS (XMM, M32)/[4;≤11]
CVTSI2SS (XMM, M64)/[1;≤12]
CVTSI2SS (XMM, R32)/[4;≤7]
CVTSI2SS (XMM, R64)/[2;≤8]
CVTSS2SI (R32, M32)/[≤11;12]
CVTSS2SI (R32, XMM)/≤7
CVTSS2SI (R64, M32)/[≤11;12]
CVTSS2SI (R64, XMM)/≤8
CVTTPS2PI (MM, M64)/[≤10;≤13]
CVTTPS2PI (MM, XMM)/≤9
CVTTSS2SI (R32, M32)/[≤11;12]
CVTTSS2SI (R32, XMM)/≤7
CVTTSS2SI (R64, M32)/[≤11;12]
CVTTSS2SI (R64, XMM)/≤8
DIVPS (XMM, M128)/[≤11.0;≤18]
DIVPS (XMM, XMM)/[≤11.0;≤12]
DIVSS (XMM, M32)/[≤11.0;≤18]
DIVSS (XMM, XMM)/[≤11.0;≤12]
MAXPS (XMM, M128)/[4;≤11]
MAXSS (XMM, M32)/[4;≤11]
MINPS (XMM, M128)/[4;≤11]
MINSS (XMM, M32)/[4;≤11]
MOVAPS (M128, XMM)/[≤4;≤10]
MOVAPS (XMM, M128)/[≤4;≤7]
MOVAPS_0F28 (XMM, XMM)/[0;1]
MOVAPS_0F29 (XMM, XMM)/[0;1]
MOVHPS (M64, XMM)/[≤4;≤10]
MOVHPS (XMM, M64)/[≤5;≤8]
MOVLPS (M64, XMM)/[≤4;≤10]
MOVLPS (XMM, M64)/[≤5;≤8]
MOVMSKPS (R32, XMM)/≤3
MOVNTPS (M128, XMM)/[≤428;≤433]
MOVSS (M32, XMM)/[≤4;≤10]
MOVSS (XMM, M32)/[≤4;≤7]
MOVUPS (M128, XMM)/[≤4;≤10]
MOVUPS (XMM, M128)/[≤4;≤7]
MOVUPS_0F10 (XMM, XMM)/[0;1]
MOVUPS_0F11 (XMM, XMM)/[0;1]
MULPS (XMM, M128)/[4;≤11]
MULSS (XMM, M32)/[4;≤11]
ORPS (XMM, M128)/[1;≤8]
RCPPS (XMM, M128)/[≤8;≤11]
RCPSS (XMM, M32)/[≤8;≤11]
RSQRTPS (XMM, M128)/≤11
RSQRTPS (XMM, XMM)/[≤4.0;≤6]
RSQRTSS (XMM, M32)/≤11
RSQRTSS (XMM, XMM)/[≤4.0;≤5]
SHUFPS (XMM, M128, I8)/[1;≤8]
SQRTPS (XMM, M128)/≤19
SQRTPS (XMM, XMM)/[≤12.0;≤13]
SQRTSS (XMM, M32)/≤19
SQRTSS (XMM, XMM)/[≤12.0;≤13]
STMXCSR (M32)/≤10
SUBPS (XMM, M128)/[4;≤11]
SUBSS (XMM, M32)/[4;≤11]
UCOMISS (XMM, M32)/[≤3;8]
UCOMISS (XMM, XMM)/≤3
UNPCKHPS (XMM, M128)/[1;≤8]
UNPCKLPS (XMM, M128)/[1;≤8]
XORPS (XMM, M128)/[1;≤8]
XORPS (XMM, XMM)/[0;1]
ADDPD (XMM, M128)/[4;≤11]
ADDSD (XMM, M64)/[4;≤11]
ANDNPD (XMM, M128)/[1;≤8]
ANDPD (XMM, M128)/[1;≤8]
CMPPD (XMM, M128, I8)/[4;≤11]
CMPSD_XMM (XMM, M64, I8)/[4;≤11]
COMISD (XMM, M64)/[≤3;8]
COMISD (XMM, XMM)/≤3
CVTDQ2PD (XMM, M64)/[≤8;≤11]
CVTDQ2PS (XMM, M128)/[≤8;≤11]
CVTPD2DQ (XMM, M128)/[≤9;≤12]
CVTPD2PI (MM, M128)/[≤12;≤19]
CVTPD2PI (MM, XMM)/≤8
CVTPD2PS (XMM, M128)/[≤9;≤12]
CVTPI2PD (XMM, M64)/[≤8;≤11]
CVTPI2PD (XMM, MM)/≤6
CVTPS2DQ (XMM, M128)/[≤8;≤11]
CVTPS2PD (XMM, M64)/[≤8;≤11]
CVTSD2SI (R32, M64)/[12;≤21]
CVTSD2SI (R32, XMM)/≤7
CVTSD2SI (R64, M64)/[≤11;12]
CVTSD2SI (R64, XMM)/≤7
CVTSD2SS (XMM, M64)/[1;≤12]
CVTSD2SS (XMM, XMM)/[1;5]
CVTSI2SD (XMM, M32)/[4;≤11]
CVTSI2SD (XMM, M64)/[4;≤11]
CVTSI2SD (XMM, R32)/[4;≤7]
CVTSI2SD (XMM, R64)/[4;≤7]
CVTSS2SD (XMM, M32)/[4;≤11]
CVTSS2SD (XMM, XMM)/[4;5]
CVTTPD2DQ (XMM, M128)/[≤9;≤12]
CVTTPD2PI (MM, M128)/[≤12;≤19]
CVTTPD2PI (MM, XMM)/≤8
CVTTPS2DQ (XMM, M128)/[≤8;≤11]
CVTTSD2SI (R32, M64)/[12;≤21]
CVTTSD2SI (R32, XMM)/≤7
CVTTSD2SI (R64, M64)/[≤11;12]
CVTTSD2SI (R64, XMM)/≤7
DIVPD (XMM, M128)/[≤13.0;≤21]
DIVPD (XMM, XMM)/[≤13.0;≤15]
DIVSD (XMM, M64)/[≤13.0;≤21]
DIVSD (XMM, XMM)/[≤13.0;≤15]
MASKMOVDQU (XMM, XMM)/≤9
MAXPD (XMM, M128)/[4;≤11]
MAXSD (XMM, M64)/[4;≤11]
MINPD (XMM, M128)/[4;≤11]
MINSD (XMM, M64)/[4;≤11]
MOVAPD (M128, XMM)/[≤4;≤10]
MOVAPD (XMM, M128)/[≤4;≤7]
MOVAPD_0F28 (XMM, XMM)/[0;1]
MOVAPD_0F29 (XMM, XMM)/[0;1]
MOVD (M32, XMM)/[≤4;≤10]
MOVD (R32, XMM)/≤3
MOVD (XMM, M32)/[≤4;≤7]
MOVD (XMM, R32)/≤3
MOVDQ2Q (MM, XMM)/≤3
MOVDQA (M128, XMM)/[≤4;≤10]
MOVDQA (XMM, M128)/[≤4;≤7]
MOVDQA_0F6F (XMM, XMM)/[0;1]
MOVDQA_0F7F (XMM, XMM)/[0;1]
MOVDQU (M128, XMM)/[≤4;≤10]
MOVDQU (XMM, M128)/[≤4;≤7]
MOVDQU_0F6F (XMM, XMM)/[0;1]
MOVDQU_0F7F (XMM, XMM)/[0;1]
MOVHPD (M64, XMM)/[≤4;≤10]
MOVHPD (XMM, M64)/[≤5;≤8]
MOVLPD (M64, XMM)/[≤4;≤10]
MOVLPD (XMM, M64)/[≤5;≤8]
MOVMSKPD (R32, XMM)/≤3
MOVNTDQ (M128, XMM)/[≤425;≤439]
MOVNTI (M32, R32)/[≤426;≤449]
MOVNTI (M64, R64)/[≤427;≤447]
MOVNTPD (M128, XMM)/[≤425;≤443]
MOVQ (M64, XMM)/[≤4;≤10]
MOVQ (R64, XMM)/≤3
MOVQ (XMM, M64)/[≤4;≤7]
MOVQ (XMM, R64)/≤3
MOVQ2DQ (XMM, MM)/≤3
MOVSD_XMM (M64, XMM)/[≤4;≤10]
MOVSD_XMM (XMM, M64)/[≤4;≤7]
MOVUPD (M128, XMM)/[≤4;≤10]
MOVUPD (XMM, M128)/[≤4;≤7]
MOVUPD_0F10 (XMM, XMM)/[0;1]
MOVUPD_0F11 (XMM, XMM)/[0;1]
MULPD (XMM, M128)/[4;≤11]
MULSD (XMM, M64)/[4;≤11]
ORPD (XMM, M128)/[1;≤8]
PACKSSDW (XMM, M128)/[1;≤8]
PACKSSWB (XMM, M128)/[1;≤8]
PACKUSWB (XMM, M128)/[1;≤8]
PADDB (XMM, M128)/[1;≤8]
PADDD (XMM, M128)/[1;≤8]
PADDQ (MM, M64)/[1;≤9]
PADDQ (XMM, M128)/[1;≤8]
PADDSB (XMM, M128)/[1;≤8]
PADDSW (XMM, M128)/[1;≤8]
PADDUSB (XMM, M128)/[1;≤8]
PADDUSW (XMM, M128)/[1;≤8]
PADDW (XMM, M128)/[1;≤8]
PAND (XMM, M128)/[1;≤8]
PANDN (XMM, M128)/[1;≤8]
PAVGB (XMM, M128)/[1;≤8]
PAVGW (XMM, M128)/[1;≤8]
PCMPEQB (XMM, M128)/[1;≤8]
PCMPEQB (XMM, XMM)/[0;1]
PCMPEQD (XMM, M128)/[1;≤8]
PCMPEQD (XMM, XMM)/[0;1]
PCMPEQW (XMM, M128)/[1;≤8]
PCMPEQW (XMM, XMM)/[0;1]
PCMPGTB (XMM, M128)/[1;≤8]
PCMPGTB (XMM, XMM)/[0;1]
PCMPGTD (XMM, M128)/[1;≤8]
PCMPGTD (XMM, XMM)/[0;1]
PCMPGTW (XMM, M128)/[1;≤8]
PCMPGTW (XMM, XMM)/[0;1]
PEXTRW (R32, XMM, I8)/≤4
PINSRW (XMM, M16, I8)/[1;≤8]
PINSRW (XMM, R32, I8)/[2;≤4]
PMADDWD (XMM, M128)/[5;≤12]
PMAXSW (XMM, M128)/[1;≤8]
PMAXUB (XMM, M128)/[1;≤8]
PMINSW (XMM, M128)/[1;≤8]
PMINUB (XMM, M128)/[1;≤8]
PMOVMSKB (R32, XMM)/≤3
PMULHUW (XMM, M128)/[5;≤12]
PMULHW (XMM, M128)/[5;≤12]
PMULLW (XMM, M128)/[5;≤12]
PMULUDQ (MM, M64)/[5;≤13]
PMULUDQ (XMM, M128)/[5;≤12]
POR (XMM, M128)/[1;≤8]
PSADBW (XMM, M128)/[3;≤10]
PSHUFD (XMM, M128, I8)/[≤5;≤8]
PSHUFHW (XMM, M128, I8)/[≤5;≤8]
PSHUFLW (XMM, M128, I8)/[≤5;≤8]
PSLLD (XMM, M128)/[1;≤8]
PSLLD (XMM, XMM)/[1;2]
PSLLQ (XMM, M128)/[1;≤8]
PSLLQ (XMM, XMM)/[1;2]
PSLLW (XMM, M128)/[1;≤8]
PSLLW (XMM, XMM)/[1;2]
PSRAD (XMM, M128)/[1;≤8]
PSRAD (XMM, XMM)/[1;2]
PSRAW (XMM, M128)/[1;≤8]
PSRAW (XMM, XMM)/[1;2]
PSRLD (XMM, M128)/[1;≤8]
PSRLD (XMM, XMM)/[1;2]
PSRLQ (XMM, M128)/[1;≤8]
PSRLQ (XMM, XMM)/[1;2]
PSRLW (XMM, M128)/[1;≤8]
PSRLW (XMM, XMM)/[1;2]
PSUBB (XMM, M128)/[1;≤8]
PSUBB (XMM, XMM)/[0;1]
PSUBD (XMM, M128)/[1;≤8]
PSUBD (XMM, XMM)/[0;1]
PSUBQ (MM, M64)/[1;≤9]
PSUBQ (MM, MM)/[0;1]
PSUBQ (XMM, M128)/[1;≤8]
PSUBQ (XMM, XMM)/[0;1]
PSUBSB (XMM, M128)/[1;≤8]
PSUBSB (XMM, XMM)/[0;1]
PSUBSW (XMM, M128)/[1;≤8]
PSUBSW (XMM, XMM)/[0;1]
PSUBUSB (XMM, M128)/[1;≤8]
PSUBUSB (XMM, XMM)/[0;1]
PSUBUSW (XMM, M128)/[1;≤8]
PSUBUSW (XMM, XMM)/[0;1]
PSUBW (XMM, M128)/[1;≤8]
PSUBW (XMM, XMM)/[0;1]
PUNPCKHBW (XMM, M128)/[1;≤8]
PUNPCKHDQ (XMM, M128)/[1;≤8]
PUNPCKHQDQ (XMM, M128)/[1;≤8]
PUNPCKHWD (XMM, M128)/[1;≤8]
PUNPCKLBW (XMM, M128)/[1;≤8]
PUNPCKLDQ (XMM, M128)/[1;≤8]
PUNPCKLQDQ (XMM, M128)/[1;≤8]
PUNPCKLWD (XMM, M128)/[1;≤8]
PXOR (XMM, M128)/[1;≤8]
PXOR (XMM, XMM)/[0;1]
SHUFPD (XMM, M128, I8)/[1;≤8]
SQRTPD (XMM, M128)/[≤20.0;≤25]
SQRTPD (XMM, XMM)/[≤13.0;≤19]
SQRTSD (XMM, M64)/[≤20.0;≤25]
SQRTSD (XMM, XMM)/[≤13.0;≤19]
SUBPD (XMM, M128)/[4;≤11]
SUBSD (XMM, M64)/[4;≤11]
UCOMISD (XMM, M64)/[≤3;8]
UCOMISD (XMM, XMM)/≤3
UNPCKHPD (XMM, M128)/[1;≤8]
UNPCKLPD (XMM, M128)/[1;≤8]
XORPD (XMM, M128)/[1;≤8]
XORPD (XMM, XMM)/[0;1]
ADDSUBPD (XMM, M128)/[4;≤11]
ADDSUBPS (XMM, M128)/[4;≤11]
HADDPD (XMM, M128)/[6;≤13]
HADDPS (XMM, M128)/[6;≤13]
HSUBPD (XMM, M128)/[6;≤13]
HSUBPS (XMM, M128)/[6;≤13]
LDDQU (XMM, M128)/[≤4;≤7]
MOVDDUP (XMM, M64)/[≤4;≤7]
MOVSHDUP (XMM, M128)/[≤4;≤7]
MOVSLDUP (XMM, M128)/[≤4;≤7]
BLENDPD (XMM, M128, I8)/[1;≤8]
BLENDPS (XMM, M128, I8)/[1;≤8]
BLENDVPD (XMM, M128)/[1;≤8]
BLENDVPS (XMM, M128)/[1;≤8]
CRC32 (R32, M16)/[3;8]
CRC32 (R32, M32)/[3;8]
CRC32 (R32, M8)/[3;8]
CRC32 (R64, M64)/[3;8]
CRC32 (R64, M8)/[3;8]
DPPD (XMM, M128, I8)/[9;≤16]
DPPS (XMM, M128, I8)/[13;≤20]
EXTRACTPS (M32, XMM, I8)/[≤5;≤10]
EXTRACTPS (R32, XMM, I8)/≤4
INSERTPS (XMM, M32, I8)/[1;≤8]
MOVNTDQA (XMM, M128)/[≤4;≤7]
MPSADBW (XMM, M128, I8)/[3;≤11]
MPSADBW (XMM, XMM, I8)/[3;4]
PACKUSDW (XMM, M128)/[1;≤8]
PBLENDVB (XMM, M128)/[1;≤8]
PBLENDW (XMM, M128, I8)/[1;≤8]
PCMPEQQ (XMM, M128)/[1;≤8]
PCMPEQQ (XMM, XMM)/[0;1]
PCMPESTRI (XMM, M128, I8)/[≤11;≤26]
PCMPESTRI (XMM, XMM, I8)/[≤12;17]
PCMPESTRI64 (XMM, M128, I8)/[≤11;≤26]
PCMPESTRI64 (XMM, XMM, I8)/[≤12;17]
PCMPESTRM (XMM, M128, I8)/[9;17]
PCMPESTRM (XMM, XMM, I8)/[10;17]
PCMPESTRM64 (XMM, M128, I8)/[9;17]
PCMPESTRM64 (XMM, XMM, I8)/[10;17]
PCMPGTQ (XMM, M128)/[3;≤10]
PCMPGTQ (XMM, XMM)/[0;3]
PCMPISTRI (XMM, M128, I8)/[≤11;≤26]
PCMPISTRI (XMM, XMM, I8)/[≤12;≤13]
PCMPISTRM (XMM, M128, I8)/[8;17]
PCMPISTRM (XMM, XMM, I8)/[9;≤13]
PEXTRB (M8, XMM, I8)/[≤11;≤15]
PEXTRB (R32, XMM, I8)/≤4
PEXTRD (M32, XMM, I8)/[≤5;≤10]
PEXTRD (R32, XMM, I8)/≤4
PEXTRQ (M64, XMM, I8)/[≤5;≤10]
PEXTRQ (R64, XMM, I8)/≤4
PEXTRW_SSE4 (M16, XMM, I8)/[≤11;≤15]
PHMINPOSUW (XMM, M128)/[≤8;≤11]
PINSRB (XMM, M8, I8)/[1;≤8]
PINSRB (XMM, R32, I8)/[2;≤4]
PINSRD (XMM, M32, I8)/[1;≤8]
PINSRD (XMM, R32, I8)/[2;≤4]
PINSRQ (XMM, M64, I8)/[1;≤8]
PINSRQ (XMM, R64, I8)/[2;≤4]
PMAXSB (XMM, M128)/[1;≤8]
PMAXSD (XMM, M128)/[1;≤8]
PMAXUD (XMM, M128)/[1;≤8]
PMAXUW (XMM, M128)/[1;≤8]
PMINSB (XMM, M128)/[1;≤8]
PMINSD (XMM, M128)/[1;≤8]
PMINUD (XMM, M128)/[1;≤8]
PMINUW (XMM, M128)/[1;≤8]
PMOVSXBD (XMM, M32)/[≤5;≤8]
PMOVSXBQ (XMM, M16)/[≤5;≤8]
PMOVSXBW (XMM, M64)/[≤5;≤8]
PMOVSXDQ (XMM, M64)/[≤5;≤8]
PMOVSXWD (XMM, M64)/[≤5;≤8]
PMOVSXWQ (XMM, M32)/[≤5;≤8]
PMOVZXBD (XMM, M32)/[≤5;≤8]
PMOVZXBQ (XMM, M16)/[≤5;≤8]
PMOVZXBW (XMM, M64)/[≤5;≤8]
PMOVZXDQ (XMM, M64)/[≤5;≤8]
PMOVZXWD (XMM, M64)/[≤5;≤8]
PMOVZXWQ (XMM, M32)/[≤5;≤8]
PMULDQ (XMM, M128)/[5;≤12]
PMULLD (XMM, M128)/[10;≤17]
POPCNT (R16, M16)/[3;8]
POPCNT (R32, M32)/[3;8]
POPCNT (R64, M64)/[3;8]
PTEST (XMM, M128)/[≤4;9]
PTEST (XMM, XMM)/≤4
ROUNDPD (XMM, M128, I8)/[≤12;≤15]
ROUNDPS (XMM, M128, I8)/[≤12;≤15]
ROUNDSD (XMM, M64, I8)/[≤12;≤15]
ROUNDSS (XMM, M32, I8)/[≤12;≤15]
PABSB (MM, M64)/[≤7;≤9]
PABSB (XMM, M128)/[≤5;≤8]
PABSD (MM, M64)/[≤7;≤9]
PABSD (XMM, M128)/[≤5;≤8]
PABSW (MM, M64)/[≤7;≤9]
PABSW (XMM, M128)/[≤5;≤8]
PALIGNR (MM, M64, I8)/[1;≤9]
PALIGNR (XMM, M128, I8)/[1;≤8]
PHADDD (MM, M64)/[3;≤11]
PHADDD (XMM, M128)/[3;≤10]
PHADDSW (MM, M64)/[3;≤11]
PHADDSW (XMM, M128)/[3;≤10]
PHADDW (MM, M64)/[3;≤11]
PHADDW (XMM, M128)/[3;≤10]
PHSUBD (MM, M64)/[3;≤11]
PHSUBD (XMM, M128)/[3;≤10]
PHSUBSW (MM, M64)/[3;≤11]
PHSUBSW (XMM, M128)/[3;≤10]
PHSUBW (MM, M64)/[3;≤11]
PHSUBW (XMM, M128)/[3;≤10]
PMADDUBSW (MM, M64)/[5;≤13]
PMADDUBSW (XMM, M128)/[5;≤12]
PMULHRSW (MM, M64)/[5;≤13]
PMULHRSW (XMM, M128)/[5;≤12]
PSHUFB (MM, M64)/[1;≤11]
PSHUFB (MM, MM)/[1;3]
PSHUFB (XMM, M128)/[1;≤8]
PSIGNB (MM, M64)/[1;≤9]
PSIGNB (XMM, M128)/[1;≤8]
PSIGND (MM, M64)/[1;≤9]
PSIGND (XMM, M128)/[1;≤8]
PSIGNW (MM, M64)/[1;≤9]
PSIGNW (XMM, M128)/[1;≤8]
XGETBV/[0;3]
