Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 22 09:54:54 2023
| Host         : LAPTOP-DJJCMLUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.978      -18.602                     34                 1710        0.079        0.000                      0                 1710        2.083        0.000                       0                   714  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
rmii_rx_clk                      {0.000 5.000}        40.000          25.000          
sys_clk                          {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_2  {0.000 3.333}        6.667           150.000         
  clk_out2_design_1_clk_wiz_0_2  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_2  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rmii_rx_clk                           33.036        0.000                      0                  159        0.118        0.000                      0                  159        4.020        0.000                       0                    89  
sys_clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_2       -0.587       -8.389                     23                 1483        0.079        0.000                      0                 1483        2.083        0.000                       0                   585  
  clk_out2_design_1_clk_wiz_0_2       37.378        0.000                      0                   46        0.118        0.000                      0                   46       19.020        0.000                       0                    36  
  clkfbout_design_1_clk_wiz_0_2                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_2  rmii_rx_clk                          1.531        0.000                      0                   11        0.220        0.000                      0                   11  
rmii_rx_clk                    clk_out1_design_1_clk_wiz_0_2       -0.978      -10.213                     11                   11        2.264        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rmii_rx_clk
  To Clock:  rmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       33.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.036ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 2.291ns (34.996%)  route 4.255ns (65.004%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 44.787 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           1.479     7.022    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[1]
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.146    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc_n_15
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.678 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.415     9.094    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     9.218    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.731 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.950 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/O[0]
                         net (fo=3, routed)           0.828    10.778    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_7
    SLICE_X33Y72         LUT2 (Prop_lut2_I0_O)        0.323    11.101 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.533    11.634    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[3]
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.417    44.787    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
                         clock pessimism              0.187    44.974    
                         clock uncertainty           -0.035    44.939    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)       -0.269    44.670    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         44.670    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                 33.036    

Slack (MET) :             33.065ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 2.380ns (35.373%)  route 4.348ns (64.627%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 44.787 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           1.479     7.022    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[1]
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.146    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc_n_15
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.678 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.415     9.094    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     9.218    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.731 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.848    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.067 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1/O[0]
                         net (fo=3, routed)           0.983    11.050    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1_n_7
    SLICE_X31Y72         LUT2 (Prop_lut2_I0_O)        0.295    11.345 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[7]_i_1_replica/O
                         net (fo=1, routed)           0.471    11.816    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[7]_repN
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.417    44.787    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]_replica/C
                         clock pessimism              0.187    44.974    
                         clock uncertainty           -0.035    44.939    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)       -0.058    44.881    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         44.881    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                 33.065    

Slack (MET) :             33.102ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 2.408ns (37.242%)  route 4.058ns (62.758%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 44.787 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           1.479     7.022    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[1]
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.146    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc_n_15
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.678 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.415     9.094    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     9.218    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.731 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.848    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.067 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1/O[0]
                         net (fo=3, routed)           0.837    10.904    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1_n_7
    SLICE_X32Y73         LUT2 (Prop_lut2_I0_O)        0.323    11.227 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[7]_i_1/O
                         net (fo=1, routed)           0.327    11.554    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[7]
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.417    44.787    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
                         clock pessimism              0.187    44.974    
                         clock uncertainty           -0.035    44.939    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)       -0.283    44.656    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         44.656    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                 33.102    

Slack (MET) :             33.224ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.969ns (29.794%)  route 4.640ns (70.206%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 44.791 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           1.479     7.022    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[1]
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.146    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc_n_15
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.678 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.415     9.094    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     9.218    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.645 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.956    10.601    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_6
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.306    10.907 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.789    11.696    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[0]
    SLICE_X39Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.421    44.791    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X39Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
                         clock pessimism              0.273    45.065    
                         clock uncertainty           -0.035    45.029    
    SLICE_X39Y70         FDRE (Setup_fdre_C_D)       -0.109    44.920    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         44.920    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                 33.224    

Slack (MET) :             33.283ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.997ns (31.111%)  route 4.422ns (68.889%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 44.791 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           1.479     7.022    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[1]
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.146    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc_n_15
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.678 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.415     9.094    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     9.218    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.645 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.956    10.601    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_6
    SLICE_X37Y70         LUT2 (Prop_lut2_I1_O)        0.334    10.935 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.572    11.507    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[1]
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.421    44.791    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                         clock pessimism              0.296    45.088    
                         clock uncertainty           -0.035    45.052    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)       -0.263    44.789    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         44.789    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                 33.283    

Slack (MET) :             33.411ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 2.495ns (38.548%)  route 3.977ns (61.452%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 44.788 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           1.479     7.022    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[1]
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.146    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc_n_15
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.678 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.415     9.094    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     9.218    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.731 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.848    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.171 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1/O[1]
                         net (fo=2, routed)           1.083    11.254    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1_n_6
    SLICE_X31Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.560 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.560    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[8]
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.418    44.788    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
                         clock pessimism              0.187    44.975    
                         clock uncertainty           -0.035    44.940    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)        0.031    44.971    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         44.971    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                 33.411    

Slack (MET) :             33.425ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 2.525ns (38.831%)  route 3.977ns (61.168%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 44.788 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           1.479     7.022    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[1]
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.146    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc_n_15
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.678 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.415     9.094    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     9.218    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.731 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.848    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.171 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1/O[1]
                         net (fo=2, routed)           1.083    11.254    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1_n_6
    SLICE_X31Y72         LUT2 (Prop_lut2_I1_O)        0.336    11.590 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    11.590    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[9]
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.418    44.788    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
                         clock pessimism              0.187    44.975    
                         clock uncertainty           -0.035    44.940    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)        0.075    45.015    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         45.015    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                 33.425    

Slack (MET) :             33.528ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 2.151ns (34.349%)  route 4.111ns (65.651%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 44.787 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           1.479     7.022    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[1]
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.146    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc_n_15
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.678 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.415     9.094    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     9.218    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.826 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/O[3]
                         net (fo=3, routed)           0.610    10.436    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_4
    SLICE_X33Y72         LUT2 (Prop_lut2_I0_O)        0.307    10.743 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.607    11.350    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[2]
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.417    44.787    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
                         clock pessimism              0.187    44.974    
                         clock uncertainty           -0.035    44.939    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)       -0.061    44.878    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         44.878    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                 33.528    

Slack (MET) :             33.755ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.263ns (36.927%)  route 3.865ns (63.073%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 44.788 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           1.479     7.022    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[1]
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.146    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc_n_15
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.678 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.415     9.094    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     9.218    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.731 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.950 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/O[0]
                         net (fo=3, routed)           0.971    10.921    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_7
    SLICE_X31Y72         LUT2 (Prop_lut2_I1_O)        0.295    11.216 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.216    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[4]
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.418    44.788    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
                         clock pessimism              0.187    44.975    
                         clock uncertainty           -0.035    44.940    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)        0.031    44.971    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         44.971    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                 33.755    

Slack (MET) :             33.777ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 2.371ns (38.844%)  route 3.733ns (61.156%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 44.787 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           1.479     7.022    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[1]
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.146    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc_n_15
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.678 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.415     9.094    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.218 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     9.218    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.731 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.046 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/O[3]
                         net (fo=3, routed)           0.839    10.884    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_4
    SLICE_X32Y73         LUT2 (Prop_lut2_I0_O)        0.307    11.191 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.191    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[6]
    SLICE_X32Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.417    44.787    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X32Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
                         clock pessimism              0.187    44.974    
                         clock uncertainty           -0.035    44.939    
    SLICE_X32Y73         FDRE (Setup_fdre_C_D)        0.029    44.968    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         44.968    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                 33.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_phy_clk/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.554     1.464    design_1_i/rst_phy_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y83         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  design_1_i/rst_phy_clk/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.671    design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X38Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.716 r  design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.716    design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X38Y83         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.821     1.976    design_1_i/rst_phy_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y83         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.121     1.598    design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.552     1.462    design_1_i/rst_phy_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.067     1.670    design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_exr
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.715 r  design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.715    design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_int0__0
    SLICE_X38Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.818     1.974    design_1_i/rst_phy_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.499     1.475    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120     1.595    design_1_i/rst_phy_clk/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.548     1.458    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[4]/Q
                         net (fo=1, routed)           0.056     1.655    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0[4]
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.813     1.969    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[4]/C
                         clock pessimism             -0.511     1.458    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.076     1.534    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.552     1.462    design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.659    design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X39Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.818     1.974    design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.512     1.462    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.075     1.537    design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.548     1.458    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]/Q
                         net (fo=1, routed)           0.056     1.655    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0[3]
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.813     1.969    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[3]/C
                         clock pessimism             -0.511     1.458    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.071     1.529    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.552     1.462    design_1_i/rst_phy_clk/U0/SEQ/slowest_sync_clk
    SLICE_X37Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.099     1.702    design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.747 r  design_1_i/rst_phy_clk/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.747    design_1_i/rst_phy_clk/U0/SEQ/p_3_out[2]
    SLICE_X38Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.818     1.974    design_1_i/rst_phy_clk/U0/SEQ/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.498     1.476    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.121     1.597    design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.554     1.464    design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X38Y83         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.684    design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X38Y83         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.821     1.976    design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X38Y83         FDRE                                         r  design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.512     1.464    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.060     1.524    design_1_i/rst_phy_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.265ns (49.623%)  route 0.269ns (50.377%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.548     1.458    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           0.269     1.868    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/Q[0]
    SLICE_X36Y71         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.992 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/bin_cnt_next_carry/O[1]
                         net (fo=1, routed)           0.000     1.992    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/p_1_in[1]
    SLICE_X36Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.816     1.971    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[1]/C
                         clock pessimism             -0.250     1.721    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.105     1.826    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/rst_phy_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.123%)  route 0.087ns (31.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.552     1.462    design_1_i/rst_phy_clk/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X36Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  design_1_i/rst_phy_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.087     1.690    design_1_i/rst_phy_clk/U0/SEQ/seq_cnt[3]
    SLICE_X37Y81         LUT4 (Prop_lut4_I1_O)        0.045     1.735 r  design_1_i/rst_phy_clk/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.735    design_1_i/rst_phy_clk/U0/SEQ/p_3_out[0]
    SLICE_X37Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.818     1.974    design_1_i/rst_phy_clk/U0/SEQ/slowest_sync_clk
    SLICE_X37Y81         FDRE                                         r  design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.092     1.567    design_1_i/rst_phy_clk/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.548     1.458    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X34Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]/Q
                         net (fo=1, routed)           0.110     1.732    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0[7]
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.813     1.969    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[7]/C
                         clock pessimism             -0.498     1.471    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.078     1.549    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rmii_rx_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         40.000
Sources:            { rmii_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y28    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  rmii_rx_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y70    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y73    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y73    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y73    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y73    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         35.000      34.020     SLICE_X38Y82    design_1_i/rst_phy_clk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         35.000      34.020     SLICE_X38Y82    design_1_i/rst_phy_clk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X37Y70    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X34Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X35Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X35Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X35Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X34Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X35Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X35Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr1_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y82    design_1_i/rst_phy_clk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y82    design_1_i/rst_phy_clk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y70    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y73    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y73    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y73    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y73    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y72    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_2
  To Clock:  clk_out1_design_1_clk_wiz_0_2

Setup :           23  Failing Endpoints,  Worst Slack       -0.587ns,  Total Violation       -8.389ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.587ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.074ns (46.701%)  route 3.508ns (53.299%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 5.143 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.584    -0.882    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.572 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[2]
                         net (fo=12, routed)          1.054     2.626    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/DOBDO[2]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[27]_i_2/O
                         net (fo=4, routed)           0.648     3.398    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[5]_i_1/O
                         net (fo=2, routed)           0.677     4.199    design_1_i/eth_rx_wrapper/inst/crc32/crc_q_reg[7]_0[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.323 f  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6/O
                         net (fo=2, routed)           0.276     4.598    design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.516     5.238    design_1_i/eth_rx_wrapper/inst/crc32/delay_reg[3][8]
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_1_i/eth_rx_wrapper/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.338     5.700    design_1_i/eth_rx_wrapper/inst/rx_fsm/SR[0]
    SLICE_X52Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.428     5.143    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X52Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[5]/C
                         clock pessimism              0.564     5.707    
                         clock uncertainty           -0.070     5.637    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.524     5.113    design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.113    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 -0.587    

Slack (VIOLATED) :        -0.587ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.074ns (46.701%)  route 3.508ns (53.299%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 5.143 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.584    -0.882    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.572 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[2]
                         net (fo=12, routed)          1.054     2.626    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/DOBDO[2]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[27]_i_2/O
                         net (fo=4, routed)           0.648     3.398    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[5]_i_1/O
                         net (fo=2, routed)           0.677     4.199    design_1_i/eth_rx_wrapper/inst/crc32/crc_q_reg[7]_0[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.323 f  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6/O
                         net (fo=2, routed)           0.276     4.598    design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.516     5.238    design_1_i/eth_rx_wrapper/inst/crc32/delay_reg[3][8]
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_1_i/eth_rx_wrapper/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.338     5.700    design_1_i/eth_rx_wrapper/inst/rx_fsm/SR[0]
    SLICE_X52Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.428     5.143    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X52Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[6]/C
                         clock pessimism              0.564     5.707    
                         clock uncertainty           -0.070     5.637    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.524     5.113    design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.113    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 -0.587    

Slack (VIOLATED) :        -0.587ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.074ns (46.701%)  route 3.508ns (53.299%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 5.143 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.584    -0.882    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.572 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[2]
                         net (fo=12, routed)          1.054     2.626    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/DOBDO[2]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[27]_i_2/O
                         net (fo=4, routed)           0.648     3.398    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[5]_i_1/O
                         net (fo=2, routed)           0.677     4.199    design_1_i/eth_rx_wrapper/inst/crc32/crc_q_reg[7]_0[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.323 f  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6/O
                         net (fo=2, routed)           0.276     4.598    design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.516     5.238    design_1_i/eth_rx_wrapper/inst/crc32/delay_reg[3][8]
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_1_i/eth_rx_wrapper/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.338     5.700    design_1_i/eth_rx_wrapper/inst/rx_fsm/SR[0]
    SLICE_X52Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.428     5.143    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X52Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[7]/C
                         clock pessimism              0.564     5.707    
                         clock uncertainty           -0.070     5.637    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.524     5.113    design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.113    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 -0.587    

Slack (VIOLATED) :        -0.587ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.074ns (46.701%)  route 3.508ns (53.299%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 5.143 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.584    -0.882    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.572 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[2]
                         net (fo=12, routed)          1.054     2.626    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/DOBDO[2]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[27]_i_2/O
                         net (fo=4, routed)           0.648     3.398    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[5]_i_1/O
                         net (fo=2, routed)           0.677     4.199    design_1_i/eth_rx_wrapper/inst/crc32/crc_q_reg[7]_0[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.323 f  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6/O
                         net (fo=2, routed)           0.276     4.598    design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.516     5.238    design_1_i/eth_rx_wrapper/inst/crc32/delay_reg[3][8]
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_1_i/eth_rx_wrapper/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.338     5.700    design_1_i/eth_rx_wrapper/inst/rx_fsm/SR[0]
    SLICE_X52Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.428     5.143    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X52Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[8]/C
                         clock pessimism              0.564     5.707    
                         clock uncertainty           -0.070     5.637    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.524     5.113    design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.113    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 -0.587    

Slack (VIOLATED) :        -0.587ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.074ns (46.701%)  route 3.508ns (53.299%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 5.143 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.584    -0.882    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.572 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[2]
                         net (fo=12, routed)          1.054     2.626    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/DOBDO[2]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[27]_i_2/O
                         net (fo=4, routed)           0.648     3.398    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[5]_i_1/O
                         net (fo=2, routed)           0.677     4.199    design_1_i/eth_rx_wrapper/inst/crc32/crc_q_reg[7]_0[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.323 f  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6/O
                         net (fo=2, routed)           0.276     4.598    design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.516     5.238    design_1_i/eth_rx_wrapper/inst/crc32/delay_reg[3][8]
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_1_i/eth_rx_wrapper/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.338     5.700    design_1_i/eth_rx_wrapper/inst/rx_fsm/SR[0]
    SLICE_X52Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.428     5.143    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X52Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[9]/C
                         clock pessimism              0.564     5.707    
                         clock uncertainty           -0.070     5.637    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.524     5.113    design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.113    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 -0.587    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.074ns (46.701%)  route 3.508ns (53.299%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 5.143 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.584    -0.882    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.572 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[2]
                         net (fo=12, routed)          1.054     2.626    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/DOBDO[2]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[27]_i_2/O
                         net (fo=4, routed)           0.648     3.398    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[5]_i_1/O
                         net (fo=2, routed)           0.677     4.199    design_1_i/eth_rx_wrapper/inst/crc32/crc_q_reg[7]_0[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.323 f  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6/O
                         net (fo=2, routed)           0.276     4.598    design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.516     5.238    design_1_i/eth_rx_wrapper/inst/crc32/delay_reg[3][8]
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_1_i/eth_rx_wrapper/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.338     5.700    design_1_i/eth_rx_wrapper/inst/rx_fsm/SR[0]
    SLICE_X53Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.428     5.143    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X53Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[0]/C
                         clock pessimism              0.564     5.707    
                         clock uncertainty           -0.070     5.637    
    SLICE_X53Y70         FDRE (Setup_fdre_C_R)       -0.429     5.208    design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.208    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 -0.492    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.074ns (46.701%)  route 3.508ns (53.299%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 5.143 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.584    -0.882    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.572 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[2]
                         net (fo=12, routed)          1.054     2.626    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/DOBDO[2]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[27]_i_2/O
                         net (fo=4, routed)           0.648     3.398    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[5]_i_1/O
                         net (fo=2, routed)           0.677     4.199    design_1_i/eth_rx_wrapper/inst/crc32/crc_q_reg[7]_0[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.323 f  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6/O
                         net (fo=2, routed)           0.276     4.598    design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.516     5.238    design_1_i/eth_rx_wrapper/inst/crc32/delay_reg[3][8]
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_1_i/eth_rx_wrapper/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.338     5.700    design_1_i/eth_rx_wrapper/inst/rx_fsm/SR[0]
    SLICE_X53Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.428     5.143    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X53Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[10]/C
                         clock pessimism              0.564     5.707    
                         clock uncertainty           -0.070     5.637    
    SLICE_X53Y70         FDRE (Setup_fdre_C_R)       -0.429     5.208    design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.208    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 -0.492    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.074ns (46.701%)  route 3.508ns (53.299%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 5.143 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.584    -0.882    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.572 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[2]
                         net (fo=12, routed)          1.054     2.626    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/DOBDO[2]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[27]_i_2/O
                         net (fo=4, routed)           0.648     3.398    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[5]_i_1/O
                         net (fo=2, routed)           0.677     4.199    design_1_i/eth_rx_wrapper/inst/crc32/crc_q_reg[7]_0[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.323 f  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6/O
                         net (fo=2, routed)           0.276     4.598    design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.516     5.238    design_1_i/eth_rx_wrapper/inst/crc32/delay_reg[3][8]
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_1_i/eth_rx_wrapper/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.338     5.700    design_1_i/eth_rx_wrapper/inst/rx_fsm/SR[0]
    SLICE_X53Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.428     5.143    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X53Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[1]/C
                         clock pessimism              0.564     5.707    
                         clock uncertainty           -0.070     5.637    
    SLICE_X53Y70         FDRE (Setup_fdre_C_R)       -0.429     5.208    design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.208    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 -0.492    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.074ns (46.701%)  route 3.508ns (53.299%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 5.143 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.584    -0.882    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.572 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[2]
                         net (fo=12, routed)          1.054     2.626    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/DOBDO[2]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[27]_i_2/O
                         net (fo=4, routed)           0.648     3.398    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[5]_i_1/O
                         net (fo=2, routed)           0.677     4.199    design_1_i/eth_rx_wrapper/inst/crc32/crc_q_reg[7]_0[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.323 f  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6/O
                         net (fo=2, routed)           0.276     4.598    design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.516     5.238    design_1_i/eth_rx_wrapper/inst/crc32/delay_reg[3][8]
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_1_i/eth_rx_wrapper/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.338     5.700    design_1_i/eth_rx_wrapper/inst/rx_fsm/SR[0]
    SLICE_X53Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.428     5.143    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X53Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[2]/C
                         clock pessimism              0.564     5.707    
                         clock uncertainty           -0.070     5.637    
    SLICE_X53Y70         FDRE (Setup_fdre_C_R)       -0.429     5.208    design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.208    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 -0.492    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.074ns (46.701%)  route 3.508ns (53.299%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 5.143 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.584    -0.882    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.572 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[2]
                         net (fo=12, routed)          1.054     2.626    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/DOBDO[2]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[27]_i_2/O
                         net (fo=4, routed)           0.648     3.398    design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg_1
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/crc_q[5]_i_1/O
                         net (fo=2, routed)           0.677     4.199    design_1_i/eth_rx_wrapper/inst/crc32/crc_q_reg[7]_0[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.323 f  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6/O
                         net (fo=2, routed)           0.276     4.598    design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  design_1_i/eth_rx_wrapper/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.516     5.238    design_1_i/eth_rx_wrapper/inst/crc32/delay_reg[3][8]
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.362 r  design_1_i/eth_rx_wrapper/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.338     5.700    design_1_i/eth_rx_wrapper/inst/rx_fsm/SR[0]
    SLICE_X53Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.428     5.143    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X53Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[3]/C
                         clock pessimism              0.564     5.707    
                         clock uncertainty           -0.070     5.637    
    SLICE_X53Y70         FDRE (Setup_fdre_C_R)       -0.429     5.208    design_1_i/eth_rx_wrapper/inst/rx_fsm/byte_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.208    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 -0.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.129%)  route 0.115ns (44.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.554    -0.593    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X32Y83         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[110]/Q
                         net (fo=1, routed)           0.115    -0.337    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/DIB0
    SLICE_X34Y82         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.818    -0.836    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/WCLK
    SLICE_X34Y82         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMB/CLK
                         clock pessimism              0.274    -0.562    
    SLICE_X34Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.416    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMB
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.551    -0.596    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X35Y81         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[108]/Q
                         net (fo=1, routed)           0.110    -0.345    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/DIA0
    SLICE_X34Y82         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.818    -0.836    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/WCLK
    SLICE_X34Y82         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMA/CLK
                         clock pessimism              0.255    -0.581    
    SLICE_X34Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.434    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMA
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.061%)  route 0.221ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.549    -0.598    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X38Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.229    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0[0]
    SLICE_X35Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.816    -0.839    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr1_reg[0]/C
                         clock pessimism              0.503    -0.336    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.017    -0.319    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_72_77/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.551    -0.596    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X31Y80         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[74]/Q
                         net (fo=1, routed)           0.110    -0.345    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_72_77/DIB0
    SLICE_X30Y79         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_72_77/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.817    -0.838    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_72_77/WCLK
    SLICE_X30Y79         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_72_77/RAMB/CLK
                         clock pessimism              0.255    -0.583    
    SLICE_X30Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.437    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_72_77/RAMB
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.553    -0.594    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X35Y83         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[106]/Q
                         net (fo=1, routed)           0.110    -0.343    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/DIC0
    SLICE_X34Y83         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.820    -0.835    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/WCLK
    SLICE_X34Y83         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMC/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X34Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.437    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMC
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.553    -0.594    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X31Y82         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[111]/Q
                         net (fo=1, routed)           0.116    -0.337    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/DIB1
    SLICE_X34Y82         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.818    -0.836    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/WCLK
    SLICE_X34Y82         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMB_D1/CLK
                         clock pessimism              0.274    -0.562    
    SLICE_X34Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.438    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_84_89/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.552    -0.595    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X33Y81         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[87]/Q
                         net (fo=1, routed)           0.100    -0.354    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_84_89/DIB1
    SLICE_X30Y81         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_84_89/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.818    -0.836    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_84_89/WCLK
    SLICE_X30Y81         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_84_89/RAMB_D1/CLK
                         clock pessimism              0.255    -0.581    
    SLICE_X30Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.457    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_84_89/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.119%)  route 0.120ns (45.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.551    -0.596    design_1_i/eth_rx_wrapper/inst/rx_fsm/sys_clk
    SLICE_X32Y80         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/eth_rx_wrapper/inst/rx_fsm/ctrl_reg[121]/Q
                         net (fo=1, routed)           0.120    -0.336    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/DIA1
    SLICE_X34Y81         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.817    -0.837    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/WCLK
    SLICE_X34Y81         RAMD32                                       r  design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/RAMA_D1/CLK
                         clock pessimism              0.274    -0.563    
    SLICE_X34Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.443    design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/data_fifo/wr_ptr_calc/cnt_curr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/bram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.139%)  route 0.184ns (52.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.550    -0.597    design_1_i/eth_rx_wrapper/inst/data_fifo/wr_ptr_calc/sys_clk
    SLICE_X8Y73          FDRE                                         r  design_1_i/eth_rx_wrapper/inst/data_fifo/wr_ptr_calc/cnt_curr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/eth_rx_wrapper/inst/data_fifo/wr_ptr_calc/cnt_curr_reg[10]/Q
                         net (fo=4, routed)           0.184    -0.249    design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/out[10]
    RAMB18_X0Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/bram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.859    -0.796    design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/sys_clk
    RAMB18_X0Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/bram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.542    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.359    design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/data_fifo/wr_ptr_calc/cnt_curr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/bram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.063%)  route 0.184ns (52.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.552    -0.595    design_1_i/eth_rx_wrapper/inst/data_fifo/wr_ptr_calc/sys_clk
    SLICE_X8Y72          FDRE                                         r  design_1_i/eth_rx_wrapper/inst/data_fifo/wr_ptr_calc/cnt_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/eth_rx_wrapper/inst/data_fifo/wr_ptr_calc/cnt_curr_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.247    design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/out[6]
    RAMB18_X0Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/bram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.859    -0.796    design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/sys_clk
    RAMB18_X0Y28         RAMB18E1                                     r  design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/bram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.542    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.359    design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X0Y16     design_1_i/uart_wrapper/inst/uart_fifo/fifo_module/bram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X0Y15     design_1_i/uart_wrapper/inst/uart_fifo/fifo_module/bram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB18_X0Y28     design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/bram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB18_X1Y28     design_1_i/eth_rx_wrapper/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y16     design_1_i/uart_wrapper/inst/uart_fifo/fifo_module/bram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X0Y15     design_1_i/uart_wrapper/inst/uart_fifo/fifo_module/bram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB18_X0Y28     design_1_i/eth_rx_wrapper/inst/data_fifo/fifo_module/bram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y17   design_1_i/pll_sys_ref_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X38Y70     design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/bin_cnt_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y74     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X34Y83     design_1_i/eth_rx_wrapper/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_2
  To Clock:  clk_out2_design_1_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack       37.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.378ns  (required time - arrival time)
  Source:                 design_1_i/rst_ref_clk/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@40.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 1.752ns (67.816%)  route 0.831ns (32.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.539    -0.928    design_1_i/rst_ref_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y69         SRL16E                                       r  design_1_i/rst_ref_clk/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.700 r  design_1_i/rst_ref_clk/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.831     1.532    design_1_i/rst_ref_clk/U0/EXT_LPF/Q
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.124     1.656 r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.656    design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int0__0
    SLICE_X30Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.376 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.957    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.421    38.469    design_1_i/rst_ref_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.579    39.048    
                         clock uncertainty           -0.094    38.954    
    SLICE_X30Y70         FDRE (Setup_fdre_C_D)        0.079    39.033    design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         39.033    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                 37.378    

Slack (MET) :             37.539ns  (required time - arrival time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@40.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.642ns (35.327%)  route 1.175ns (64.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.542    -0.925    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.407 f  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     0.246    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124     0.370 r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.522     0.892    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.376 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.957    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.422    38.470    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.579    39.049    
                         clock uncertainty           -0.094    38.955    
    SLICE_X30Y68         FDRE (Setup_fdre_C_R)       -0.524    38.431    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 37.539    

Slack (MET) :             37.539ns  (required time - arrival time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@40.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.642ns (35.327%)  route 1.175ns (64.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.542    -0.925    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.407 f  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     0.246    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124     0.370 r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.522     0.892    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.376 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.957    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.422    38.470    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.579    39.049    
                         clock uncertainty           -0.094    38.955    
    SLICE_X30Y68         FDRE (Setup_fdre_C_R)       -0.524    38.431    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 37.539    

Slack (MET) :             37.539ns  (required time - arrival time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@40.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.642ns (35.327%)  route 1.175ns (64.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.542    -0.925    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.407 f  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     0.246    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124     0.370 r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.522     0.892    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.376 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.957    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.422    38.470    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.579    39.049    
                         clock uncertainty           -0.094    38.955    
    SLICE_X30Y68         FDRE (Setup_fdre_C_R)       -0.524    38.431    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 37.539    

Slack (MET) :             37.539ns  (required time - arrival time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@40.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.642ns (35.327%)  route 1.175ns (64.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.542    -0.925    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.407 f  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     0.246    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124     0.370 r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.522     0.892    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.376 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.957    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.422    38.470    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.579    39.049    
                         clock uncertainty           -0.094    38.955    
    SLICE_X30Y68         FDRE (Setup_fdre_C_R)       -0.524    38.431    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 37.539    

Slack (MET) :             37.539ns  (required time - arrival time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@40.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.642ns (35.327%)  route 1.175ns (64.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.542    -0.925    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.407 f  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     0.246    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124     0.370 r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.522     0.892    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.376 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.957    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.422    38.470    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.579    39.049    
                         clock uncertainty           -0.094    38.955    
    SLICE_X30Y68         FDRE (Setup_fdre_C_R)       -0.524    38.431    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 37.539    

Slack (MET) :             37.539ns  (required time - arrival time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@40.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.642ns (35.327%)  route 1.175ns (64.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.470 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.542    -0.925    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.407 f  design_1_i/rst_ref_clk/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     0.246    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X30Y67         LUT1 (Prop_lut1_I0_O)        0.124     0.370 r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.522     0.892    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.376 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.957    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.422    38.470    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.579    39.049    
                         clock uncertainty           -0.094    38.955    
    SLICE_X30Y68         FDRE (Setup_fdre_C_R)       -0.524    38.431    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 37.539    

Slack (MET) :             37.873ns  (required time - arrival time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@40.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.608ns (34.970%)  route 1.131ns (65.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.927    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X31Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  design_1_i/rst_ref_clk/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.797     0.326    design_1_i/rst_ref_clk/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.152     0.478 r  design_1_i/rst_ref_clk/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.333     0.812    design_1_i/rst_ref_clk/U0/SEQ/pr_i_1_n_0
    SLICE_X32Y69         FDSE                                         r  design_1_i/rst_ref_clk/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.376 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.957    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.421    38.469    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X32Y69         FDSE                                         r  design_1_i/rst_ref_clk/U0/SEQ/pr_reg/C
                         clock pessimism              0.579    39.048    
                         clock uncertainty           -0.094    38.954    
    SLICE_X32Y69         FDSE (Setup_fdse_C_D)       -0.269    38.685    design_1_i/rst_ref_clk/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         38.685    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                 37.873    

Slack (MET) :             37.943ns  (required time - arrival time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@40.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.642ns (31.476%)  route 1.398ns (68.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.542    -0.925    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X30Y67         FDSE                                         r  design_1_i/rst_ref_clk/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDSE (Prop_fdse_C_Q)         0.518    -0.407 r  design_1_i/rst_ref_clk/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           1.398     0.991    design_1_i/rst_ref_clk/U0/SEQ/MB_out
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     1.115 r  design_1_i/rst_ref_clk/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.115    design_1_i/rst_ref_clk/U0/SEQ/Core_i_1_n_0
    SLICE_X30Y67         FDSE                                         r  design_1_i/rst_ref_clk/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.376 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.957    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.424    38.472    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X30Y67         FDSE                                         r  design_1_i/rst_ref_clk/U0/SEQ/Core_reg/C
                         clock pessimism              0.603    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X30Y67         FDSE (Setup_fdse_C_D)        0.077    39.058    design_1_i/rst_ref_clk/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         39.058    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                 37.943    

Slack (MET) :             37.960ns  (required time - arrival time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@40.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.666ns (32.273%)  route 1.398ns (67.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.542    -0.925    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X30Y67         FDSE                                         r  design_1_i/rst_ref_clk/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDSE (Prop_fdse_C_Q)         0.518    -0.407 r  design_1_i/rst_ref_clk/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           1.398     0.991    design_1_i/rst_ref_clk/U0/SEQ/MB_out
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.148     1.139 r  design_1_i/rst_ref_clk/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000     1.139    design_1_i/rst_ref_clk/U0/SEQ/from_sys_i_1_n_0
    SLICE_X30Y67         FDSE                                         r  design_1_i/rst_ref_clk/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.376 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.957    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.424    38.472    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X30Y67         FDSE                                         r  design_1_i/rst_ref_clk/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.603    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X30Y67         FDSE (Setup_fdse_C_D)        0.118    39.099    design_1_i/rst_ref_clk/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                 37.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_ref_clk/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@0.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.550    -0.597    design_1_i/rst_ref_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/rst_ref_clk/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.390    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X30Y70         LUT5 (Prop_lut5_I1_O)        0.045    -0.345 r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X30Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.817    -0.838    design_1_i/rst_ref_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.254    -0.584    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.121    -0.463    design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@0.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.550    -0.597    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.391    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X28Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.837    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.597    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.075    -0.522    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@0.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.594    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X31Y67         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  design_1_i/rst_ref_clk/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.366    design_1_i/rst_ref_clk/U0/SEQ/p_0_in
    SLICE_X30Y67         LUT2 (Prop_lut2_I1_O)        0.045    -0.321 r  design_1_i/rst_ref_clk/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.321    design_1_i/rst_ref_clk/U0/SEQ/Core_i_1_n_0
    SLICE_X30Y67         FDSE                                         r  design_1_i/rst_ref_clk/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.835    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X30Y67         FDSE                                         r  design_1_i/rst_ref_clk/U0/SEQ/Core_reg/C
                         clock pessimism              0.254    -0.581    
    SLICE_X30Y67         FDSE (Hold_fdse_C_D)         0.120    -0.461    design_1_i/rst_ref_clk/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@0.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.802%)  route 0.125ns (40.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.550    -0.597    design_1_i/rst_ref_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.125    -0.331    design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_exr
    SLICE_X30Y70         LUT3 (Prop_lut3_I0_O)        0.045    -0.286 r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int0__0
    SLICE_X30Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.817    -0.838    design_1_i/rst_ref_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.274    -0.564    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.121    -0.443    design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@0.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.550    -0.597    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.377    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X30Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.817    -0.838    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.597    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.060    -0.537    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@0.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.552    -0.595    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.060    -0.371    design_1_i/rst_ref_clk/U0/SEQ/seq_cnt[3]
    SLICE_X31Y68         LUT4 (Prop_lut4_I1_O)        0.045    -0.326 r  design_1_i/rst_ref_clk/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    design_1_i/rst_ref_clk/U0/SEQ/p_3_out[0]
    SLICE_X31Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.836    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X31Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.092    -0.490    design_1_i/rst_ref_clk/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@0.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.550    -0.597    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129    -0.327    design_1_i/rst_ref_clk/U0/EXT_LPF/p_3_in6_in
    SLICE_X29Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.837    design_1_i/rst_ref_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.075    -0.509    design_1_i/rst_ref_clk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@0.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.552    -0.595    design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X30Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/rst_ref_clk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.083    -0.348    design_1_i/rst_ref_clk/U0/SEQ/seq_cnt[0]
    SLICE_X31Y68         LUT4 (Prop_lut4_I1_O)        0.045    -0.303 r  design_1_i/rst_ref_clk/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.303    design_1_i/rst_ref_clk/U0/SEQ/pr_dec0__0
    SLICE_X31Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.836    design_1_i/rst_ref_clk/U0/SEQ/slowest_sync_clk
    SLICE_X31Y68         FDRE                                         r  design_1_i/rst_ref_clk/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.092    -0.490    design_1_i/rst_ref_clk/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/rst_ref_clk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@0.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.550    -0.597    design_1_i/rst_ref_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  design_1_i/rst_ref_clk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.401    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X29Y70         LUT5 (Prop_lut5_I2_O)        0.099    -0.302 r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X29Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.837    design_1_i/rst_ref_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.240    -0.597    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.091    -0.506    design_1_i/rst_ref_clk/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ref_clk/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_2 rise@0.000ns - clk_out2_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.550    -0.597    design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X30Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.128    -0.305    design_1_i/rst_ref_clk/U0/EXT_LPF/p_3_in1_in
    SLICE_X31Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out2_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.817    -0.838    design_1_i/rst_ref_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y70         FDRE                                         r  design_1_i/rst_ref_clk/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.070    -0.514    design_1_i/rst_ref_clk/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/pll_sys_ref_clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y69     design_1_i/rst_ref_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y69     design_1_i/rst_ref_clk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y69     design_1_i/rst_ref_clk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y69     design_1_i/rst_ref_clk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y69     design_1_i/rst_ref_clk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y69     design_1_i/rst_ref_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y70     design_1_i/rst_ref_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_2
  To Clock:  clkfbout_design_1_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   design_1_i/pll_sys_ref_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_2
  To Clock:  rmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_2 rise@33.333ns)
  Data Path Delay:        10.590ns  (logic 0.456ns (4.306%)  route 10.134ns (95.694%))
  Logic Levels:           0  
  Clock Path Skew:        5.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 44.787 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 32.403 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.333    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.055    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    29.109 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    30.770    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.866 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.537    32.403    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    32.859 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/Q
                         net (fo=2, routed)          10.134    42.994    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_22
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.417    44.787    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[4]/C
                         clock pessimism              0.000    44.787    
                         clock uncertainty           -0.169    44.618    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)       -0.093    44.525    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[4]
  -------------------------------------------------------------------
                         required time                         44.525    
                         arrival time                         -42.994    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_2 rise@33.333ns)
  Data Path Delay:        10.304ns  (logic 0.419ns (4.066%)  route 9.885ns (95.934%))
  Logic Levels:           0  
  Clock Path Skew:        5.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 44.787 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 32.404 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.333    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.055    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    29.109 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    30.770    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.866 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.538    32.404    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X36Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.419    32.823 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           9.885    42.708    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_25
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.417    44.787    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[1]/C
                         clock pessimism              0.000    44.787    
                         clock uncertainty           -0.169    44.618    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)       -0.222    44.396    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                         44.396    
                         arrival time                         -42.708    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_2 rise@33.333ns)
  Data Path Delay:        10.278ns  (logic 0.419ns (4.077%)  route 9.859ns (95.923%))
  Logic Levels:           0  
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 44.788 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 32.403 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.333    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.055    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    29.109 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    30.770    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.866 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.537    32.403    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.419    32.822 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/Q
                         net (fo=2, routed)           9.859    42.682    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_17
    SLICE_X36Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.418    44.788    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X36Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[9]/C
                         clock pessimism              0.000    44.788    
                         clock uncertainty           -0.169    44.619    
    SLICE_X36Y72         FDRE (Setup_fdre_C_D)       -0.237    44.382    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                         44.382    
                         arrival time                         -42.682    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_2 rise@33.333ns)
  Data Path Delay:        10.191ns  (logic 0.456ns (4.475%)  route 9.735ns (95.525%))
  Logic Levels:           0  
  Clock Path Skew:        5.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 44.787 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 32.400 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.333    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.055    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    29.109 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    30.770    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.866 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.534    32.400    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X39Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456    32.856 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           9.735    42.591    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_16
    SLICE_X34Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.417    44.787    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X34Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[10]/C
                         clock pessimism              0.000    44.787    
                         clock uncertainty           -0.169    44.618    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)       -0.024    44.594    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                         44.594    
                         arrival time                         -42.591    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_2 rise@33.333ns)
  Data Path Delay:        9.724ns  (logic 0.419ns (4.309%)  route 9.305ns (95.691%))
  Logic Levels:           0  
  Clock Path Skew:        5.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 44.787 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 32.403 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.333    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.055    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    29.109 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    30.770    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.866 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.537    32.403    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.419    32.822 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/Q
                         net (fo=2, routed)           9.305    42.127    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_23
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.417    44.787    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]/C
                         clock pessimism              0.000    44.787    
                         clock uncertainty           -0.169    44.618    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)       -0.268    44.350    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                         44.350    
                         arrival time                         -42.127    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_2 rise@33.333ns)
  Data Path Delay:        9.527ns  (logic 0.456ns (4.786%)  route 9.071ns (95.214%))
  Logic Levels:           0  
  Clock Path Skew:        5.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 44.790 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 32.403 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.333    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.055    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    29.109 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    30.770    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.866 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.537    32.403    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    32.859 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           9.071    41.930    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_24
    SLICE_X36Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.420    44.790    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[2]/C
                         clock pessimism              0.000    44.790    
                         clock uncertainty           -0.169    44.621    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)       -0.071    44.550    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                         44.550    
                         arrival time                         -41.930    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_2 rise@33.333ns)
  Data Path Delay:        9.225ns  (logic 0.456ns (4.943%)  route 8.769ns (95.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 44.790 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 32.403 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.333    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.055    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    29.109 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    30.770    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.866 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.537    32.403    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    32.859 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           8.769    41.628    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_20
    SLICE_X33Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.420    44.790    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X33Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[6]/C
                         clock pessimism              0.000    44.790    
                         clock uncertainty           -0.169    44.621    
    SLICE_X33Y71         FDRE (Setup_fdre_C_D)       -0.081    44.540    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                         44.540    
                         arrival time                         -41.628    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_2 rise@33.333ns)
  Data Path Delay:        9.067ns  (logic 0.456ns (5.029%)  route 8.611ns (94.971%))
  Logic Levels:           0  
  Clock Path Skew:        5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 44.786 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 32.404 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.333    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.055    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    29.109 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    30.770    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.866 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.538    32.404    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X36Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.456    32.860 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/Q
                         net (fo=2, routed)           8.611    41.472    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_26
    SLICE_X34Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.416    44.786    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X34Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[0]/C
                         clock pessimism              0.000    44.786    
                         clock uncertainty           -0.169    44.617    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)       -0.024    44.593    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                         44.593    
                         arrival time                         -41.472    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_2 rise@33.333ns)
  Data Path Delay:        8.870ns  (logic 0.456ns (5.141%)  route 8.414ns (94.859%))
  Logic Levels:           0  
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 44.788 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 32.403 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.333    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.055    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    29.109 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    30.770    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.866 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.537    32.403    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    32.859 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/Q
                         net (fo=2, routed)           8.414    41.273    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_18
    SLICE_X36Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.418    44.788    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X36Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[8]/C
                         clock pessimism              0.000    44.788    
                         clock uncertainty           -0.169    44.619    
    SLICE_X36Y72         FDRE (Setup_fdre_C_D)       -0.047    44.572    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                         44.572    
                         arrival time                         -41.273    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_2 rise@33.333ns)
  Data Path Delay:        8.389ns  (logic 0.419ns (4.995%)  route 7.970ns (95.005%))
  Logic Levels:           0  
  Clock Path Skew:        5.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 44.787 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 32.403 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    33.333    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.055    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    29.109 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    30.770    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.866 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.537    32.403    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.419    32.822 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/Q
                         net (fo=2, routed)           7.970    40.792    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_19
    SLICE_X34Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.417    44.787    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X34Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]/C
                         clock pessimism              0.000    44.787    
                         clock uncertainty           -0.169    44.618    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)       -0.199    44.419    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                         44.419    
                         arrival time                         -40.792    
  -------------------------------------------------------------------
                         slack                                  3.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 0.337ns (4.773%)  route 6.723ns (95.227%))
  Logic Levels:           0  
  Clock Path Skew:        6.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.420    -1.532    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.337    -1.195 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           6.723     5.529    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_21
    SLICE_X33Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.537     5.087    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X33Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[5]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.169     5.256    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.053     5.309    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.309    
                         arrival time                           5.529    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 0.337ns (4.736%)  route 6.779ns (95.264%))
  Logic Levels:           0  
  Clock Path Skew:        6.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.083ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.420    -1.532    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.337    -1.195 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/Q
                         net (fo=2, routed)           6.779     5.584    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_19
    SLICE_X34Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.533     5.083    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X34Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]/C
                         clock pessimism              0.000     5.083    
                         clock uncertainty            0.169     5.252    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.108     5.360    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.360    
                         arrival time                           5.584    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 0.367ns (4.879%)  route 7.155ns (95.121%))
  Logic Levels:           0  
  Clock Path Skew:        6.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.084ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.420    -1.532    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.367    -1.165 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/Q
                         net (fo=2, routed)           7.155     5.990    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_18
    SLICE_X36Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.534     5.084    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X36Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[8]/C
                         clock pessimism              0.000     5.084    
                         clock uncertainty            0.169     5.253    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.191     5.444    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.444    
                         arrival time                           5.990    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 0.367ns (4.785%)  route 7.303ns (95.215%))
  Logic Levels:           0  
  Clock Path Skew:        6.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.082ns
    Source Clock Delay      (SCD):    -1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.421    -1.531    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X36Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.164 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/Q
                         net (fo=2, routed)           7.303     6.139    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_26
    SLICE_X34Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.532     5.082    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X34Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[0]/C
                         clock pessimism              0.000     5.082    
                         clock uncertainty            0.169     5.251    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.250     5.501    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.501    
                         arrival time                           6.139    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.367ns (4.694%)  route 7.452ns (95.306%))
  Logic Levels:           0  
  Clock Path Skew:        6.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.420    -1.532    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.367    -1.165 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           7.452     6.287    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_20
    SLICE_X33Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.537     5.087    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X33Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[6]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.169     5.256    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.180     5.436    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.436    
                         arrival time                           6.287    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 0.367ns (4.574%)  route 7.656ns (95.426%))
  Logic Levels:           0  
  Clock Path Skew:        6.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.420    -1.532    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.367    -1.165 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           7.656     6.491    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_24
    SLICE_X36Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.537     5.087    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[2]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.169     5.256    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.188     5.444    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.444    
                         arrival time                           6.491    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.128ns (3.325%)  route 3.721ns (96.674%))
  Logic Levels:           0  
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.549    -0.598    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/Q
                         net (fo=2, routed)           3.721     3.251    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_23
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.813     1.969    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.169     2.138    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)        -0.007     2.131    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.510ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.128ns (3.001%)  route 4.137ns (96.999%))
  Logic Levels:           0  
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.549    -0.598    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/Q
                         net (fo=2, routed)           4.137     3.667    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_17
    SLICE_X36Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.814     1.970    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X36Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[9]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.169     2.139    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.018     2.157    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.128ns (2.969%)  route 4.183ns (97.031%))
  Logic Levels:           0  
  Clock Path Skew:        2.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.550    -0.597    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X36Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           4.183     3.714    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_25
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.813     1.969    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X35Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[1]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.169     2.138    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.021     2.159    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.631ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 0.367ns (4.234%)  route 8.300ns (95.766%))
  Logic Levels:           0  
  Clock Path Skew:        6.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.083ns
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.418    -1.534    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X39Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           8.300     7.133    design_1_i/eth_rx_wrapper/inst/cdc_fifo/rd_ptr_calc_n_16
    SLICE_X34Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.533     5.083    design_1_i/eth_rx_wrapper/inst/cdc_fifo/phy_clk
    SLICE_X34Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[10]/C
                         clock pessimism              0.000     5.083    
                         clock uncertainty            0.169     5.252    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.250     5.502    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_rd_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.502    
                         arrival time                           7.133    
  -------------------------------------------------------------------
                         slack                                  1.631    





---------------------------------------------------------------------------------------------------
From Clock:  rmii_rx_clk
  To Clock:  clk_out1_design_1_clk_wiz_0_2

Setup :           11  Failing Endpoints,  Worst Slack       -0.978ns,  Total Violation      -10.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.978ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.456ns (55.748%)  route 0.362ns (44.252%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 5.130 - 6.667 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.531     5.081    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_replica/Q
                         net (fo=1, routed)           0.362     5.899    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg_reg[10]_0[10]_repN_alias
    SLICE_X33Y75         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.415     5.130    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X33Y75         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[10]/C
                         clock pessimism              0.000     5.130    
                         clock uncertainty           -0.169     4.961    
    SLICE_X33Y75         FDRE (Setup_fdre_C_D)       -0.040     4.921    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                 -0.978    

Slack (VIOLATED) :        -0.950ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 5.133 - 6.667 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.534     5.084    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X33Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_replica/Q
                         net (fo=1, routed)           0.331     5.871    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg_reg[10]_0[3]_repN_alias
    SLICE_X32Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.418     5.133    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X32Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[3]/C
                         clock pessimism              0.000     5.133    
                         clock uncertainty           -0.169     4.964    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)       -0.043     4.921    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                 -0.950    

Slack (VIOLATED) :        -0.948ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.877%)  route 0.332ns (42.123%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 5.132 - 6.667 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.533     5.083    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.332     5.871    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[2]
    SLICE_X33Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.417     5.132    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X33Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[2]/C
                         clock pessimism              0.000     5.132    
                         clock uncertainty           -0.169     4.963    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.040     4.923    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                          4.923    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                 -0.948    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 5.132 - 6.667 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.533     5.083    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.323     5.862    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg_reg[10]_0[7]_repN_alias
    SLICE_X33Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.417     5.132    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X33Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[7]/C
                         clock pessimism              0.000     5.132    
                         clock uncertainty           -0.169     4.963    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.043     4.920    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                          4.920    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.456ns (57.120%)  route 0.342ns (42.880%))
  Logic Levels:           0  
  Clock Path Skew:        -6.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 5.130 - 6.667 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.534     5.084    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/Q
                         net (fo=2, routed)           0.342     5.882    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[4]
    SLICE_X30Y74         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.415     5.130    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X30Y74         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[4]/C
                         clock pessimism              0.000     5.130    
                         clock uncertainty           -0.169     4.961    
    SLICE_X30Y74         FDRE (Setup_fdre_C_D)       -0.016     4.945    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[4]
  -------------------------------------------------------------------
                         required time                          4.945    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.936ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.419ns (66.768%)  route 0.209ns (33.232%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 5.133 - 6.667 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.534     5.084    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/Q
                         net (fo=2, routed)           0.209     5.711    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[9]
    SLICE_X30Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.418     5.133    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X30Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[9]/C
                         clock pessimism              0.000     5.133    
                         clock uncertainty           -0.169     4.964    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)       -0.189     4.775    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 -0.936    

Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.419ns (66.695%)  route 0.209ns (33.305%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 5.133 - 6.667 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.534     5.084    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           0.209     5.712    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[5]
    SLICE_X30Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.418     5.133    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X30Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[5]/C
                         clock pessimism              0.000     5.133    
                         clock uncertainty           -0.169     4.964    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)       -0.185     4.779    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 -0.933    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.456ns (57.219%)  route 0.341ns (42.781%))
  Logic Levels:           0  
  Clock Path Skew:        -6.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 5.135 - 6.667 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X39Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/Q
                         net (fo=2, routed)           0.341     5.885    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[0]
    SLICE_X38Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.420     5.135    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X38Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[0]/C
                         clock pessimism              0.000     5.135    
                         clock uncertainty           -0.169     4.966    
    SLICE_X38Y71         FDRE (Setup_fdre_C_D)       -0.013     4.953    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.456ns (57.470%)  route 0.337ns (42.530%))
  Logic Levels:           0  
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 5.132 - 6.667 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.533     5.083    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X32Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           0.337     5.876    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[6]
    SLICE_X30Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.417     5.132    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X30Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[6]/C
                         clock pessimism              0.000     5.132    
                         clock uncertainty           -0.169     4.963    
    SLICE_X30Y73         FDRE (Setup_fdre_C_D)       -0.016     4.947    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                          4.947    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                 -0.929    

Slack (VIOLATED) :        -0.928ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_2 rise@6.667ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.456ns (57.445%)  route 0.338ns (42.555%))
  Logic Levels:           0  
  Clock Path Skew:        -6.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 5.136 - 6.667 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.538     5.088    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.338     5.881    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[1]
    SLICE_X38Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.247    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.043 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.624    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.715 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         1.421     5.136    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X38Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[1]/C
                         clock pessimism              0.000     5.136    
                         clock uncertainty           -0.169     4.967    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)       -0.013     4.954    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                          4.954    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                 -0.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.264ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.367%)  route 0.068ns (32.633%))
  Logic Levels:           0  
  Clock Path Skew:        -2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     1.459    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/Q
                         net (fo=2, routed)           0.068     1.668    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[8]
    SLICE_X30Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.814    -0.840    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X30Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[8]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.169    -0.671    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.075    -0.596    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.296ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.547     1.457    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.101     1.699    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg_reg[10]_0[7]_repN_alias
    SLICE_X33Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.812    -0.842    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X33Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[7]/C
                         clock pessimism              0.000    -0.842    
                         clock uncertainty            0.169    -0.673    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.076    -0.597    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.305ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        -2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.547     1.457    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.112     1.710    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[2]
    SLICE_X33Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.812    -0.842    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X33Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[2]/C
                         clock pessimism              0.000    -0.842    
                         clock uncertainty            0.169    -0.673    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.078    -0.595    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     1.459    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X33Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_replica/Q
                         net (fo=1, routed)           0.110     1.710    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg_reg[10]_0[3]_repN_alias
    SLICE_X32Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.814    -0.840    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X32Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[3]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.169    -0.671    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.076    -0.595    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.322ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (62.981%)  route 0.075ns (37.019%))
  Logic Levels:           0  
  Clock Path Skew:        -2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     1.459    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.128     1.587 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           0.075     1.662    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[5]
    SLICE_X30Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.814    -0.840    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X30Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[5]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.169    -0.671    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.011    -0.660    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.324ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.483%)  route 0.118ns (45.517%))
  Logic Levels:           0  
  Clock Path Skew:        -2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.550     1.460    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X37Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.118     1.719    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[1]
    SLICE_X38Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.817    -0.838    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X38Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[1]/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.169    -0.669    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.064    -0.605    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.195%)  route 0.114ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        -2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.547     1.457    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X32Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           0.114     1.712    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[6]
    SLICE_X30Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.812    -0.842    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X30Y73         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[6]/C
                         clock pessimism              0.000    -0.842    
                         clock uncertainty            0.169    -0.673    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.060    -0.613    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        -2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     1.459    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.128     1.587 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/Q
                         net (fo=2, routed)           0.075     1.661    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[9]
    SLICE_X30Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.814    -0.840    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X30Y72         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[9]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.169    -0.671    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.007    -0.664    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.329ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        -2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.550     1.460    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X39Y70         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/Q
                         net (fo=2, routed)           0.122     1.723    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg[0]
    SLICE_X38Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.816    -0.839    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X38Y71         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[0]/C
                         clock pessimism              0.000    -0.839    
                         clock uncertainty            0.169    -0.670    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.064    -0.606    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.339ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.135%)  route 0.146ns (50.865%))
  Logic Levels:           0  
  Clock Path Skew:        -2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.546     1.456    design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_replica/Q
                         net (fo=1, routed)           0.146     1.743    design_1_i/eth_rx_wrapper/inst/cdc_fifo/gry_cnt_reg_reg[10]_0[10]_repN_alias
    SLICE_X33Y75         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pll_sys_ref_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/pll_sys_ref_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/pll_sys_ref_clk/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/pll_sys_ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/pll_sys_ref_clk/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/pll_sys_ref_clk/inst/clkout1_buf/O
                         net (fo=583, routed)         0.811    -0.843    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sys_clk
    SLICE_X33Y75         FDRE                                         r  design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[10]/C
                         clock pessimism              0.000    -0.843    
                         clock uncertainty            0.169    -0.674    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.078    -0.596    design_1_i/eth_rx_wrapper/inst/cdc_fifo/sync_wr_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  2.339    





