{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595021635071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595021635071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 18:33:54 2020 " "Processing started: Fri Jul 17 18:33:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595021635071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1595021635071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1595021635071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1595021638081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1595021638081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595021658583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595021658583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_TB " "Found entity 1: control_TB" {  } { { "control_TB.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595021658611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595021658611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1595021658724 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(19) " "Verilog HDL Case Statement warning at control.v(19): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1595021658725 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxM control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxM\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595021658726 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"alu\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595021658726 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxA control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxA\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595021658726 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxR control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxR\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595021658726 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595021658726 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"wr\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595021658727 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"cs\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595021658727 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] control.v(57) " "Inferred latch for \"rd\[0\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658728 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] control.v(57) " "Inferred latch for \"rd\[1\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658728 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] control.v(57) " "Inferred latch for \"rd\[2\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658728 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] control.v(57) " "Inferred latch for \"rd\[3\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658728 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] control.v(57) " "Inferred latch for \"rd\[4\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658728 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr control.v(57) " "Inferred latch for \"wr\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658728 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs control.v(57) " "Inferred latch for \"cs\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658728 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxR control.v(57) " "Inferred latch for \"ctrl_muxR\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658728 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxA control.v(57) " "Inferred latch for \"ctrl_muxA\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658728 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] control.v(57) " "Inferred latch for \"alu\[0\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658729 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] control.v(57) " "Inferred latch for \"alu\[1\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658729 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxM control.v(18) " "Inferred latch for \"ctrl_muxM\" at control.v(18)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595021658729 "|control"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595021659054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 18:34:19 2020 " "Processing ended: Fri Jul 17 18:34:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595021659054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595021659054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595021659054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1595021659054 ""}
