{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744923627218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744923627218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 17:00:27 2025 " "Processing started: Thu Apr 17 17:00:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744923627218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923627218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923627218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744923627685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744923627685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/stopwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/stopwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch-stopwatch " "Found design unit 1: stopwatch-stopwatch" {  } { { "../compile/stopwatch.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636043 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../compile/stopwatch.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/src/sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/src/sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-behavioral " "Found design unit 1: sevenseg-behavioral" {  } { { "../src/sevenseg.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/sevenseg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636044 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../src/sevenseg.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/sevenseg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/src/bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/src/bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_counter-behavioral " "Found design unit 1: BCD_counter-behavioral" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636046 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-Controller_arch " "Found design unit 1: Controller-Controller_arch" {  } { { "../compile/Controller.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636047 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../compile/Controller.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Gen-Clock_Gen " "Found design unit 1: Clock_Gen-Clock_Gen" {  } { { "../compile/Clock_Gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Gen " "Found entity 1: Clock_Gen" {  } { { "../compile/Clock_Gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/src/clk_div_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/src/clk_div_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_gen-behavior " "Found design unit 1: clk_div_gen-behavior" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636050 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_gen " "Found entity 1: clk_div_gen" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744923636084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:U1 " "Elaborating entity \"Controller\" for hierarchy \"Controller:U1\"" {  } { { "../compile/stopwatch.vhd" "U1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923636092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:U2 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:U2\"" {  } { { "../compile/stopwatch.vhd" "U2" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923636093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:U6 " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:U6\"" {  } { { "../compile/stopwatch.vhd" "U6" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923636095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Gen Clock_Gen:U7 " "Elaborating entity \"Clock_Gen\" for hierarchy \"Clock_Gen:U7\"" {  } { { "../compile/stopwatch.vhd" "U7" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923636097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_gen Clock_Gen:U7\|clk_div_gen:U1 " "Elaborating entity \"clk_div_gen\" for hierarchy \"Clock_Gen:U7\|clk_div_gen:U1\"" {  } { { "../compile/Clock_Gen.vhd" "U1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923636098 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clk_div_gen.vhd(55) " "VHDL Process Statement warning at clk_div_gen.vhd(55): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744923636098 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clk_div_gen.vhd(56) " "VHDL Process Statement warning at clk_div_gen.vhd(56): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_clk clk_div_gen.vhd(59) " "VHDL Process Statement warning at clk_div_gen.vhd(59): signal \"out_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_clk clk_div_gen.vhd(51) " "VHDL Process Statement warning at clk_div_gen.vhd(51): inferring latch(es) for signal or variable \"out_clk\", which holds its previous value in one or more paths through the process" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count clk_div_gen.vhd(51) " "VHDL Process Statement warning at clk_div_gen.vhd(51): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[0\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[1\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[2\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[3\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[4\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[5\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[6\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[7\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[8\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[9\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[10\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[11\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[12\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[13\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[14\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[15\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[16\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[17\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_clk clk_div_gen.vhd(51) " "Inferred latch for \"out_clk\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636099 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Mod0\"" {  } { { "../src/BCD_counter.vhd" "Mod0" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744923636469 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Div0\"" {  } { { "../src/BCD_counter.vhd" "Div0" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744923636469 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Mod1\"" {  } { { "../src/BCD_counter.vhd" "Mod1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744923636469 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Div1\"" {  } { { "../src/BCD_counter.vhd" "Div1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744923636469 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Mod2\"" {  } { { "../src/BCD_counter.vhd" "Mod2" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744923636469 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Div2\"" {  } { { "../src/BCD_counter.vhd" "Div2" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744923636469 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Mod3\"" {  } { { "../src/BCD_counter.vhd" "Mod3" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744923636469 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744923636469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_counter:U6\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BCD_counter:U6\|lpm_divide:Mod0\"" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923636715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_counter:U6\|lpm_divide:Mod0 " "Instantiated megafunction \"BCD_counter:U6\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923636715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923636715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923636715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923636715 ""}  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744923636715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_counter:U6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BCD_counter:U6\|lpm_divide:Div0\"" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923636945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_counter:U6\|lpm_divide:Div0 " "Instantiated megafunction \"BCD_counter:U6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923636945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923636945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923636945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923636945 ""}  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744923636945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923636997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923636997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923637012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923637012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923637035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923637035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_counter:U6\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BCD_counter:U6\|lpm_divide:Div1\"" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923637120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_counter:U6\|lpm_divide:Div1 " "Instantiated megafunction \"BCD_counter:U6\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923637120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923637120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923637120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923637120 ""}  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744923637120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923637170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923637170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923637186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923637186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923637216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923637216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_counter:U6\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BCD_counter:U6\|lpm_divide:Div2\"" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923637312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_counter:U6\|lpm_divide:Div2 " "Instantiated megafunction \"BCD_counter:U6\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923637312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923637312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923637312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744923637312 ""}  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744923637312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923637366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923637366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923637382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923637382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923637408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923637408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744923638336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744923638990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923638990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1154 " "Implemented 1154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744923639190 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744923639190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1123 " "Implemented 1123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744923639190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744923639190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744923639211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 17:00:39 2025 " "Processing ended: Thu Apr 17 17:00:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744923639211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744923639211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744923639211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923639211 ""}
