$date
	Sat Oct 22 19:41:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#978234
b11010 &
b11010 %
1$
b11010 !
1"
#978235
0"
#978238
b1101 &
b1101 %
#978242
b101000 &
b101000 %
#978246
b10100 &
b10100 %
#978250
b1010 &
b1010 %
#978254
b101 &
b101 %
#978258
b10000 &
b10000 %
#978262
b1000 &
b1000 %
#978266
b100 &
b100 %
#978270
b10 &
b10 %
#978274
b1 &
b1 %
1#
#978278
b0 &
0#
b0 %
0$
#1931627
b1010 !
1"
#1931630
b1010 &
b1010 %
1$
#1931631
0"
#1931634
b101 &
b101 %
#1931638
b10000 &
b10000 %
#1931642
b1000 &
b1000 %
#1931646
b100 &
b100 %
#1931650
b10 &
b10 %
#1931654
b1 &
1#
b1 %
#1931658
b0 &
b0 %
0#
0$
#2971375
b10 !
1"
#2971378
b10 &
b10 %
1$
#2971379
0"
#2971382
b1 &
1#
b1 %
#2971386
b0 &
b0 %
0#
0$
#4500012
