$date
	Thu Sep 22 22:34:10 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clk $end
$var wire 1 " clock $end
$var reg 1 # signal $end
$scope module CLK1 $end
$var reg 1 $ clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
z"
0!
$end
#6
0#
#12
1#
#18
0#
#24
1$
1!
#48
0$
0!
#72
1$
1!
#96
0$
0!
#120
1$
1!
#138
