Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 12:46:23
gem5 executing on mnemosyne.ecn.purdue.edu, pid 15596
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/bodytrack/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde2bfe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde2c3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde2d0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde2d9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde2e2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde26bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde274ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde27eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde287ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde28fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde299ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde2a1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde22bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde233ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde23cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde246ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde24fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde258ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde260ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1ebef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1f3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1fdef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde205ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde210ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde218ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde221ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1aaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1b2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1bcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1c5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1cfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1d8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1e2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde16aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde173ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde17cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde184ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde18eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde196ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1a0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde1a8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde132ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde13aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde145ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde14eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde157ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde160ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde168ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde0f4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde0fcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde106ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde10eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde117ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde120ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde129ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde0b3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde0bcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde0c6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde0ceef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde0d7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde0dfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde0e8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde071ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9fde07aef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde083be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde08b668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde0950f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde095b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde09d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde0a7048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde0a7a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde02f518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde02ff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde0389e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde041470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde041eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde049940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde0533c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde053e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde05c898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde064320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde064d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfee7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddff7278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddff7cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde001748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde00a1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde00ac18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde0126a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde01c128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde01cb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fde0245f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfad080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfadac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfb7550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfb7f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfbfa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfc94a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfc9ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfd2978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfd9400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfd9e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfe38d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf6b358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf6bda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf76828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf802b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf80cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf87780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf91208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf91c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf996d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfa2160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddfa2ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf2b630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf330b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf33b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf3c588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf3cfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf46a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf4e4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf4ef28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf589b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf61438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddf61e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddeea908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddef3390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9fddef3dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddefb748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddefb978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddefbba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddefbdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf07048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf07278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf074a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf076d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf07908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf07b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf07d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf07f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf11208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf11438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf11668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf11898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf11ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf11cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf11f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf1d198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf1d3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf1d5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf1d828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf1da58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf1dc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf1deb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf29128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf29358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf29588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf297b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf299e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9fddf29c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9fdde8d5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9fdde8dc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_bodytrack
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack/cpt.642636764721000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack/cpt.642636764721000
Real time: 194.43s
Total real time: 194.43s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/bodytrack/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227008000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227637200.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 642640227637200 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.6402276372  simulated seconds
Real time: 1.00s
Total real time: 195.43s
Dumping and resetting stats...
Switched CPUS @ tick 642640227637200
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227640093.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 642640235362825 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.640235362825  simulated seconds
Real time: 15.99s
Total real time: 217.97s
Dumping and resetting stats...
Done with simulation! Completely exiting...
