
led-animation-fsm-gpio-basic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071e4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d38  08007388  08007388  00017388  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080c0  080080c0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080080c0  080080c0  000180c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080c8  080080c8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080c8  080080c8  000180c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080080cc  080080cc  000180cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080080d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b3c  200001dc  080082ac  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d18  080082ac  00020d18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014cdc  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000340c  00000000  00000000  00034ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b98  00000000  00000000  000382f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a68  00000000  00000000  00038e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018df2  00000000  00000000  000398f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010147  00000000  00000000  000526ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089332  00000000  00000000  00062831  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ebb63  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ca0  00000000  00000000  000ebbb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800736c 	.word	0x0800736c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800736c 	.word	0x0800736c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <head_ptr_advance>:
 * @brief Advance head pointer by 1 position
 * 
 * @param c_buff variable of type circular_buff_t* which contains the struct associated to the circular buffer
 */
static void head_ptr_advance(c_buff_handle_t c_buff)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
    assert(c_buff);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d105      	bne.n	8000eca <head_ptr_advance+0x1a>
 8000ebe:	4b19      	ldr	r3, [pc, #100]	; (8000f24 <head_ptr_advance+0x74>)
 8000ec0:	4a19      	ldr	r2, [pc, #100]	; (8000f28 <head_ptr_advance+0x78>)
 8000ec2:	2126      	movs	r1, #38	; 0x26
 8000ec4:	4819      	ldr	r0, [pc, #100]	; (8000f2c <head_ptr_advance+0x7c>)
 8000ec6:	f003 fcc1 	bl	800484c <__assert_func>

    if (c_buff->full)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	7c1b      	ldrb	r3, [r3, #16]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d00b      	beq.n	8000eea <head_ptr_advance+0x3a>
    {
        c_buff->tail = (c_buff->tail + 1) % c_buff->length;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	68d2      	ldr	r2, [r2, #12]
 8000edc:	fbb3 f1f2 	udiv	r1, r3, r2
 8000ee0:	fb02 f201 	mul.w	r2, r2, r1
 8000ee4:	1a9a      	subs	r2, r3, r2
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	609a      	str	r2, [r3, #8]
    }

    // We mark full because we will advance tail on the next time around
    c_buff->head = (c_buff->head + 1) % c_buff->length;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	68d2      	ldr	r2, [r2, #12]
 8000ef4:	fbb3 f1f2 	udiv	r1, r3, r2
 8000ef8:	fb02 f201 	mul.w	r2, r2, r1
 8000efc:	1a9a      	subs	r2, r3, r2
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	605a      	str	r2, [r3, #4]
    c_buff->full = (c_buff->head == c_buff->tail);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	685a      	ldr	r2, [r3, #4]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	bf0c      	ite	eq
 8000f0e:	2301      	moveq	r3, #1
 8000f10:	2300      	movne	r3, #0
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	461a      	mov	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	741a      	strb	r2, [r3, #16]
}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	08007388 	.word	0x08007388
 8000f28:	08007ba4 	.word	0x08007ba4
 8000f2c:	08007390 	.word	0x08007390

08000f30 <tail_ptr_retreat>:
 * @brief Retreat tail pointer by 1 position
 * 
 * @param c_buff variable of type circular_buff_t* which contains the struct associated to the circular buffer
 */
static void tail_ptr_retreat(c_buff_handle_t c_buff)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
    assert(c_buff);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d105      	bne.n	8000f4a <tail_ptr_retreat+0x1a>
 8000f3e:	4b0c      	ldr	r3, [pc, #48]	; (8000f70 <tail_ptr_retreat+0x40>)
 8000f40:	4a0c      	ldr	r2, [pc, #48]	; (8000f74 <tail_ptr_retreat+0x44>)
 8000f42:	2139      	movs	r1, #57	; 0x39
 8000f44:	480c      	ldr	r0, [pc, #48]	; (8000f78 <tail_ptr_retreat+0x48>)
 8000f46:	f003 fc81 	bl	800484c <__assert_func>

    c_buff->full = 0;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	741a      	strb	r2, [r3, #16]
    c_buff->tail = (c_buff->tail + 1) % c_buff->length;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	3301      	adds	r3, #1
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	68d2      	ldr	r2, [r2, #12]
 8000f5a:	fbb3 f1f2 	udiv	r1, r3, r2
 8000f5e:	fb02 f201 	mul.w	r2, r2, r1
 8000f62:	1a9a      	subs	r2, r3, r2
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	609a      	str	r2, [r3, #8]
}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	08007388 	.word	0x08007388
 8000f74:	08007bb8 	.word	0x08007bb8
 8000f78:	08007390 	.word	0x08007390

08000f7c <circular_buff_empty>:
 * 
 * @param c_buff variable of type circular_buff_t* which contains the struct associated to the circular buffer
 * @return uint8_t return 1 if circular buffer is empty, return 0 otherwise.
 */
uint8_t circular_buff_empty(c_buff_handle_t c_buff)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
    assert(c_buff);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d105      	bne.n	8000f96 <circular_buff_empty+0x1a>
 8000f8a:	4b0c      	ldr	r3, [pc, #48]	; (8000fbc <circular_buff_empty+0x40>)
 8000f8c:	4a0c      	ldr	r2, [pc, #48]	; (8000fc0 <circular_buff_empty+0x44>)
 8000f8e:	214e      	movs	r1, #78	; 0x4e
 8000f90:	480c      	ldr	r0, [pc, #48]	; (8000fc4 <circular_buff_empty+0x48>)
 8000f92:	f003 fc5b 	bl	800484c <__assert_func>

    return (!c_buff->full && (c_buff->tail == c_buff->head));
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	7c1b      	ldrb	r3, [r3, #16]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d107      	bne.n	8000fae <circular_buff_empty+0x32>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	689a      	ldr	r2, [r3, #8]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d101      	bne.n	8000fae <circular_buff_empty+0x32>
 8000faa:	2301      	movs	r3, #1
 8000fac:	e000      	b.n	8000fb0 <circular_buff_empty+0x34>
 8000fae:	2300      	movs	r3, #0
 8000fb0:	b2db      	uxtb	r3, r3
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	08007388 	.word	0x08007388
 8000fc0:	08007bcc 	.word	0x08007bcc
 8000fc4:	08007390 	.word	0x08007390

08000fc8 <circular_buff_init>:
 * @param buffer  pointer to a buffer reserved in memory by the user that is going to be register in circular buffer
 * @param size    size of the buffer to be register.
 * @param c_buff variable of type circular_buff_t* which contains the struct associated to the initialized circular buffer.
 */
c_buff_handle_t circular_buff_init(uint8_t *buffer, size_t size)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
    assert(buffer && size);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d002      	beq.n	8000fde <circular_buff_init+0x16>
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d105      	bne.n	8000fea <circular_buff_init+0x22>
 8000fde:	4b17      	ldr	r3, [pc, #92]	; (800103c <circular_buff_init+0x74>)
 8000fe0:	4a17      	ldr	r2, [pc, #92]	; (8001040 <circular_buff_init+0x78>)
 8000fe2:	2169      	movs	r1, #105	; 0x69
 8000fe4:	4817      	ldr	r0, [pc, #92]	; (8001044 <circular_buff_init+0x7c>)
 8000fe6:	f003 fc31 	bl	800484c <__assert_func>

    c_buff_handle_t c_buff = malloc(sizeof(circular_buff_t));
 8000fea:	2014      	movs	r0, #20
 8000fec:	f003 fc88 	bl	8004900 <malloc>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	60fb      	str	r3, [r7, #12]
    assert(c_buff);
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d105      	bne.n	8001006 <circular_buff_init+0x3e>
 8000ffa:	4b13      	ldr	r3, [pc, #76]	; (8001048 <circular_buff_init+0x80>)
 8000ffc:	4a10      	ldr	r2, [pc, #64]	; (8001040 <circular_buff_init+0x78>)
 8000ffe:	216c      	movs	r1, #108	; 0x6c
 8001000:	4810      	ldr	r0, [pc, #64]	; (8001044 <circular_buff_init+0x7c>)
 8001002:	f003 fc23 	bl	800484c <__assert_func>

    c_buff->buffer = buffer;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	601a      	str	r2, [r3, #0]
    c_buff->length = size;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	60da      	str	r2, [r3, #12]
    circular_buff_reset(c_buff);
 8001012:	68f8      	ldr	r0, [r7, #12]
 8001014:	f000 f81c 	bl	8001050 <circular_buff_reset>

    assert(circular_buff_empty(c_buff));
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f7ff ffaf 	bl	8000f7c <circular_buff_empty>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d105      	bne.n	8001030 <circular_buff_init+0x68>
 8001024:	4b09      	ldr	r3, [pc, #36]	; (800104c <circular_buff_init+0x84>)
 8001026:	4a06      	ldr	r2, [pc, #24]	; (8001040 <circular_buff_init+0x78>)
 8001028:	2172      	movs	r1, #114	; 0x72
 800102a:	4806      	ldr	r0, [pc, #24]	; (8001044 <circular_buff_init+0x7c>)
 800102c:	f003 fc0e 	bl	800484c <__assert_func>

    return c_buff;
 8001030:	68fb      	ldr	r3, [r7, #12]
}
 8001032:	4618      	mov	r0, r3
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	080073b4 	.word	0x080073b4
 8001040:	08007be0 	.word	0x08007be0
 8001044:	08007390 	.word	0x08007390
 8001048:	08007388 	.word	0x08007388
 800104c:	080073c4 	.word	0x080073c4

08001050 <circular_buff_reset>:
 * @brief Reset Circular buffer to default configuration
 * 
 * @param c_buff variable of type circular_buff_t* which contains the struct associated to the circular buffer
 */
void circular_buff_reset(c_buff_handle_t c_buff)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
    assert(c_buff);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d105      	bne.n	800106a <circular_buff_reset+0x1a>
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <circular_buff_reset+0x34>)
 8001060:	4a09      	ldr	r2, [pc, #36]	; (8001088 <circular_buff_reset+0x38>)
 8001062:	2189      	movs	r1, #137	; 0x89
 8001064:	4809      	ldr	r0, [pc, #36]	; (800108c <circular_buff_reset+0x3c>)
 8001066:	f003 fbf1 	bl	800484c <__assert_func>
    c_buff->head = 0;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	605a      	str	r2, [r3, #4]
    c_buff->tail = 0;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
    c_buff->full = 0;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2200      	movs	r2, #0
 800107a:	741a      	strb	r2, [r3, #16]
}
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	08007388 	.word	0x08007388
 8001088:	08007bf4 	.word	0x08007bf4
 800108c:	08007390 	.word	0x08007390

08001090 <circular_buff_get_data_len>:
 * 
 * @param c_buff variable of type circular_buff_t* which contains the struct associated to the circular buffer
 * @return size_t return number of bytes in buffer.
 */
size_t circular_buff_get_data_len(c_buff_handle_t c_buff)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
    assert(c_buff);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d105      	bne.n	80010aa <circular_buff_get_data_len+0x1a>
 800109e:	4b14      	ldr	r3, [pc, #80]	; (80010f0 <circular_buff_get_data_len+0x60>)
 80010a0:	4a14      	ldr	r2, [pc, #80]	; (80010f4 <circular_buff_get_data_len+0x64>)
 80010a2:	2197      	movs	r1, #151	; 0x97
 80010a4:	4814      	ldr	r0, [pc, #80]	; (80010f8 <circular_buff_get_data_len+0x68>)
 80010a6:	f003 fbd1 	bl	800484c <__assert_func>

    size_t size = c_buff->length;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	60fb      	str	r3, [r7, #12]

    if (!c_buff->full)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	7c1b      	ldrb	r3, [r3, #16]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d115      	bne.n	80010e4 <circular_buff_get_data_len+0x54>
    {
        if (c_buff->head >= c_buff->tail)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685a      	ldr	r2, [r3, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d306      	bcc.n	80010d2 <circular_buff_get_data_len+0x42>
        {
            size = (c_buff->head - c_buff->tail);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685a      	ldr	r2, [r3, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	e008      	b.n	80010e4 <circular_buff_get_data_len+0x54>
        }
        else
        {
            size = (c_buff->length + c_buff->head - c_buff->tail);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	68da      	ldr	r2, [r3, #12]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	441a      	add	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	60fb      	str	r3, [r7, #12]
        }
    }

    return size;
 80010e4:	68fb      	ldr	r3, [r7, #12]
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	08007388 	.word	0x08007388
 80010f4:	08007c08 	.word	0x08007c08
 80010f8:	08007390 	.word	0x08007390

080010fc <circular_buff_get_free_space>:
 * 
 * @param c_buff variable of type circular_buff_t* which contains the struct associated to the circular buffer
 * @return size_t return the number of bytes available in circular buffer 
 */
size_t circular_buff_get_free_space(c_buff_handle_t c_buff)
{
 80010fc:	b590      	push	{r4, r7, lr}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    assert(c_buff);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d105      	bne.n	8001116 <circular_buff_get_free_space+0x1a>
 800110a:	4b08      	ldr	r3, [pc, #32]	; (800112c <circular_buff_get_free_space+0x30>)
 800110c:	4a08      	ldr	r2, [pc, #32]	; (8001130 <circular_buff_get_free_space+0x34>)
 800110e:	21be      	movs	r1, #190	; 0xbe
 8001110:	4808      	ldr	r0, [pc, #32]	; (8001134 <circular_buff_get_free_space+0x38>)
 8001112:	f003 fb9b 	bl	800484c <__assert_func>
    return (c_buff->length - circular_buff_get_data_len(c_buff));
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	68dc      	ldr	r4, [r3, #12]
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff ffb8 	bl	8001090 <circular_buff_get_data_len>
 8001120:	4603      	mov	r3, r0
 8001122:	1ae3      	subs	r3, r4, r3
}
 8001124:	4618      	mov	r0, r3
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	bd90      	pop	{r4, r7, pc}
 800112c:	08007388 	.word	0x08007388
 8001130:	08007c24 	.word	0x08007c24
 8001134:	08007390 	.word	0x08007390

08001138 <circular_buff_put>:
 * 
 * @param c_buff variable of type circular_buff_t* which contains the struct associated to the circular buffer
 * @param data byte to be written in buffer.
 */
void circular_buff_put(c_buff_handle_t c_buff, uint8_t data)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	460b      	mov	r3, r1
 8001142:	70fb      	strb	r3, [r7, #3]
    assert(c_buff && c_buff->buffer);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d003      	beq.n	8001152 <circular_buff_put+0x1a>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d105      	bne.n	800115e <circular_buff_put+0x26>
 8001152:	4b0a      	ldr	r3, [pc, #40]	; (800117c <circular_buff_put+0x44>)
 8001154:	4a0a      	ldr	r2, [pc, #40]	; (8001180 <circular_buff_put+0x48>)
 8001156:	21ca      	movs	r1, #202	; 0xca
 8001158:	480a      	ldr	r0, [pc, #40]	; (8001184 <circular_buff_put+0x4c>)
 800115a:	f003 fb77 	bl	800484c <__assert_func>

    c_buff->buffer[c_buff->head] = data;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	4413      	add	r3, r2
 8001168:	78fa      	ldrb	r2, [r7, #3]
 800116a:	701a      	strb	r2, [r3, #0]

    head_ptr_advance(c_buff);
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff fe9f 	bl	8000eb0 <head_ptr_advance>
}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	080073e0 	.word	0x080073e0
 8001180:	08007c44 	.word	0x08007c44
 8001184:	08007390 	.word	0x08007390

08001188 <circular_buff_get>:
 * @param c_buff variable of type circular_buff_t* which contains the struct associated to the circular buffer
 * @param data   pointer to a variable to be fill whit the data in buffer.
 * @return uint8_t  return 0 if there is not data available to be read, return 1 otherwise.
 */
uint8_t circular_buff_get(c_buff_handle_t c_buff, uint8_t *data)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	6039      	str	r1, [r7, #0]
    assert(c_buff && data && c_buff->buffer);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d006      	beq.n	80011a6 <circular_buff_get+0x1e>
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <circular_buff_get+0x1e>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d105      	bne.n	80011b2 <circular_buff_get+0x2a>
 80011a6:	4b10      	ldr	r3, [pc, #64]	; (80011e8 <circular_buff_get+0x60>)
 80011a8:	4a10      	ldr	r2, [pc, #64]	; (80011ec <circular_buff_get+0x64>)
 80011aa:	21da      	movs	r1, #218	; 0xda
 80011ac:	4810      	ldr	r0, [pc, #64]	; (80011f0 <circular_buff_get+0x68>)
 80011ae:	f003 fb4d 	bl	800484c <__assert_func>

    int r = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	60fb      	str	r3, [r7, #12]

    if (!circular_buff_empty(c_buff))
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f7ff fee0 	bl	8000f7c <circular_buff_empty>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d10c      	bne.n	80011dc <circular_buff_get+0x54>
    {
        *data = c_buff->buffer[c_buff->tail];
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	4413      	add	r3, r2
 80011cc:	781a      	ldrb	r2, [r3, #0]
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	701a      	strb	r2, [r3, #0]
        tail_ptr_retreat(c_buff);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f7ff feac 	bl	8000f30 <tail_ptr_retreat>

        r = 1;
 80011d8:	2301      	movs	r3, #1
 80011da:	60fb      	str	r3, [r7, #12]
    }

    return r;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	b2db      	uxtb	r3, r3
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3710      	adds	r7, #16
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	080073fc 	.word	0x080073fc
 80011ec:	08007c58 	.word	0x08007c58
 80011f0:	08007390 	.word	0x08007390

080011f4 <circular_buff_write>:
 * @param data   pointer to a buffer that contains the data to be written in buffer
 * @param data_len number of bytes of data to be written in buffer
 * @return circular_buff_st_t  return status of buffer.
 */
circular_buff_st_t circular_buff_write(c_buff_handle_t c_buff, uint8_t *data, uint8_t data_len)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	4613      	mov	r3, r2
 8001200:	71fb      	strb	r3, [r7, #7]
    assert(c_buff && c_buff->buffer);
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d003      	beq.n	8001210 <circular_buff_write+0x1c>
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d105      	bne.n	800121c <circular_buff_write+0x28>
 8001210:	4b15      	ldr	r3, [pc, #84]	; (8001268 <circular_buff_write+0x74>)
 8001212:	4a16      	ldr	r2, [pc, #88]	; (800126c <circular_buff_write+0x78>)
 8001214:	21f3      	movs	r1, #243	; 0xf3
 8001216:	4816      	ldr	r0, [pc, #88]	; (8001270 <circular_buff_write+0x7c>)
 8001218:	f003 fb18 	bl	800484c <__assert_func>

    if (c_buff->full)
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	7c1b      	ldrb	r3, [r3, #16]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <circular_buff_write+0x34>
    {
        return CIRCULAR_BUFF_FULL;
 8001224:	2301      	movs	r3, #1
 8001226:	e01a      	b.n	800125e <circular_buff_write+0x6a>
    }

    if (circular_buff_get_free_space(c_buff) < data_len)
 8001228:	68f8      	ldr	r0, [r7, #12]
 800122a:	f7ff ff67 	bl	80010fc <circular_buff_get_free_space>
 800122e:	4602      	mov	r2, r0
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	429a      	cmp	r2, r3
 8001234:	d201      	bcs.n	800123a <circular_buff_write+0x46>
    {
        return CIRCUILAR_BUFF_NOT_ENOUGH_SPACE;
 8001236:	2302      	movs	r3, #2
 8001238:	e011      	b.n	800125e <circular_buff_write+0x6a>
    }
    else
    {
        size_t data_counter = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]

        while (data_counter < data_len)
 800123e:	e009      	b.n	8001254 <circular_buff_write+0x60>
        {
            circular_buff_put(c_buff, data[data_counter++]);
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	1c5a      	adds	r2, r3, #1
 8001244:	617a      	str	r2, [r7, #20]
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	4413      	add	r3, r2
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	68f8      	ldr	r0, [r7, #12]
 8001250:	f7ff ff72 	bl	8001138 <circular_buff_put>
        while (data_counter < data_len)
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	697a      	ldr	r2, [r7, #20]
 8001258:	429a      	cmp	r2, r3
 800125a:	d3f1      	bcc.n	8001240 <circular_buff_write+0x4c>
        }

        return CIRCULAR_BUFF_OK;
 800125c:	2300      	movs	r3, #0
    }
}
 800125e:	4618      	mov	r0, r3
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	080073e0 	.word	0x080073e0
 800126c:	08007c6c 	.word	0x08007c6c
 8001270:	08007390 	.word	0x08007390

08001274 <circular_buff_read>:
 * @param data pointer to a buffer to be filled.
 * @param data_len  number of bytes to be read in circular buffer.
 * @return uint8_t  return 1 if number of bytes requested to be read is correct, return 0 otherwise.
 */
uint8_t circular_buff_read(c_buff_handle_t c_buff, uint8_t *data, size_t data_len)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
    assert(c_buff && c_buff->buffer && data);
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d006      	beq.n	8001294 <circular_buff_read+0x20>
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d002      	beq.n	8001294 <circular_buff_read+0x20>
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d106      	bne.n	80012a2 <circular_buff_read+0x2e>
 8001294:	4b10      	ldr	r3, [pc, #64]	; (80012d8 <circular_buff_read+0x64>)
 8001296:	4a11      	ldr	r2, [pc, #68]	; (80012dc <circular_buff_read+0x68>)
 8001298:	f240 1115 	movw	r1, #277	; 0x115
 800129c:	4810      	ldr	r0, [pc, #64]	; (80012e0 <circular_buff_read+0x6c>)
 800129e:	f003 fad5 	bl	800484c <__assert_func>

    size_t data_counter = 0;
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]

    while (data_counter < data_len)
 80012a6:	e00d      	b.n	80012c4 <circular_buff_read+0x50>
    {
        if (!circular_buff_get(c_buff, &data[data_counter++]))
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	1c5a      	adds	r2, r3, #1
 80012ac:	617a      	str	r2, [r7, #20]
 80012ae:	68ba      	ldr	r2, [r7, #8]
 80012b0:	4413      	add	r3, r2
 80012b2:	4619      	mov	r1, r3
 80012b4:	68f8      	ldr	r0, [r7, #12]
 80012b6:	f7ff ff67 	bl	8001188 <circular_buff_get>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <circular_buff_read+0x50>
        {
            return 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	e004      	b.n	80012ce <circular_buff_read+0x5a>
    while (data_counter < data_len)
 80012c4:	697a      	ldr	r2, [r7, #20]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3ed      	bcc.n	80012a8 <circular_buff_read+0x34>
        }
    }

    return 1;
 80012cc:	2301      	movs	r3, #1
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3718      	adds	r7, #24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	08007420 	.word	0x08007420
 80012dc:	08007c80 	.word	0x08007c80
 80012e0:	08007390 	.word	0x08007390

080012e4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80012ec:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80012f0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80012f4:	f003 0301 	and.w	r3, r3, #1
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d013      	beq.n	8001324 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80012fc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001300:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001304:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001308:	2b00      	cmp	r3, #0
 800130a:	d00b      	beq.n	8001324 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800130c:	e000      	b.n	8001310 <ITM_SendChar+0x2c>
    {
      __NOP();
 800130e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001310:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d0f9      	beq.n	800130e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800131a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001324:	687b      	ldr	r3, [r7, #4]
}
 8001326:	4618      	mov	r0, r3
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
	...

08001334 <ITM_enable>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )


void ITM_enable(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8001338:	4b0a      	ldr	r3, [pc, #40]	; (8001364 <ITM_enable+0x30>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a09      	ldr	r2, [pc, #36]	; (8001364 <ITM_enable+0x30>)
 800133e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001342:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM->TER |= ( 1 << 0);
 8001344:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001348:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800134c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	e000edfc 	.word	0xe000edfc

08001368 <_write>:
	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
}

int _write(int file, char *ptr, int len)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx = 0 ; DataIdx < len; DataIdx++)
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
 8001378:	e009      	b.n	800138e <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	1c5a      	adds	r2, r3, #1
 800137e:	60ba      	str	r2, [r7, #8]
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff ffae 	bl	80012e4 <ITM_SendChar>
	for(DataIdx = 0 ; DataIdx < len; DataIdx++)
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	3301      	adds	r3, #1
 800138c:	617b      	str	r3, [r7, #20]
 800138e:	697a      	ldr	r2, [r7, #20]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	429a      	cmp	r2, r3
 8001394:	dbf1      	blt.n	800137a <_write+0x12>
	}
	return len;
 8001396:	687b      	ldr	r3, [r7, #4]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3718      	adds	r7, #24
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <time_event_start>:
#include <assert.h>

bool volatile update_time_events_flag = false;

void time_event_start(time_event_t *time_event, const uint32_t time_ms)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
	assert(time_event);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d105      	bne.n	80013bc <time_event_start+0x1c>
 80013b0:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <time_event_start+0x38>)
 80013b2:	4a0a      	ldr	r2, [pc, #40]	; (80013dc <time_event_start+0x3c>)
 80013b4:	2111      	movs	r1, #17
 80013b6:	480a      	ldr	r0, [pc, #40]	; (80013e0 <time_event_start+0x40>)
 80013b8:	f003 fa48 	bl	800484c <__assert_func>
    time_event->millis_cnt = time_ms;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	601a      	str	r2, [r3, #0]
    time_event->active = true;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2201      	movs	r2, #1
 80013c6:	711a      	strb	r2, [r3, #4]
    time_event->raised = false;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2200      	movs	r2, #0
 80013cc:	715a      	strb	r2, [r3, #5]
}   
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	08007444 	.word	0x08007444
 80013dc:	08007c94 	.word	0x08007c94
 80013e0:	08007450 	.word	0x08007450

080013e4 <time_event_stop>:

void time_event_stop(time_event_t *time_event)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
    assert(time_event);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d105      	bne.n	80013fe <time_event_stop+0x1a>
 80013f2:	4b09      	ldr	r3, [pc, #36]	; (8001418 <time_event_stop+0x34>)
 80013f4:	4a09      	ldr	r2, [pc, #36]	; (800141c <time_event_stop+0x38>)
 80013f6:	2119      	movs	r1, #25
 80013f8:	4809      	ldr	r0, [pc, #36]	; (8001420 <time_event_stop+0x3c>)
 80013fa:	f003 fa27 	bl	800484c <__assert_func>
    time_event->active = false;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2200      	movs	r2, #0
 8001402:	711a      	strb	r2, [r3, #4]
    time_event->raised = false;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2200      	movs	r2, #0
 8001408:	715a      	strb	r2, [r3, #5]
    time_event->millis_cnt = 0;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]

}
 8001410:	bf00      	nop
 8001412:	3708      	adds	r7, #8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	08007444 	.word	0x08007444
 800141c:	08007ca8 	.word	0x08007ca8
 8001420:	08007450 	.word	0x08007450

08001424 <time_event_update>:
    assert(time_event);
    return time_event->active;
}

bool time_event_update(time_event_t *time_event)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
    if (time_event->active == true)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	791b      	ldrb	r3, [r3, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d00c      	beq.n	800144e <time_event_update+0x2a>
    {
        if (time_event->millis_cnt > 0)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d005      	beq.n	8001448 <time_event_update+0x24>
            time_event->millis_cnt--;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	1e5a      	subs	r2, r3, #1
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	e002      	b.n	800144e <time_event_update+0x2a>
        else
            time_event->raised = true;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2201      	movs	r2, #1
 800144c:	715a      	strb	r2, [r3, #5]
    }

    return true;
 800144e:	2301      	movs	r3, #1
}
 8001450:	4618      	mov	r0, r3
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <time_event_is_raised>:

bool time_event_is_raised(time_event_t *time_event)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
    return time_event->raised;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	795b      	ldrb	r3, [r3, #5]
}
 8001468:	4618      	mov	r0, r3
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <HAL_SYSTICK_Callback>:
/**
 * @brief Systick Callback Function 
 * @note  This callback is executed every ms
 */
void HAL_SYSTICK_Callback(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
    /* update FSM time events*/
    host_comm_tx_fsm_time_event_update(&host_comm_tx_handle);
 8001478:	4803      	ldr	r0, [pc, #12]	; (8001488 <HAL_SYSTICK_Callback+0x14>)
 800147a:	f000 fea3 	bl	80021c4 <host_comm_tx_fsm_time_event_update>
    host_comm_rx_fsm_time_event_update(&host_comm_rx_handle);
 800147e:	4803      	ldr	r0, [pc, #12]	; (800148c <HAL_SYSTICK_Callback+0x18>)
 8001480:	f000 fbfc 	bl	8001c7c <host_comm_rx_fsm_time_event_update>

}
 8001484:	bf00      	nop
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000be8 	.word	0x20000be8
 800148c:	20000ac4 	.word	0x20000ac4

08001490 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001494:	4b11      	ldr	r3, [pc, #68]	; (80014dc <MX_USART2_UART_Init+0x4c>)
 8001496:	4a12      	ldr	r2, [pc, #72]	; (80014e0 <MX_USART2_UART_Init+0x50>)
 8001498:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800149a:	4b10      	ldr	r3, [pc, #64]	; (80014dc <MX_USART2_UART_Init+0x4c>)
 800149c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014a2:	4b0e      	ldr	r3, [pc, #56]	; (80014dc <MX_USART2_UART_Init+0x4c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014a8:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <MX_USART2_UART_Init+0x4c>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ae:	4b0b      	ldr	r3, [pc, #44]	; (80014dc <MX_USART2_UART_Init+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014b4:	4b09      	ldr	r3, [pc, #36]	; (80014dc <MX_USART2_UART_Init+0x4c>)
 80014b6:	220c      	movs	r2, #12
 80014b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ba:	4b08      	ldr	r3, [pc, #32]	; (80014dc <MX_USART2_UART_Init+0x4c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c0:	4b06      	ldr	r3, [pc, #24]	; (80014dc <MX_USART2_UART_Init+0x4c>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014c6:	4805      	ldr	r0, [pc, #20]	; (80014dc <MX_USART2_UART_Init+0x4c>)
 80014c8:	f002 fabe 	bl	8003a48 <HAL_UART_Init>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014d2:	f000 fff7 	bl	80024c4 <Error_Handler>
  }
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000a80 	.word	0x20000a80
 80014e0:	40004400 	.word	0x40004400

080014e4 <uart_init>:
 * @param rx_buff buffer in stack reserved for data reception 
 * @param tx_buff buffer in stack reserved for data transmission
 * @return uint8_t 
 */
uint8_t uart_init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
    /*Init Uart device*/
    MX_USART2_UART_Init();
 80014e8:	f7ff ffd2 	bl	8001490 <MX_USART2_UART_Init>

    /*Init Circular Buffer*/
    uart_data.tx.cb = circular_buff_init(uart_data.tx.buffer, TX_DATA_BUFF_SIZE);
 80014ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014f0:	480b      	ldr	r0, [pc, #44]	; (8001520 <uart_init+0x3c>)
 80014f2:	f7ff fd69 	bl	8000fc8 <circular_buff_init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	4a0a      	ldr	r2, [pc, #40]	; (8001524 <uart_init+0x40>)
 80014fa:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
    uart_data.rx.cb = circular_buff_init(uart_data.rx.buffer, RX_DATA_BUFF_SIZE);
 80014fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001502:	4808      	ldr	r0, [pc, #32]	; (8001524 <uart_init+0x40>)
 8001504:	f7ff fd60 	bl	8000fc8 <circular_buff_init>
 8001508:	4603      	mov	r3, r0
 800150a:	4a06      	ldr	r2, [pc, #24]	; (8001524 <uart_init+0x40>)
 800150c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /*Start Reception of data*/
    HAL_UART_Receive_IT(&huart2, &uart_data.rx.byte, 1);
 8001510:	2201      	movs	r2, #1
 8001512:	4905      	ldr	r1, [pc, #20]	; (8001528 <uart_init+0x44>)
 8001514:	4805      	ldr	r0, [pc, #20]	; (800152c <uart_init+0x48>)
 8001516:	f002 fb29 	bl	8003b6c <HAL_UART_Receive_IT>

    uart_driver_dbg("comm driver info : uart2 initialized\r\n");

    return 1;
 800151a:	2301      	movs	r3, #1
}
 800151c:	4618      	mov	r0, r3
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20000400 	.word	0x20000400
 8001524:	200001f8 	.word	0x200001f8
 8001528:	200003fc 	.word	0x200003fc
 800152c:	20000a80 	.word	0x20000a80

08001530 <uart_get_rx_data_len>:

uint8_t uart_get_rx_data_len(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
    return circular_buff_get_data_len(uart_data.rx.cb);
 8001534:	4b04      	ldr	r3, [pc, #16]	; (8001548 <uart_get_rx_data_len+0x18>)
 8001536:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fda8 	bl	8001090 <circular_buff_get_data_len>
 8001540:	4603      	mov	r3, r0
 8001542:	b2db      	uxtb	r3, r3
}
 8001544:	4618      	mov	r0, r3
 8001546:	bd80      	pop	{r7, pc}
 8001548:	200001f8 	.word	0x200001f8

0800154c <uart_read_rx_data>:


uint8_t uart_read_rx_data(uint8_t *data, uint8_t len)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	460b      	mov	r3, r1
 8001556:	70fb      	strb	r3, [r7, #3]
    return circular_buff_read(uart_data.rx.cb, data, len);
 8001558:	4b06      	ldr	r3, [pc, #24]	; (8001574 <uart_read_rx_data+0x28>)
 800155a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800155e:	78fa      	ldrb	r2, [r7, #3]
 8001560:	6879      	ldr	r1, [r7, #4]
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff fe86 	bl	8001274 <circular_buff_read>
 8001568:	4603      	mov	r3, r0
}
 800156a:	4618      	mov	r0, r3
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	200001f8 	.word	0x200001f8

08001578 <uart_clear_rx_data>:
    return circular_buff_fetch(uart_data.rx.cb, data, len);
}


uint8_t uart_clear_rx_data(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
    circular_buff_reset(uart_data.rx.cb);
 800157c:	4b04      	ldr	r3, [pc, #16]	; (8001590 <uart_clear_rx_data+0x18>)
 800157e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff fd64 	bl	8001050 <circular_buff_reset>
    return 1;
 8001588:	2301      	movs	r3, #1
}
 800158a:	4618      	mov	r0, r3
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200001f8 	.word	0x200001f8

08001594 <uart_transmit_it>:
{
    return HAL_UART_Transmit(&huart2, data, len, HAL_MAX_DELAY);
}

uint8_t uart_transmit_it(uint8_t *data, uint8_t len)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	460b      	mov	r3, r1
 800159e:	70fb      	strb	r3, [r7, #3]
    /* Write data to circular buffer */
    if (circular_buff_write(uart_data.tx.cb, data, len) == CIRCULAR_BUFF_OK)
 80015a0:	4b13      	ldr	r3, [pc, #76]	; (80015f0 <uart_transmit_it+0x5c>)
 80015a2:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80015a6:	78fa      	ldrb	r2, [r7, #3]
 80015a8:	6879      	ldr	r1, [r7, #4]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff fe22 	bl	80011f4 <circular_buff_write>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d117      	bne.n	80015e6 <uart_transmit_it+0x52>
    {
        if (huart2.gState == HAL_UART_STATE_READY)
 80015b6:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <uart_transmit_it+0x60>)
 80015b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	2b20      	cmp	r3, #32
 80015c0:	d10f      	bne.n	80015e2 <uart_transmit_it+0x4e>
        {
            uint8_t byte;
            circular_buff_get(uart_data.tx.cb, &byte);
 80015c2:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <uart_transmit_it+0x5c>)
 80015c4:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80015c8:	f107 020f 	add.w	r2, r7, #15
 80015cc:	4611      	mov	r1, r2
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fdda 	bl	8001188 <circular_buff_get>
            HAL_UART_Transmit_IT(&huart2, &byte, 1);
 80015d4:	f107 030f 	add.w	r3, r7, #15
 80015d8:	2201      	movs	r2, #1
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <uart_transmit_it+0x60>)
 80015de:	f002 fa80 	bl	8003ae2 <HAL_UART_Transmit_IT>
        else
        {
            uart_driver_dbg("comm driver warning:\t uart busy\r\n");
        }

        return 1;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e000      	b.n	80015e8 <uart_transmit_it+0x54>
    }

    uart_driver_dbg("comm driver error:\t circular buffer cannot write request\r\n");
	return 0;
 80015e6:	2300      	movs	r3, #0
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3710      	adds	r7, #16
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	200001f8 	.word	0x200001f8
 80015f4:	20000a80 	.word	0x20000a80

080015f8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  if(huart->Instance == USART2)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a12      	ldr	r2, [pc, #72]	; (8001650 <HAL_UART_TxCpltCallback+0x58>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d11d      	bne.n	8001646 <HAL_UART_TxCpltCallback+0x4e>
  { 
    /*check for pendings transfers */
    static uint8_t data_chunk[MAX_DATA_CHUNK_SIZE];
    uint16_t data_len = circular_buff_get_data_len(uart_data.tx.cb);
 800160a:	4b12      	ldr	r3, [pc, #72]	; (8001654 <HAL_UART_TxCpltCallback+0x5c>)
 800160c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fd3d 	bl	8001090 <circular_buff_get_data_len>
 8001616:	4603      	mov	r3, r0
 8001618:	81fb      	strh	r3, [r7, #14]

    if(data_len)
 800161a:	89fb      	ldrh	r3, [r7, #14]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d012      	beq.n	8001646 <HAL_UART_TxCpltCallback+0x4e>
    {
        data_len = (data_len >= MAX_DATA_CHUNK_SIZE ) ? (MAX_DATA_CHUNK_SIZE - 1) : data_len;
 8001620:	89fb      	ldrh	r3, [r7, #14]
 8001622:	2b63      	cmp	r3, #99	; 0x63
 8001624:	bf28      	it	cs
 8001626:	2363      	movcs	r3, #99	; 0x63
 8001628:	81fb      	strh	r3, [r7, #14]
        circular_buff_read(uart_data.tx.cb, data_chunk, data_len);
 800162a:	4b0a      	ldr	r3, [pc, #40]	; (8001654 <HAL_UART_TxCpltCallback+0x5c>)
 800162c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001630:	89fa      	ldrh	r2, [r7, #14]
 8001632:	4909      	ldr	r1, [pc, #36]	; (8001658 <HAL_UART_TxCpltCallback+0x60>)
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fe1d 	bl	8001274 <circular_buff_read>
        HAL_UART_Transmit_IT(&huart2, data_chunk, data_len);
 800163a:	89fb      	ldrh	r3, [r7, #14]
 800163c:	461a      	mov	r2, r3
 800163e:	4906      	ldr	r1, [pc, #24]	; (8001658 <HAL_UART_TxCpltCallback+0x60>)
 8001640:	4806      	ldr	r0, [pc, #24]	; (800165c <HAL_UART_TxCpltCallback+0x64>)
 8001642:	f002 fa4e 	bl	8003ae2 <HAL_UART_Transmit_IT>
    }

    uart_driver_dbg("comm driver info:\t irq uart tx complete\r\n");
  }
}
 8001646:	bf00      	nop
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40004400 	.word	0x40004400
 8001654:	200001f8 	.word	0x200001f8
 8001658:	20000604 	.word	0x20000604
 800165c:	20000a80 	.word	0x20000a80

08001660 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a0e      	ldr	r2, [pc, #56]	; (80016a8 <HAL_UART_RxCpltCallback+0x48>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d115      	bne.n	800169e <HAL_UART_RxCpltCallback+0x3e>
    {
        /*Set Uart Data reception for next byte*/
        HAL_UART_Receive_IT(&huart2, &uart_data.rx.byte, 1);
 8001672:	2201      	movs	r2, #1
 8001674:	490d      	ldr	r1, [pc, #52]	; (80016ac <HAL_UART_RxCpltCallback+0x4c>)
 8001676:	480e      	ldr	r0, [pc, #56]	; (80016b0 <HAL_UART_RxCpltCallback+0x50>)
 8001678:	f002 fa78 	bl	8003b6c <HAL_UART_Receive_IT>

        if(circular_buff_write(uart_data.rx.cb, &uart_data.rx.byte, 1) !=  CIRCULAR_BUFF_OK)
 800167c:	4b0d      	ldr	r3, [pc, #52]	; (80016b4 <HAL_UART_RxCpltCallback+0x54>)
 800167e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001682:	2201      	movs	r2, #1
 8001684:	4909      	ldr	r1, [pc, #36]	; (80016ac <HAL_UART_RxCpltCallback+0x4c>)
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fdb4 	bl	80011f4 <circular_buff_write>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d005      	beq.n	800169e <HAL_UART_RxCpltCallback+0x3e>
        {
            /*Reinit ring buffer*/
            circular_buff_reset(uart_data.rx.cb);
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <HAL_UART_RxCpltCallback+0x54>)
 8001694:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001698:	4618      	mov	r0, r3
 800169a:	f7ff fcd9 	bl	8001050 <circular_buff_reset>
        }
    }
}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40004400 	.word	0x40004400
 80016ac:	200003fc 	.word	0x200003fc
 80016b0:	20000a80 	.word	0x20000a80
 80016b4:	200001f8 	.word	0x200001f8

080016b8 <host_comm_rx_fsm_enter>:
static void entry_action_packet_ready(host_comm_rx_fsm_t *handle);
static bool packet_ready_on_react(host_comm_rx_fsm_t *handle, const bool try_transition);

/* Entry action for state machine */
void host_comm_rx_fsm_enter(host_comm_rx_fsm_t *handle)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	/* Default react sequence for initial entry  */
	enter_seq_preamble_proc(handle);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f000 f819 	bl	80016f8 <enter_seq_preamble_proc>
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <host_comm_rx_fsm_set_next_state>:

static void host_comm_rx_fsm_set_next_state(host_comm_rx_fsm_t *handle, host_comm_rx_states_t next_state)
{
 80016ce:	b480      	push	{r7}
 80016d0:	b083      	sub	sp, #12
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
 80016d6:	460b      	mov	r3, r1
 80016d8:	70fb      	strb	r3, [r7, #3]
	handle->state = next_state;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	78fa      	ldrb	r2, [r7, #3]
 80016de:	701a      	strb	r2, [r3, #0]
	handle->event.internal = ev_int_comm_rx_invalid;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	711a      	strb	r2, [r3, #4]
	handle->event.external = ev_ext_comm_rx_invalid;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	715a      	strb	r2, [r3, #5]
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <enter_seq_preamble_proc>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
/**@ 'preamble process' state related functions */

static void enter_seq_preamble_proc(host_comm_rx_fsm_t *handle)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
	host_comm_rx_dbg("enter seq \t[ check_preamble_st ]\r\n");
	host_comm_rx_fsm_set_next_state(handle, st_comm_rx_preamble_proc);
 8001700:	2101      	movs	r1, #1
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f7ff ffe3 	bl	80016ce <host_comm_rx_fsm_set_next_state>
}
 8001708:	bf00      	nop
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}

08001710 <during_action_preamble_proc>:

static uint8_t during_action_preamble_proc(host_comm_rx_fsm_t *handle)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
	if (uart_get_rx_data_len() >= PREAMBLE_SIZE_BYTES)
 8001718:	f7ff ff0a 	bl	8001530 <uart_get_rx_data_len>
 800171c:	4603      	mov	r3, r0
 800171e:	2b03      	cmp	r3, #3
 8001720:	d938      	bls.n	8001794 <during_action_preamble_proc+0x84>
	{
		uint8_t preamble;
		/* read byte by byte to prevent data lost */
		uart_read_rx_data((uint8_t *)&preamble, 1);
 8001722:	f107 030f 	add.w	r3, r7, #15
 8001726:	2101      	movs	r1, #1
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff0f 	bl	800154c <uart_read_rx_data>
		if (preamble != protocol_preamble.bit[0])
 800172e:	4b1c      	ldr	r3, [pc, #112]	; (80017a0 <during_action_preamble_proc+0x90>)
 8001730:	781a      	ldrb	r2, [r3, #0]
 8001732:	7bfb      	ldrb	r3, [r7, #15]
 8001734:	429a      	cmp	r2, r3
 8001736:	d001      	beq.n	800173c <during_action_preamble_proc+0x2c>
			return 0;
 8001738:	2300      	movs	r3, #0
 800173a:	e02c      	b.n	8001796 <during_action_preamble_proc+0x86>
		uart_read_rx_data((uint8_t *)&preamble, 1);
 800173c:	f107 030f 	add.w	r3, r7, #15
 8001740:	2101      	movs	r1, #1
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff ff02 	bl	800154c <uart_read_rx_data>
		if (preamble != protocol_preamble.bit[1])
 8001748:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <during_action_preamble_proc+0x90>)
 800174a:	785a      	ldrb	r2, [r3, #1]
 800174c:	7bfb      	ldrb	r3, [r7, #15]
 800174e:	429a      	cmp	r2, r3
 8001750:	d001      	beq.n	8001756 <during_action_preamble_proc+0x46>
			return 0;
 8001752:	2300      	movs	r3, #0
 8001754:	e01f      	b.n	8001796 <during_action_preamble_proc+0x86>
		uart_read_rx_data((uint8_t *)&preamble, 1);
 8001756:	f107 030f 	add.w	r3, r7, #15
 800175a:	2101      	movs	r1, #1
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fef5 	bl	800154c <uart_read_rx_data>
		if (preamble != protocol_preamble.bit[2])
 8001762:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <during_action_preamble_proc+0x90>)
 8001764:	789a      	ldrb	r2, [r3, #2]
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	429a      	cmp	r2, r3
 800176a:	d001      	beq.n	8001770 <during_action_preamble_proc+0x60>
			return 0;
 800176c:	2300      	movs	r3, #0
 800176e:	e012      	b.n	8001796 <during_action_preamble_proc+0x86>
		uart_read_rx_data((uint8_t *)&preamble, 1);
 8001770:	f107 030f 	add.w	r3, r7, #15
 8001774:	2101      	movs	r1, #1
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff fee8 	bl	800154c <uart_read_rx_data>
		if (preamble != protocol_preamble.bit[3])
 800177c:	4b08      	ldr	r3, [pc, #32]	; (80017a0 <during_action_preamble_proc+0x90>)
 800177e:	78da      	ldrb	r2, [r3, #3]
 8001780:	7bfb      	ldrb	r3, [r7, #15]
 8001782:	429a      	cmp	r2, r3
 8001784:	d001      	beq.n	800178a <during_action_preamble_proc+0x7a>
			return 0;
 8001786:	2300      	movs	r3, #0
 8001788:	e005      	b.n	8001796 <during_action_preamble_proc+0x86>

		host_comm_rx_dbg("ev_internal \t[ preamble_ok ]\r\n");
		handle->event.internal = ev_int_preamble_ok;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2201      	movs	r2, #1
 800178e:	711a      	strb	r2, [r3, #4]
		return 1;
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <during_action_preamble_proc+0x86>
	}
	return 0;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3710      	adds	r7, #16
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	08007cb8 	.word	0x08007cb8

080017a4 <preamble_proc_on_react>:

static bool preamble_proc_on_react(host_comm_rx_fsm_t *handle, const bool try_transition)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	460b      	mov	r3, r1
 80017ae:	70fb      	strb	r3, [r7, #3]
	/* The reactions of state 'check preamble' */
	bool did_transition = try_transition;
 80017b0:	78fb      	ldrb	r3, [r7, #3]
 80017b2:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d009      	beq.n	80017ce <preamble_proc_on_react+0x2a>
	{
		if (handle->event.internal == ev_int_preamble_ok)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	791b      	ldrb	r3, [r3, #4]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d103      	bne.n	80017ca <preamble_proc_on_react+0x26>
		{
			/*Enter sequence */
			enter_seq_header_proc(handle);
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f000 f811 	bl	80017ea <enter_seq_header_proc>
 80017c8:	e001      	b.n	80017ce <preamble_proc_on_react+0x2a>
		}
		else
			did_transition = false;
 80017ca:	2300      	movs	r3, #0
 80017cc:	73fb      	strb	r3, [r7, #15]
	}
	if ((did_transition) == (false))
 80017ce:	7bfb      	ldrb	r3, [r7, #15]
 80017d0:	f083 0301 	eor.w	r3, r3, #1
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d002      	beq.n	80017e0 <preamble_proc_on_react+0x3c>
	{
		/*during action*/
		during_action_preamble_proc(handle);
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff ff98 	bl	8001710 <during_action_preamble_proc>
	}
	
	return did_transition;
 80017e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <enter_seq_header_proc>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

/*'default enter sequence for state 'header process '*/
static void enter_seq_header_proc(host_comm_rx_fsm_t *handle)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b082      	sub	sp, #8
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
	host_comm_rx_dbg("enter seq \t[ check_header_st ]\r\n");
	host_comm_rx_fsm_set_next_state(handle, st_comm_rx_header_proc);
 80017f2:	2102      	movs	r1, #2
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f7ff ff6a 	bl	80016ce <host_comm_rx_fsm_set_next_state>
	entry_action_header_proc(handle);
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f000 f804 	bl	8001808 <entry_action_header_proc>
}
 8001800:	bf00      	nop
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <entry_action_header_proc>:

static void entry_action_header_proc(host_comm_rx_fsm_t *handle)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	time_event_start(&handle->event.time.header_timeout, (HEADER_BYTES_TIMEOUT_MS));
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3308      	adds	r3, #8
 8001814:	211e      	movs	r1, #30
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff fdc2 	bl	80013a0 <time_event_start>
}
 800181c:	bf00      	nop
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <exit_action_header_proc>:

static void exit_action_header_proc(host_comm_rx_fsm_t *handle)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
	/*Stop time out events*/
	time_event_stop(&handle->event.time.header_timeout);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3308      	adds	r3, #8
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff fdd7 	bl	80013e4 <time_event_stop>
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <during_action_header_proc>:

static void during_action_header_proc(host_comm_rx_fsm_t *handle)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b082      	sub	sp, #8
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
	if (uart_get_rx_data_len() >= HEADER_SIZE_BYTES)
 8001846:	f7ff fe73 	bl	8001530 <uart_get_rx_data_len>
 800184a:	4603      	mov	r3, r0
 800184c:	2b03      	cmp	r3, #3
 800184e:	d914      	bls.n	800187a <during_action_header_proc+0x3c>
	{
		/* 1. Read Header from server buffer */
		uart_read_rx_data((uint8_t *)&handle->iface.packet.header, HEADER_SIZE_BYTES);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3320      	adds	r3, #32
 8001854:	2104      	movs	r1, #4
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff fe78 	bl	800154c <uart_read_rx_data>

		if (protocol_check_valid_header(&handle->iface.packet))
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3320      	adds	r3, #32
 8001860:	4618      	mov	r0, r3
 8001862:	f000 fd93 	bl	800238c <protocol_check_valid_header>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <during_action_header_proc+0x36>
		{
			host_comm_rx_dbg("ev_internal \t[ header_ok ]\r\n");
			handle->event.internal = ev_int_header_ok;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2202      	movs	r2, #2
 8001870:	711a      	strb	r2, [r3, #4]
		{
			host_comm_rx_dbg("ev_internal \t[ header_error ]\r\n");
			handle->event.internal = ev_int_header_error;
		}
	}
}
 8001872:	e002      	b.n	800187a <during_action_header_proc+0x3c>
			handle->event.internal = ev_int_header_error;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2203      	movs	r2, #3
 8001878:	711a      	strb	r2, [r3, #4]
}
 800187a:	bf00      	nop
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <header_proc_on_react>:

static bool header_proc_on_react(host_comm_rx_fsm_t *handle, const bool try_transition)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	70fb      	strb	r3, [r7, #3]
	/* The reactions of state 'check preamble' */
	bool did_transition = try_transition;
 8001890:	78fb      	ldrb	r3, [r7, #3]
 8001892:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 8001894:	78fb      	ldrb	r3, [r7, #3]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d036      	beq.n	8001908 <header_proc_on_react+0x84>
	{
		if (handle->event.internal == ev_int_header_ok)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	791b      	ldrb	r3, [r3, #4]
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d10e      	bne.n	80018c0 <header_proc_on_react+0x3c>
		{
			/*Exit Action */
			exit_action_header_proc(handle);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7ff ffbe 	bl	8001824 <exit_action_header_proc>

			/*Choice Enter sequence */
			if (handle->iface.packet.header.payload_len > 0)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <header_proc_on_react+0x34>
			{
				host_comm_rx_dbg("guard \t[ payload len > 0 ]\r\n");
				enter_seq_payload_proc(handle);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f000 f839 	bl	8001928 <enter_seq_payload_proc>
 80018b6:	e027      	b.n	8001908 <header_proc_on_react+0x84>
			}
			else
			{
				host_comm_rx_dbg("guard \t[ payload = 0 ]\r\n");
				enter_seq_crc_and_postamble_proc(handle);
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f000 f8c1 	bl	8001a40 <enter_seq_crc_and_postamble_proc>
 80018be:	e023      	b.n	8001908 <header_proc_on_react+0x84>
			}
		}

		else if (time_event_is_raised(&handle->event.time.header_timeout) == true ||
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	3308      	adds	r3, #8
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff fdc9 	bl	800145c <time_event_is_raised>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d103      	bne.n	80018d8 <header_proc_on_react+0x54>
				 handle->event.internal == ev_int_header_error)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	791b      	ldrb	r3, [r3, #4]
		else if (time_event_is_raised(&handle->event.time.header_timeout) == true ||
 80018d4:	2b03      	cmp	r3, #3
 80018d6:	d115      	bne.n	8001904 <header_proc_on_react+0x80>
		{

			/*Transition Action*/
			if (time_event_is_raised(&handle->event.time.header_timeout) == true)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3308      	adds	r3, #8
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fdbd 	bl	800145c <time_event_is_raised>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <header_proc_on_react+0x68>
			{
				uart_clear_rx_data();
 80018e8:	f7ff fe46 	bl	8001578 <uart_clear_rx_data>
				host_comm_rx_dbg("ev_internal \t[ header timeout ]\r\n");
			}

			host_comm_tx_fsm_send_packet_no_payload(&host_comm_tx_handle, TARGET_TO_HOST_RES_NACK, false);
 80018ec:	2200      	movs	r2, #0
 80018ee:	21ae      	movs	r1, #174	; 0xae
 80018f0:	480c      	ldr	r0, [pc, #48]	; (8001924 <header_proc_on_react+0xa0>)
 80018f2:	f000 fc33 	bl	800215c <host_comm_tx_fsm_send_packet_no_payload>

			/*Exit Action*/
			exit_action_header_proc(handle);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff ff94 	bl	8001824 <exit_action_header_proc>

			/*Enter Sequence*/
			enter_seq_preamble_proc(handle);
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff fefb 	bl	80016f8 <enter_seq_preamble_proc>
 8001902:	e001      	b.n	8001908 <header_proc_on_react+0x84>
		}
		else
		{
			did_transition = false;
 8001904:	2300      	movs	r3, #0
 8001906:	73fb      	strb	r3, [r7, #15]
		}
	}
	if ((did_transition) == (false))
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	f083 0301 	eor.w	r3, r3, #1
 800190e:	b2db      	uxtb	r3, r3
 8001910:	2b00      	cmp	r3, #0
 8001912:	d002      	beq.n	800191a <header_proc_on_react+0x96>
	{
		/*during action*/
		during_action_header_proc(handle);
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f7ff ff92 	bl	800183e <during_action_header_proc>
	}
	return did_transition;
 800191a:	7bfb      	ldrb	r3, [r7, #15]
}
 800191c:	4618      	mov	r0, r3
 800191e:	3710      	adds	r7, #16
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20000be8 	.word	0x20000be8

08001928 <enter_seq_payload_proc>:
/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
/**@ 'Check payload' state related functions */

/*'default enter sequence for state 'check payload'*/
static void enter_seq_payload_proc(host_comm_rx_fsm_t *handle)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
	/*Entry Action*/
	host_comm_rx_dbg("enter seq \t[ check_payload_st ]\r\n");
	host_comm_rx_fsm_set_next_state(handle, st_comm_rx_payload_proc);
 8001930:	2103      	movs	r1, #3
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7ff fecb 	bl	80016ce <host_comm_rx_fsm_set_next_state>
	entry_action_payload_proc(handle);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f000 f804 	bl	8001946 <entry_action_payload_proc>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <entry_action_payload_proc>:

static void entry_action_payload_proc(host_comm_rx_fsm_t *handle)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b084      	sub	sp, #16
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
	uint16_t time_ms = handle->iface.packet.header.payload_len * 1;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001952:	81fb      	strh	r3, [r7, #14]
	time_event_start(&handle->event.time.payload_timeout, time_ms);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3310      	adds	r3, #16
 8001958:	89fa      	ldrh	r2, [r7, #14]
 800195a:	4611      	mov	r1, r2
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff fd1f 	bl	80013a0 <time_event_start>
}
 8001962:	bf00      	nop
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <exit_action_payload_proc>:

static void exit_action_payload_proc(host_comm_rx_fsm_t *handle)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
	time_event_stop(&handle->event.time.payload_timeout);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	3310      	adds	r3, #16
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fd34 	bl	80013e4 <time_event_stop>
}
 800197c:	bf00      	nop
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <during_action_payload_proc>:

static void during_action_payload_proc(host_comm_rx_fsm_t *handle)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
	uint8_t exp_data_len = handle->iface.packet.header.payload_len;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001990:	73fb      	strb	r3, [r7, #15]

	if (uart_get_rx_data_len() >= exp_data_len)
 8001992:	f7ff fdcd 	bl	8001530 <uart_get_rx_data_len>
 8001996:	4603      	mov	r3, r0
 8001998:	461a      	mov	r2, r3
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	4293      	cmp	r3, r2
 800199e:	d80c      	bhi.n	80019ba <during_action_payload_proc+0x36>
	{
		host_comm_rx_dbg("ev_internal \t[ payload_ok ]\r\n");
		handle->event.internal = ev_int_payload_ok;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2204      	movs	r2, #4
 80019a4:	711a      	strb	r2, [r3, #4]
		uart_read_rx_data((uint8_t *)&handle->iface.packet.payload,
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f103 0224 	add.w	r2, r3, #36	; 0x24
								   handle->iface.packet.header.payload_len);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
		uart_read_rx_data((uint8_t *)&handle->iface.packet.payload,
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	4619      	mov	r1, r3
 80019b4:	4610      	mov	r0, r2
 80019b6:	f7ff fdc9 	bl	800154c <uart_read_rx_data>
	}
}
 80019ba:	bf00      	nop
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <payload_proc_on_react>:

static bool payload_proc_on_react(host_comm_rx_fsm_t *handle, const bool try_transition)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	460b      	mov	r3, r1
 80019ce:	70fb      	strb	r3, [r7, #3]
	/* The reactions of state 'check preamble' */
	bool did_transition = try_transition;
 80019d0:	78fb      	ldrb	r3, [r7, #3]
 80019d2:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 80019d4:	78fb      	ldrb	r3, [r7, #3]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d022      	beq.n	8001a20 <payload_proc_on_react+0x5c>
	{
		if (handle->event.internal == ev_int_payload_ok)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	791b      	ldrb	r3, [r3, #4]
 80019de:	2b04      	cmp	r3, #4
 80019e0:	d106      	bne.n	80019f0 <payload_proc_on_react+0x2c>
		{
			/*Exit Action */
			exit_action_payload_proc(handle);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff ffc1 	bl	800196a <exit_action_payload_proc>

			/*Enter sequence */
			enter_seq_crc_and_postamble_proc(handle);
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f000 f829 	bl	8001a40 <enter_seq_crc_and_postamble_proc>
 80019ee:	e017      	b.n	8001a20 <payload_proc_on_react+0x5c>
		}

		else if (time_event_is_raised(&handle->event.time.payload_timeout) == true)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	3310      	adds	r3, #16
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff fd31 	bl	800145c <time_event_is_raised>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d00d      	beq.n	8001a1c <payload_proc_on_react+0x58>
		{
			/*Exit Action*/
			exit_action_payload_proc(handle);
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	f7ff ffb2 	bl	800196a <exit_action_payload_proc>

			/*Transition Action*/
			host_comm_rx_dbg("ev_internal \t[ timeout payload ] \r\n");
			uart_clear_rx_data();
 8001a06:	f7ff fdb7 	bl	8001578 <uart_clear_rx_data>
			host_comm_tx_fsm_send_packet_no_payload(&host_comm_tx_handle, TARGET_TO_HOST_RES_NACK, false);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	21ae      	movs	r1, #174	; 0xae
 8001a0e:	480b      	ldr	r0, [pc, #44]	; (8001a3c <payload_proc_on_react+0x78>)
 8001a10:	f000 fba4 	bl	800215c <host_comm_tx_fsm_send_packet_no_payload>

			/*Enter Sequence*/
			enter_seq_preamble_proc(handle);
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f7ff fe6f 	bl	80016f8 <enter_seq_preamble_proc>
 8001a1a:	e001      	b.n	8001a20 <payload_proc_on_react+0x5c>
		}
		else
		{
			did_transition = false;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	73fb      	strb	r3, [r7, #15]
		}
	}
	if ((did_transition) == (false))
 8001a20:	7bfb      	ldrb	r3, [r7, #15]
 8001a22:	f083 0301 	eor.w	r3, r3, #1
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d002      	beq.n	8001a32 <payload_proc_on_react+0x6e>
	{
		/*during action*/
		during_action_payload_proc(handle);
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f7ff ffa9 	bl	8001984 <during_action_payload_proc>
	}
	return did_transition;
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000be8 	.word	0x20000be8

08001a40 <enter_seq_crc_and_postamble_proc>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////
/**@ 'Check crc and postamble' state related functions */
static void enter_seq_crc_and_postamble_proc(host_comm_rx_fsm_t *handle)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	/*Entry Action*/
	host_comm_rx_dbg("enter seq \t[ check_crc_and_postamble_st ]\r\n");
	host_comm_rx_fsm_set_next_state(handle, st_comm_rx_crc_and_postamble_proc);
 8001a48:	2104      	movs	r1, #4
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f7ff fe3f 	bl	80016ce <host_comm_rx_fsm_set_next_state>
	entry_action_crc_and_postamble_proc(handle);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f000 f804 	bl	8001a5e <entry_action_crc_and_postamble_proc>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <entry_action_crc_and_postamble_proc>:

static void entry_action_crc_and_postamble_proc(host_comm_rx_fsm_t *handle)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
	time_event_start(&handle->event.time.crc_and_postamble_timeout, POSTAMBLE_BYTES_TIMEOUT_MS);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	3318      	adds	r3, #24
 8001a6a:	2105      	movs	r1, #5
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff fc97 	bl	80013a0 <time_event_start>
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <exit_action_crc_and_postamble_proc>:

static void exit_action_crc_and_postamble_proc(host_comm_rx_fsm_t *handle)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
	time_event_stop(&handle->event.time.crc_and_postamble_timeout);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3318      	adds	r3, #24
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fcac 	bl	80013e4 <time_event_stop>
}
 8001a8c:	bf00      	nop
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <during_action_crc_and_postamble_proc>:

static void during_action_crc_and_postamble_proc(host_comm_rx_fsm_t *handle)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b088      	sub	sp, #32
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
	uint8_t exp_data_len = CRC_SIZE_BYTES + POSTAMBLE_SIZE_BYTES;
 8001a9c:	2308      	movs	r3, #8
 8001a9e:	77fb      	strb	r3, [r7, #31]

	if (uart_get_rx_data_len() >= exp_data_len)
 8001aa0:	f7ff fd46 	bl	8001530 <uart_get_rx_data_len>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	7ffb      	ldrb	r3, [r7, #31]
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d82b      	bhi.n	8001b06 <during_action_crc_and_postamble_proc+0x72>
	{
		uint32_t recv_crc;
		uint32_t postamble;

		uart_read_rx_data((uint8_t*)&recv_crc, CRC_SIZE_BYTES);
 8001aae:	f107 0314 	add.w	r3, r7, #20
 8001ab2:	2104      	movs	r1, #4
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff fd49 	bl	800154c <uart_read_rx_data>
		uart_read_rx_data((uint8_t*)&postamble, POSTAMBLE_SIZE_BYTES);
 8001aba:	f107 0310 	add.w	r3, r7, #16
 8001abe:	2104      	movs	r1, #4
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fd43 	bl	800154c <uart_read_rx_data>

		size_t packet_len = HEADER_SIZE_BYTES + handle->iface.packet.header.payload_len;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001aca:	3304      	adds	r3, #4
 8001acc:	61bb      	str	r3, [r7, #24]
		uint32_t crc = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]

		crc32_accumulate((uint8_t *)&handle->iface.packet.header, packet_len, &crc);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3320      	adds	r3, #32
 8001ad6:	f107 020c 	add.w	r2, r7, #12
 8001ada:	69b9      	ldr	r1, [r7, #24]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 fa61 	bl	8001fa4 <crc32_accumulate>

		if (crc != recv_crc)
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d003      	beq.n	8001af2 <during_action_crc_and_postamble_proc+0x5e>
		{
			host_comm_rx_dbg("ev_internal \t[ crc error ]\r\n");
			host_comm_rx_dbg("expected crc \t[0x%.8X] != recv [0x%.8X]\r\n", crc, recv_crc);
			handle->event.internal = ev_int_crc_error;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2207      	movs	r2, #7
 8001aee:	711a      	strb	r2, [r3, #4]
			}
			host_comm_rx_dbg("ev_internal \t[ crc and postamble ok ]\r\n");
			handle->event.internal = ev_int_crc_and_postamble_ok;
		}
	}
}
 8001af0:	e009      	b.n	8001b06 <during_action_crc_and_postamble_proc+0x72>
			if (postamble != POSTAMBLE)
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	4a06      	ldr	r2, [pc, #24]	; (8001b10 <during_action_crc_and_postamble_proc+0x7c>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d002      	beq.n	8001b00 <during_action_crc_and_postamble_proc+0x6c>
				handle->event.internal = ev_int_postamble_error;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2206      	movs	r2, #6
 8001afe:	711a      	strb	r2, [r3, #4]
			handle->event.internal = ev_int_crc_and_postamble_ok;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2205      	movs	r2, #5
 8001b04:	711a      	strb	r2, [r3, #4]
}
 8001b06:	bf00      	nop
 8001b08:	3720      	adds	r7, #32
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	bb55bb55 	.word	0xbb55bb55

08001b14 <crc_and_postamble_proc_on_react>:

static bool crc_and_postamble_proc_on_react(host_comm_rx_fsm_t *handle, const bool try_transition)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	70fb      	strb	r3, [r7, #3]
	/* The reactions of state 'check preamble' */
	bool did_transition = try_transition;
 8001b20:	78fb      	ldrb	r3, [r7, #3]
 8001b22:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 8001b24:	78fb      	ldrb	r3, [r7, #3]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d037      	beq.n	8001b9a <crc_and_postamble_proc_on_react+0x86>
	{
		if (handle->event.internal == ev_int_crc_and_postamble_ok)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	791b      	ldrb	r3, [r3, #4]
 8001b2e:	2b05      	cmp	r3, #5
 8001b30:	d10b      	bne.n	8001b4a <crc_and_postamble_proc_on_react+0x36>
		{
			/*Exit Action */
			exit_action_crc_and_postamble_proc(handle);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff ffa1 	bl	8001a7a <exit_action_crc_and_postamble_proc>

			/*Transition Action*/
			host_comm_tx_fsm_send_packet_no_payload(&host_comm_tx_handle, TARGET_TO_HOST_RES_ACK, false);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	21ad      	movs	r1, #173	; 0xad
 8001b3c:	481e      	ldr	r0, [pc, #120]	; (8001bb8 <crc_and_postamble_proc_on_react+0xa4>)
 8001b3e:	f000 fb0d 	bl	800215c <host_comm_tx_fsm_send_packet_no_payload>

			/*Enter sequence */
			enter_seq_packet_ready(handle);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f000 f83a 	bl	8001bbc <enter_seq_packet_ready>
 8001b48:	e027      	b.n	8001b9a <crc_and_postamble_proc_on_react+0x86>
		}

		else if (time_event_is_raised(&handle->event.time.crc_and_postamble_timeout) == true ||
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	3318      	adds	r3, #24
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff fc84 	bl	800145c <time_event_is_raised>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d107      	bne.n	8001b6a <crc_and_postamble_proc_on_react+0x56>
				 handle->event.internal == ev_int_crc_error || handle->event.internal == ev_int_postamble_error)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	791b      	ldrb	r3, [r3, #4]
		else if (time_event_is_raised(&handle->event.time.crc_and_postamble_timeout) == true ||
 8001b5e:	2b07      	cmp	r3, #7
 8001b60:	d003      	beq.n	8001b6a <crc_and_postamble_proc_on_react+0x56>
				 handle->event.internal == ev_int_crc_error || handle->event.internal == ev_int_postamble_error)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	791b      	ldrb	r3, [r3, #4]
 8001b66:	2b06      	cmp	r3, #6
 8001b68:	d115      	bne.n	8001b96 <crc_and_postamble_proc_on_react+0x82>
		{

			/*Exit Action*/
			exit_action_crc_and_postamble_proc(handle);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f7ff ff85 	bl	8001a7a <exit_action_crc_and_postamble_proc>

			/*Transition Action*/
			if (time_event_is_raised(&handle->event.time.crc_and_postamble_timeout) == true)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3318      	adds	r3, #24
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fc71 	bl	800145c <time_event_is_raised>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <crc_and_postamble_proc_on_react+0x70>
			{
				host_comm_rx_dbg("ev_internal \t[ timeout crc and postamble] \r\n");
				uart_clear_rx_data();
 8001b80:	f7ff fcfa 	bl	8001578 <uart_clear_rx_data>
			}

			host_comm_tx_fsm_send_packet_no_payload(&host_comm_tx_handle, TARGET_TO_HOST_RES_NACK, false);
 8001b84:	2200      	movs	r2, #0
 8001b86:	21ae      	movs	r1, #174	; 0xae
 8001b88:	480b      	ldr	r0, [pc, #44]	; (8001bb8 <crc_and_postamble_proc_on_react+0xa4>)
 8001b8a:	f000 fae7 	bl	800215c <host_comm_tx_fsm_send_packet_no_payload>

			/*Enter Sequence*/
			enter_seq_preamble_proc(handle);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7ff fdb2 	bl	80016f8 <enter_seq_preamble_proc>
 8001b94:	e001      	b.n	8001b9a <crc_and_postamble_proc_on_react+0x86>
		}
		else
		{
			did_transition = false;
 8001b96:	2300      	movs	r3, #0
 8001b98:	73fb      	strb	r3, [r7, #15]
		}
	}
	if ((did_transition) == (false))
 8001b9a:	7bfb      	ldrb	r3, [r7, #15]
 8001b9c:	f083 0301 	eor.w	r3, r3, #1
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d002      	beq.n	8001bac <crc_and_postamble_proc_on_react+0x98>
	{
		/*during action*/
		during_action_crc_and_postamble_proc(handle);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f7ff ff74 	bl	8001a94 <during_action_crc_and_postamble_proc>
	}
	return did_transition;
 8001bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000be8 	.word	0x20000be8

08001bbc <enter_seq_packet_ready>:
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

static void enter_seq_packet_ready(host_comm_rx_fsm_t *handle)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
	/*Entry Action*/
	host_comm_rx_dbg("enter seq \t[ packet ready ]\r\n");
	host_comm_rx_fsm_set_next_state(handle, st_comm_rx_packet_ready);
 8001bc4:	2105      	movs	r1, #5
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f7ff fd81 	bl	80016ce <host_comm_rx_fsm_set_next_state>
	entry_action_packet_ready(handle);
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f000 f804 	bl	8001bda <entry_action_packet_ready>
}
 8001bd2:	bf00      	nop
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <entry_action_packet_ready>:

static void entry_action_packet_ready(host_comm_rx_fsm_t *handle)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b083      	sub	sp, #12
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
	/*Notify or enqueue data for other fsm process*/

}
 8001be2:	bf00      	nop
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <packet_ready_on_react>:

static bool packet_ready_on_react(host_comm_rx_fsm_t *handle, const bool try_transition)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b084      	sub	sp, #16
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	70fb      	strb	r3, [r7, #3]
	bool did_transition = try_transition;
 8001bfa:	78fb      	ldrb	r3, [r7, #3]
 8001bfc:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 8001bfe:	78fb      	ldrb	r3, [r7, #3]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d009      	beq.n	8001c18 <packet_ready_on_react+0x2a>
	{
		if (handle->event.external == ev_ext_comm_rx_packet_proccessed)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	795b      	ldrb	r3, [r3, #5]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d103      	bne.n	8001c14 <packet_ready_on_react+0x26>
			enter_seq_preamble_proc(handle);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7ff fd73 	bl	80016f8 <enter_seq_preamble_proc>
 8001c12:	e001      	b.n	8001c18 <packet_ready_on_react+0x2a>

		else
			did_transition = false;
 8001c14:	2300      	movs	r3, #0
 8001c16:	73fb      	strb	r3, [r7, #15]
	}

	return did_transition;
 8001c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <clear_time_events>:

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

static void clear_time_events(host_comm_rx_fsm_t *handle)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
	/*reset raised flags*/
	time_event_stop(&handle->event.time.crc_and_postamble_timeout);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	3318      	adds	r3, #24
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff fbd8 	bl	80013e4 <time_event_stop>
	time_event_stop(&handle->event.time.header_timeout);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3308      	adds	r3, #8
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fbd3 	bl	80013e4 <time_event_stop>
	time_event_stop(&handle->event.time.payload_timeout);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	3310      	adds	r3, #16
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff fbce 	bl	80013e4 <time_event_stop>
}
 8001c48:	bf00      	nop
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <host_comm_rx_fsm_init>:

void host_comm_rx_fsm_init(host_comm_rx_fsm_t *handle)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
	/*Init Interface*/
	memset((uint8_t *)&handle->iface.packet, 0, sizeof(packet_data_t));
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	3320      	adds	r3, #32
 8001c5c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c60:	2100      	movs	r1, #0
 8001c62:	4618      	mov	r0, r3
 8001c64:	f002 fe62 	bl	800492c <memset>

	/*Clear events*/
	clear_time_events(handle);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff ffda 	bl	8001c22 <clear_time_events>

	/*Default Enter Sequence*/
	host_comm_rx_fsm_enter(handle);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff fd22 	bl	80016b8 <host_comm_rx_fsm_enter>
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <host_comm_rx_fsm_time_event_update>:
	bool result = (handle->state > st_comm_rx_invalid && handle->state < st_comm_rx_last)? true : false;
	return result;
}

void host_comm_rx_fsm_time_event_update(host_comm_rx_fsm_t *handle)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
	time_event_t *time_event = (time_event_t *)&handle->event.time;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3308      	adds	r3, #8
 8001c88:	60fb      	str	r3, [r7, #12]
	for (int tev_idx = 0; tev_idx < sizeof(handle->event.time) / sizeof(time_event_t); tev_idx++)
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60bb      	str	r3, [r7, #8]
 8001c8e:	e008      	b.n	8001ca2 <host_comm_rx_fsm_time_event_update+0x26>
	{
		time_event_update(time_event);
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f7ff fbc7 	bl	8001424 <time_event_update>
		time_event++;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	3308      	adds	r3, #8
 8001c9a:	60fb      	str	r3, [r7, #12]
	for (int tev_idx = 0; tev_idx < sizeof(handle->event.time) / sizeof(time_event_t); tev_idx++)
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d9f3      	bls.n	8001c90 <host_comm_rx_fsm_time_event_update+0x14>
	}
}
 8001ca8:	bf00      	nop
 8001caa:	bf00      	nop
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
	...

08001cb4 <host_comm_rx_fsm_run>:

void host_comm_rx_fsm_run(host_comm_rx_fsm_t *handle)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
	switch (handle->state)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	2b04      	cmp	r3, #4
 8001cc4:	d825      	bhi.n	8001d12 <host_comm_rx_fsm_run+0x5e>
 8001cc6:	a201      	add	r2, pc, #4	; (adr r2, 8001ccc <host_comm_rx_fsm_run+0x18>)
 8001cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ccc:	08001ce1 	.word	0x08001ce1
 8001cd0:	08001ceb 	.word	0x08001ceb
 8001cd4:	08001cf5 	.word	0x08001cf5
 8001cd8:	08001cff 	.word	0x08001cff
 8001cdc:	08001d09 	.word	0x08001d09
	{
	case st_comm_rx_preamble_proc:          preamble_proc_on_react(handle, true);          break;
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff fd5e 	bl	80017a4 <preamble_proc_on_react>
 8001ce8:	e014      	b.n	8001d14 <host_comm_rx_fsm_run+0x60>
	case st_comm_rx_header_proc:            header_proc_on_react(handle, true);            break;
 8001cea:	2101      	movs	r1, #1
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f7ff fdc9 	bl	8001884 <header_proc_on_react>
 8001cf2:	e00f      	b.n	8001d14 <host_comm_rx_fsm_run+0x60>
	case st_comm_rx_payload_proc:           payload_proc_on_react(handle, true);           break;
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f7ff fe64 	bl	80019c4 <payload_proc_on_react>
 8001cfc:	e00a      	b.n	8001d14 <host_comm_rx_fsm_run+0x60>
	case st_comm_rx_crc_and_postamble_proc: crc_and_postamble_proc_on_react(handle, true); break;
 8001cfe:	2101      	movs	r1, #1
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f7ff ff07 	bl	8001b14 <crc_and_postamble_proc_on_react>
 8001d06:	e005      	b.n	8001d14 <host_comm_rx_fsm_run+0x60>
	case st_comm_rx_packet_ready:           packet_ready_on_react(handle, true);           break;
 8001d08:	2101      	movs	r1, #1
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f7ff ff6f 	bl	8001bee <packet_ready_on_react>
 8001d10:	e000      	b.n	8001d14 <host_comm_rx_fsm_run+0x60>

	default:
		break;
 8001d12:	bf00      	nop
	}
}
 8001d14:	bf00      	nop
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <clear_events>:

/*Static methods of the finite state machine*/
static uint8_t tx_send_packet(host_comm_tx_fsm_t *handle);

static void clear_events(host_comm_tx_fsm_t* handle)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
    handle->event.internal = ev_int_comm_tx_invalid;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	711a      	strb	r2, [r3, #4]
    handle->event.external = ev_ext_comm_tx_invalid;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	715a      	strb	r2, [r3, #5]
    time_event_stop(&handle->event.time.ack_timeout);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3308      	adds	r3, #8
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff fb55 	bl	80013e4 <time_event_stop>
}
 8001d3a:	bf00      	nop
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <host_comm_tx_fsm_set_next_state>:


static void host_comm_tx_fsm_set_next_state(host_comm_tx_fsm_t *handle, host_comm_tx_states_t next_state)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b082      	sub	sp, #8
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	70fb      	strb	r3, [r7, #3]
	handle->state = next_state;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	78fa      	ldrb	r2, [r7, #3]
 8001d52:	701a      	strb	r2, [r3, #0]
    clear_events(handle);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f7ff ffe1 	bl	8001d1c <clear_events>
}
 8001d5a:	bf00      	nop
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <host_comm_tx_fsm_init>:

void host_comm_tx_fsm_init(host_comm_tx_fsm_t* handle)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b082      	sub	sp, #8
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
    /*Init interface*/
    host_comm_tx_queue_init();
 8001d6a:	f000 fa5f 	bl	800222c <host_comm_tx_queue_init>
    memset((uint8_t*)&handle->iface.request.packet, 0, sizeof(packet_data_t));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3314      	adds	r3, #20
 8001d72:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d76:	2100      	movs	r1, #0
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f002 fdd7 	bl	800492c <memset>

    /*Clear events */
    clear_events(handle);
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f7ff ffcc 	bl	8001d1c <clear_events>

    /*defaut enter sequence */
    enter_seq_poll_pending_transfers(handle);
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 f805 	bl	8001d94 <enter_seq_poll_pending_transfers>
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
	...

08001d94 <enter_seq_poll_pending_transfers>:

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

static void enter_seq_poll_pending_transfers(host_comm_tx_fsm_t *handle)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
	host_comm_tx_dbg("enter seq \t[ poll_pending_transfers ]\n");
 8001d9c:	4806      	ldr	r0, [pc, #24]	; (8001db8 <enter_seq_poll_pending_transfers+0x24>)
 8001d9e:	f003 fcc1 	bl	8005724 <puts>
	host_comm_tx_fsm_set_next_state(handle, st_comm_tx_poll_pending_transfer);
 8001da2:	2101      	movs	r1, #1
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f7ff ffcc 	bl	8001d42 <host_comm_tx_fsm_set_next_state>
    handle->iface.retry_cnt = 0;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	741a      	strb	r2, [r3, #16]
}
 8001db0:	bf00      	nop
 8001db2:	3708      	adds	r7, #8
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	08007470 	.word	0x08007470

08001dbc <during_action_poll_pending_transfers>:


static void during_action_poll_pending_transfers(host_comm_tx_fsm_t *handle)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
    if(host_comm_tx_queue_get_pending_transfers())
 8001dc4:	f000 fa46 	bl	8002254 <host_comm_tx_queue_get_pending_transfers>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d005      	beq.n	8001dda <during_action_poll_pending_transfers+0x1e>
    {
        handle->event.internal = ev_int_comm_tx_pending_packet;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	711a      	strb	r2, [r3, #4]
        host_comm_tx_dbg("int event \t[ pending_packet ]\n");
 8001dd4:	4803      	ldr	r0, [pc, #12]	; (8001de4 <during_action_poll_pending_transfers+0x28>)
 8001dd6:	f003 fca5 	bl	8005724 <puts>
    }
}
 8001dda:	bf00      	nop
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	080074a4 	.word	0x080074a4

08001de8 <exit_action_poll_pending_transfers>:


static void exit_action_poll_pending_transfers(host_comm_tx_fsm_t *handle)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
    /*Read packet to transfer */
    host_comm_tx_queue_read_request(&handle->iface.request);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3312      	adds	r3, #18
 8001df4:	4618      	mov	r0, r3
 8001df6:	f000 fa8d 	bl	8002314 <host_comm_tx_queue_read_request>
}
 8001dfa:	bf00      	nop
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <poll_pending_transfers_on_react>:


static bool poll_pending_transfers_on_react(host_comm_tx_fsm_t *handle, const bool try_transition)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b084      	sub	sp, #16
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	70fb      	strb	r3, [r7, #3]
	/* The reactions of state 'check preamble' */
	bool did_transition = try_transition;
 8001e0e:	78fb      	ldrb	r3, [r7, #3]
 8001e10:	73fb      	strb	r3, [r7, #15]

	if (try_transition == true)
 8001e12:	78fb      	ldrb	r3, [r7, #3]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d00c      	beq.n	8001e32 <poll_pending_transfers_on_react+0x30>
	{
		if (handle->event.internal == ev_int_comm_tx_pending_packet)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	791b      	ldrb	r3, [r3, #4]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d106      	bne.n	8001e2e <poll_pending_transfers_on_react+0x2c>
		{
            /*Exit action */
            exit_action_poll_pending_transfers(handle);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f7ff ffe1 	bl	8001de8 <exit_action_poll_pending_transfers>
			/*Enter sequence */
			enter_seq_transmit_packet(handle);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 f812 	bl	8001e50 <enter_seq_transmit_packet>
 8001e2c:	e001      	b.n	8001e32 <poll_pending_transfers_on_react+0x30>
		}
		else
			did_transition = false;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	73fb      	strb	r3, [r7, #15]
	}
	if ((did_transition) == (false))
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
 8001e34:	f083 0301 	eor.w	r3, r3, #1
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d002      	beq.n	8001e44 <poll_pending_transfers_on_react+0x42>
	{
		/*during action*/
		during_action_poll_pending_transfers(handle);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f7ff ffbc 	bl	8001dbc <during_action_poll_pending_transfers>
	}
	return did_transition;
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
	...

08001e50 <enter_seq_transmit_packet>:

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
static void enter_seq_transmit_packet(host_comm_tx_fsm_t *handle)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
	host_comm_tx_dbg("enter seq \t[ transmit_packet ]\n");
 8001e58:	4806      	ldr	r0, [pc, #24]	; (8001e74 <enter_seq_transmit_packet+0x24>)
 8001e5a:	f003 fc63 	bl	8005724 <puts>
	host_comm_tx_fsm_set_next_state(handle, st_comm_tx_transmit_packet);
 8001e5e:	2102      	movs	r1, #2
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff ff6e 	bl	8001d42 <host_comm_tx_fsm_set_next_state>
    entry_action_transmit_packet(handle);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f000 f806 	bl	8001e78 <entry_action_transmit_packet>
}
 8001e6c:	bf00      	nop
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	080074d0 	.word	0x080074d0

08001e78 <entry_action_transmit_packet>:

static void entry_action_transmit_packet(host_comm_tx_fsm_t *handle)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
    if(handle->iface.request.ack_expected == true)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d009      	beq.n	8001e9e <entry_action_transmit_packet+0x26>
    {
        time_event_start(&handle->event.time.ack_timeout, MAX_ACK_TIMEOUT_MS);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	3308      	adds	r3, #8
 8001e8e:	2132      	movs	r1, #50	; 0x32
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff fa85 	bl	80013a0 <time_event_start>
        host_comm_tx_dbg("time event \t[ ack resp time start ]\n");
 8001e96:	4808      	ldr	r0, [pc, #32]	; (8001eb8 <entry_action_transmit_packet+0x40>)
 8001e98:	f003 fc44 	bl	8005724 <puts>
 8001e9c:	e005      	b.n	8001eaa <entry_action_transmit_packet+0x32>
    }
    else
    {
        handle->event.internal = ev_int_comm_tx_no_ack_expected;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2202      	movs	r2, #2
 8001ea2:	711a      	strb	r2, [r3, #4]
        host_comm_tx_dbg("int event \t[ ack no expected ]\n");
 8001ea4:	4805      	ldr	r0, [pc, #20]	; (8001ebc <entry_action_transmit_packet+0x44>)
 8001ea6:	f003 fc3d 	bl	8005724 <puts>
    }
    tx_send_packet(handle);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f000 f8a8 	bl	8002000 <tx_send_packet>
}
 8001eb0:	bf00      	nop
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	08007500 	.word	0x08007500
 8001ebc:	08007534 	.word	0x08007534

08001ec0 <exit_action_transmit_packet>:

static void exit_action_transmit_packet(host_comm_tx_fsm_t *handle)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
    time_event_stop(&handle->event.time.ack_timeout);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	3308      	adds	r3, #8
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff fa89 	bl	80013e4 <time_event_stop>
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
	...

08001edc <transmit_packet_on_react>:


static bool transmit_packet_on_react(host_comm_tx_fsm_t *handle, const bool try_transition)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	70fb      	strb	r3, [r7, #3]
    /* The reactions of state 'check preamble' */
    bool did_transition = try_transition;
 8001ee8:	78fb      	ldrb	r3, [r7, #3]
 8001eea:	73fb      	strb	r3, [r7, #15]

    if (try_transition == true)
 8001eec:	78fb      	ldrb	r3, [r7, #3]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d04d      	beq.n	8001f8e <transmit_packet_on_react+0xb2>
    {
        if ((handle->event.external == ev_ext_comm_tx_ack_received) |
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	795b      	ldrb	r3, [r3, #5]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	bf0c      	ite	eq
 8001efa:	2301      	moveq	r3, #1
 8001efc:	2300      	movne	r3, #0
 8001efe:	b2da      	uxtb	r2, r3
            (handle->event.internal == ev_int_comm_tx_no_ack_expected))
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	791b      	ldrb	r3, [r3, #4]
        if ((handle->event.external == ev_ext_comm_tx_ack_received) |
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	bf0c      	ite	eq
 8001f08:	2301      	moveq	r3, #1
 8001f0a:	2300      	movne	r3, #0
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d006      	beq.n	8001f24 <transmit_packet_on_react+0x48>
        {
            exit_action_transmit_packet(handle);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f7ff ffd2 	bl	8001ec0 <exit_action_transmit_packet>
            enter_seq_poll_pending_transfers(handle);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f7ff ff39 	bl	8001d94 <enter_seq_poll_pending_transfers>
 8001f22:	e034      	b.n	8001f8e <transmit_packet_on_react+0xb2>
        }

        else if(handle->event.external == ev_ext_comm_tx_nack_received)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	795b      	ldrb	r3, [r3, #5]
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d106      	bne.n	8001f3a <transmit_packet_on_react+0x5e>
        {
            exit_action_transmit_packet(handle);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f7ff ffc7 	bl	8001ec0 <exit_action_transmit_packet>
            enter_seq_transmit_packet(handle);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff ff8c 	bl	8001e50 <enter_seq_transmit_packet>
 8001f38:	e029      	b.n	8001f8e <transmit_packet_on_react+0xb2>
        }

        else if (time_event_is_raised(&handle->event.time.ack_timeout) == true)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	3308      	adds	r3, #8
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff fa8c 	bl	800145c <time_event_is_raised>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d01f      	beq.n	8001f8a <transmit_packet_on_react+0xae>
        {
            exit_action_transmit_packet(handle);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7ff ffb8 	bl	8001ec0 <exit_action_transmit_packet>
            host_comm_tx_dbg("time event \t[ ack resp timeout ]\n");
 8001f50:	4811      	ldr	r0, [pc, #68]	; (8001f98 <transmit_packet_on_react+0xbc>)
 8001f52:	f003 fbe7 	bl	8005724 <puts>
            host_comm_tx_dbg("tx retry\t : #%d\n",handle->iface.retry_cnt);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	7c1b      	ldrb	r3, [r3, #16]
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	480f      	ldr	r0, [pc, #60]	; (8001f9c <transmit_packet_on_react+0xc0>)
 8001f5e:	f003 fb5b 	bl	8005618 <iprintf>

            /*Enter sequence */
            if (handle->iface.retry_cnt++ >= MAX_NUM_OF_TRANSFER_RETRIES)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	7c1b      	ldrb	r3, [r3, #16]
 8001f66:	1c5a      	adds	r2, r3, #1
 8001f68:	b2d1      	uxtb	r1, r2
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	7411      	strb	r1, [r2, #16]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d907      	bls.n	8001f82 <transmit_packet_on_react+0xa6>
            {
                host_comm_tx_dbg("guard \t[ max tx retries ->%d]\n", MAX_NUM_OF_TRANSFER_RETRIES);
 8001f72:	2102      	movs	r1, #2
 8001f74:	480a      	ldr	r0, [pc, #40]	; (8001fa0 <transmit_packet_on_react+0xc4>)
 8001f76:	f003 fb4f 	bl	8005618 <iprintf>
                enter_seq_poll_pending_transfers(handle);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7ff ff0a 	bl	8001d94 <enter_seq_poll_pending_transfers>
 8001f80:	e005      	b.n	8001f8e <transmit_packet_on_react+0xb2>
            }
            else
                enter_seq_transmit_packet(handle);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f7ff ff64 	bl	8001e50 <enter_seq_transmit_packet>
 8001f88:	e001      	b.n	8001f8e <transmit_packet_on_react+0xb2>
        }

        else
            did_transition = false;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	73fb      	strb	r3, [r7, #15]
    }
    if ((did_transition) == (false))
    {
        
    }
    return did_transition;
 8001f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3710      	adds	r7, #16
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	08007564 	.word	0x08007564
 8001f9c:	08007594 	.word	0x08007594
 8001fa0:	080075b4 	.word	0x080075b4

08001fa4 <crc32_accumulate>:

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void crc32_accumulate(uint32_t *buff, size_t len, uint32_t *crc_value)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b087      	sub	sp, #28
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
    int i = 0;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]
    uint32_t crc = *crc_value ^ buff[i];
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	68f9      	ldr	r1, [r7, #12]
 8001fbe:	440b      	add	r3, r1
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4053      	eors	r3, r2
 8001fc4:	613b      	str	r3, [r7, #16]
    for (i = 0; i < len - 1; i++)
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
 8001fca:	e00b      	b.n	8001fe4 <crc32_accumulate+0x40>
        crc ^= buff[i + 1];
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	4053      	eors	r3, r2
 8001fdc:	613b      	str	r3, [r7, #16]
    for (i = 0; i < len - 1; i++)
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	617b      	str	r3, [r7, #20]
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	1e5a      	subs	r2, r3, #1
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d8ee      	bhi.n	8001fcc <crc32_accumulate+0x28>

    *crc_value = crc;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	601a      	str	r2, [r3, #0]
}
 8001ff4:	bf00      	nop
 8001ff6:	371c      	adds	r7, #28
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <tx_send_packet>:
 * @param host_comm 
 * @param packet 
 * @return uint8_t 
 */
static uint8_t tx_send_packet(host_comm_tx_fsm_t *handle)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
   /* packet index to write bytes  */
    uint32_t crc = 0;
 8002008:	2300      	movs	r3, #0
 800200a:	60bb      	str	r3, [r7, #8]

    packet_data_t *packet = &handle->iface.request.packet;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3314      	adds	r3, #20
 8002010:	60fb      	str	r3, [r7, #12]

    /* Transmit preamble */
    if (!uart_transmit_it((uint8_t *)&protocol_preamble.bit, PREAMBLE_SIZE_BYTES))
 8002012:	2104      	movs	r1, #4
 8002014:	4826      	ldr	r0, [pc, #152]	; (80020b0 <tx_send_packet+0xb0>)
 8002016:	f7ff fabd 	bl	8001594 <uart_transmit_it>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <tx_send_packet+0x24>
        return 0;
 8002020:	2300      	movs	r3, #0
 8002022:	e041      	b.n	80020a8 <tx_send_packet+0xa8>

    /* Start CRC calculation*/
    crc32_accumulate((uint8_t *)&packet->header, HEADER_SIZE_BYTES, &crc);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f107 0208 	add.w	r2, r7, #8
 800202a:	2104      	movs	r1, #4
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff ffb9 	bl	8001fa4 <crc32_accumulate>

    /* Transmit Header */
    if (!uart_transmit_it((uint8_t *)&packet->header, HEADER_SIZE_BYTES))
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2104      	movs	r1, #4
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff faac 	bl	8001594 <uart_transmit_it>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <tx_send_packet+0x46>
        return 0;
 8002042:	2300      	movs	r3, #0
 8002044:	e030      	b.n	80020a8 <tx_send_packet+0xa8>

    /* If Payload  */
    if (packet->header.payload_len)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	885b      	ldrh	r3, [r3, #2]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d017      	beq.n	800207e <tx_send_packet+0x7e>
    {
        /*update CRC*/
        crc32_accumulate((uint8_t *)&packet->payload, packet->header.payload_len, &crc);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	1d18      	adds	r0, r3, #4
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	885b      	ldrh	r3, [r3, #2]
 8002056:	4619      	mov	r1, r3
 8002058:	f107 0308 	add.w	r3, r7, #8
 800205c:	461a      	mov	r2, r3
 800205e:	f7ff ffa1 	bl	8001fa4 <crc32_accumulate>

        /*Transmit payload*/
        if (!uart_transmit_it((uint8_t *)&packet->payload, packet->header.payload_len))
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	1d1a      	adds	r2, r3, #4
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	885b      	ldrh	r3, [r3, #2]
 800206a:	b2db      	uxtb	r3, r3
 800206c:	4619      	mov	r1, r3
 800206e:	4610      	mov	r0, r2
 8002070:	f7ff fa90 	bl	8001594 <uart_transmit_it>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d101      	bne.n	800207e <tx_send_packet+0x7e>
            return 0;
 800207a:	2300      	movs	r3, #0
 800207c:	e014      	b.n	80020a8 <tx_send_packet+0xa8>
    }

    /*Transmit CRC*/
    if (!uart_transmit_it((uint8_t *)&crc, CRC_SIZE_BYTES))
 800207e:	f107 0308 	add.w	r3, r7, #8
 8002082:	2104      	movs	r1, #4
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fa85 	bl	8001594 <uart_transmit_it>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d101      	bne.n	8002094 <tx_send_packet+0x94>
        return 0;
 8002090:	2300      	movs	r3, #0
 8002092:	e009      	b.n	80020a8 <tx_send_packet+0xa8>

    /*Transmit Postamble*/
    if (!uart_transmit_it((uint8_t *)&protocol_postamble.bit, POSTAMBLE_SIZE_BYTES))
 8002094:	2104      	movs	r1, #4
 8002096:	4807      	ldr	r0, [pc, #28]	; (80020b4 <tx_send_packet+0xb4>)
 8002098:	f7ff fa7c 	bl	8001594 <uart_transmit_it>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <tx_send_packet+0xa6>
        return 0;
 80020a2:	2300      	movs	r3, #0
 80020a4:	e000      	b.n	80020a8 <tx_send_packet+0xa8>

    return 1;
 80020a6:	2301      	movs	r3, #1
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3710      	adds	r7, #16
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	08007cb8 	.word	0x08007cb8
 80020b4:	08007cbc 	.word	0x08007cbc

080020b8 <host_comm_tx_fsm_write_dbg_msg>:



uint8_t host_comm_tx_fsm_write_dbg_msg(host_comm_tx_fsm_t *handle, char *dbg_msg, bool ack_expected)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b0c6      	sub	sp, #280	; 0x118
 80020bc:	af00      	add	r7, sp, #0
 80020be:	f107 030c 	add.w	r3, r7, #12
 80020c2:	6018      	str	r0, [r3, #0]
 80020c4:	f107 0308 	add.w	r3, r7, #8
 80020c8:	6019      	str	r1, [r3, #0]
 80020ca:	1dfb      	adds	r3, r7, #7
 80020cc:	701a      	strb	r2, [r3, #0]
	/* Check frame identifier */
	if (dbg_msg != NULL)
 80020ce:	f107 0308 	add.w	r3, r7, #8
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d03b      	beq.n	8002150 <host_comm_tx_fsm_write_dbg_msg+0x98>
	{
		/*form header*/
		tx_request_t request;
        request.ack_expected = ack_expected;
 80020d8:	f107 0310 	add.w	r3, r7, #16
 80020dc:	1dfa      	adds	r2, r7, #7
 80020de:	7812      	ldrb	r2, [r2, #0]
 80020e0:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
        request.src = TX_SRC_FW_USER;
 80020e4:	f107 0310 	add.w	r3, r7, #16
 80020e8:	2202      	movs	r2, #2
 80020ea:	701a      	strb	r2, [r3, #0]
		request.packet.header.dir = TARGET_TO_HOST_DIR;
 80020ec:	f107 0310 	add.w	r3, r7, #16
 80020f0:	22aa      	movs	r2, #170	; 0xaa
 80020f2:	70da      	strb	r2, [r3, #3]
		request.packet.header.type.evt = TARGET_TO_HOST_EVT_PRINT_DBG_MSG;
 80020f4:	f107 0310 	add.w	r3, r7, #16
 80020f8:	2258      	movs	r2, #88	; 0x58
 80020fa:	709a      	strb	r2, [r3, #2]
		request.packet.header.payload_len = strlen(dbg_msg);
 80020fc:	f107 0308 	add.w	r3, r7, #8
 8002100:	6818      	ldr	r0, [r3, #0]
 8002102:	f7fe f86d 	bl	80001e0 <strlen>
 8002106:	4603      	mov	r3, r0
 8002108:	b29a      	uxth	r2, r3
 800210a:	f107 0310 	add.w	r3, r7, #16
 800210e:	809a      	strh	r2, [r3, #4]

		/*copy dbg message to payload*/
        if((request.packet.header.payload_len > 0) && (request.packet.header.payload_len < MAX_PAYLOAD_SIZE))
 8002110:	f107 0310 	add.w	r3, r7, #16
 8002114:	889b      	ldrh	r3, [r3, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d018      	beq.n	800214c <host_comm_tx_fsm_write_dbg_msg+0x94>
 800211a:	f107 0310 	add.w	r3, r7, #16
 800211e:	889b      	ldrh	r3, [r3, #4]
 8002120:	2bff      	cmp	r3, #255	; 0xff
 8002122:	d813      	bhi.n	800214c <host_comm_tx_fsm_write_dbg_msg+0x94>
		    memcpy((uint8_t*)&request.packet.payload, dbg_msg, request.packet.header.payload_len);
 8002124:	f107 0310 	add.w	r3, r7, #16
 8002128:	889b      	ldrh	r3, [r3, #4]
 800212a:	4619      	mov	r1, r3
 800212c:	f107 0308 	add.w	r3, r7, #8
 8002130:	f107 0210 	add.w	r2, r7, #16
 8002134:	1d90      	adds	r0, r2, #6
 8002136:	460a      	mov	r2, r1
 8002138:	6819      	ldr	r1, [r3, #0]
 800213a:	f002 fbe9 	bl	8004910 <memcpy>
        else
            return 0;

		/*Write Data*/
        //print_buff_hex((uint8_t*)&request.packet, HEADER_SIZE_BYTES + request.packet.header.payload_len);
        return host_comm_tx_queue_write_request(&request);
 800213e:	f107 0310 	add.w	r3, r7, #16
 8002142:	4618      	mov	r0, r3
 8002144:	f000 f892 	bl	800226c <host_comm_tx_queue_write_request>
 8002148:	4603      	mov	r3, r0
 800214a:	e002      	b.n	8002152 <host_comm_tx_fsm_write_dbg_msg+0x9a>
            return 0;
 800214c:	2300      	movs	r3, #0
 800214e:	e000      	b.n	8002152 <host_comm_tx_fsm_write_dbg_msg+0x9a>
	}

	return 0;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}

0800215c <host_comm_tx_fsm_send_packet_no_payload>:

uint8_t host_comm_tx_fsm_send_packet_no_payload(host_comm_tx_fsm_t *handle, uint8_t type, bool ack_expected)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b0c4      	sub	sp, #272	; 0x110
 8002160:	af00      	add	r7, sp, #0
 8002162:	1d3b      	adds	r3, r7, #4
 8002164:	6018      	str	r0, [r3, #0]
 8002166:	4608      	mov	r0, r1
 8002168:	4611      	mov	r1, r2
 800216a:	1cfb      	adds	r3, r7, #3
 800216c:	4602      	mov	r2, r0
 800216e:	701a      	strb	r2, [r3, #0]
 8002170:	1cbb      	adds	r3, r7, #2
 8002172:	460a      	mov	r2, r1
 8002174:	701a      	strb	r2, [r3, #0]
    /*form header*/
    tx_request_t request = 
 8002176:	f107 0308 	add.w	r3, r7, #8
 800217a:	4618      	mov	r0, r3
 800217c:	f44f 7384 	mov.w	r3, #264	; 0x108
 8002180:	461a      	mov	r2, r3
 8002182:	2100      	movs	r1, #0
 8002184:	f002 fbd2 	bl	800492c <memset>
 8002188:	f107 0308 	add.w	r3, r7, #8
 800218c:	2203      	movs	r2, #3
 800218e:	701a      	strb	r2, [r3, #0]
 8002190:	f107 0308 	add.w	r3, r7, #8
 8002194:	1cfa      	adds	r2, r7, #3
 8002196:	7812      	ldrb	r2, [r2, #0]
 8002198:	709a      	strb	r2, [r3, #2]
 800219a:	f107 0308 	add.w	r3, r7, #8
 800219e:	22aa      	movs	r2, #170	; 0xaa
 80021a0:	70da      	strb	r2, [r3, #3]
 80021a2:	f107 0308 	add.w	r3, r7, #8
 80021a6:	1cba      	adds	r2, r7, #2
 80021a8:	7812      	ldrb	r2, [r2, #0]
 80021aa:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
        .packet.header.type.res = type,
        .packet.header.payload_len = 0,
    };

    /*Write Data*/
    return host_comm_tx_queue_write_request(&request);
 80021ae:	f107 0308 	add.w	r3, r7, #8
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 f85a 	bl	800226c <host_comm_tx_queue_write_request>
 80021b8:	4603      	mov	r3, r0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <host_comm_tx_fsm_time_event_update>:

void host_comm_tx_fsm_time_event_update(host_comm_tx_fsm_t *handle)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
	time_event_t *time_event = (time_event_t *)&handle->event.time;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	3308      	adds	r3, #8
 80021d0:	60fb      	str	r3, [r7, #12]
	for (int tev_idx = 0; tev_idx < sizeof(handle->event.time) / sizeof(time_event_t); tev_idx++)
 80021d2:	2300      	movs	r3, #0
 80021d4:	60bb      	str	r3, [r7, #8]
 80021d6:	e008      	b.n	80021ea <host_comm_tx_fsm_time_event_update+0x26>
	{
		time_event_update(time_event);
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f7ff f923 	bl	8001424 <time_event_update>
		time_event++;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	3308      	adds	r3, #8
 80021e2:	60fb      	str	r3, [r7, #12]
	for (int tev_idx = 0; tev_idx < sizeof(handle->event.time) / sizeof(time_event_t); tev_idx++)
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	3301      	adds	r3, #1
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d0f3      	beq.n	80021d8 <host_comm_tx_fsm_time_event_update+0x14>
	}
}
 80021f0:	bf00      	nop
 80021f2:	bf00      	nop
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <host_comm_tx_fsm_run>:

void host_comm_tx_fsm_run(host_comm_tx_fsm_t *handle)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
    switch (handle->state)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d002      	beq.n	8002210 <host_comm_tx_fsm_run+0x16>
 800220a:	2b02      	cmp	r3, #2
 800220c:	d005      	beq.n	800221a <host_comm_tx_fsm_run+0x20>
    {
    case st_comm_tx_poll_pending_transfer: poll_pending_transfers_on_react(handle, true); break;
    case st_comm_tx_transmit_packet:       transmit_packet_on_react(handle, true);         break;
    default: break;
 800220e:	e009      	b.n	8002224 <host_comm_tx_fsm_run+0x2a>
    case st_comm_tx_poll_pending_transfer: poll_pending_transfers_on_react(handle, true); break;
 8002210:	2101      	movs	r1, #1
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f7ff fdf5 	bl	8001e02 <poll_pending_transfers_on_react>
 8002218:	e004      	b.n	8002224 <host_comm_tx_fsm_run+0x2a>
    case st_comm_tx_transmit_packet:       transmit_packet_on_react(handle, true);         break;
 800221a:	2101      	movs	r1, #1
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f7ff fe5d 	bl	8001edc <transmit_packet_on_react>
 8002222:	bf00      	nop
    }
}
 8002224:	bf00      	nop
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <host_comm_tx_queue_init>:

static host_comm_tx_queue_t tx_queue;


void host_comm_tx_queue_init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
    tx_queue.cb = circular_buff_init(tx_queue.buffer, TX_QUEUE_BUFF_SIZE);
 8002230:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002234:	4805      	ldr	r0, [pc, #20]	; (800224c <host_comm_tx_queue_init+0x20>)
 8002236:	f7fe fec7 	bl	8000fc8 <circular_buff_init>
 800223a:	4603      	mov	r3, r0
 800223c:	4a04      	ldr	r2, [pc, #16]	; (8002250 <host_comm_tx_queue_init+0x24>)
 800223e:	6053      	str	r3, [r2, #4]
    tx_queue.packet_cnt = 0;
 8002240:	4b03      	ldr	r3, [pc, #12]	; (8002250 <host_comm_tx_queue_init+0x24>)
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000670 	.word	0x20000670
 8002250:	20000668 	.word	0x20000668

08002254 <host_comm_tx_queue_get_pending_transfers>:

size_t host_comm_tx_queue_get_pending_transfers(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
    return tx_queue.packet_cnt;
 8002258:	4b03      	ldr	r3, [pc, #12]	; (8002268 <host_comm_tx_queue_get_pending_transfers+0x14>)
 800225a:	681b      	ldr	r3, [r3, #0]
}
 800225c:	4618      	mov	r0, r3
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	20000668 	.word	0x20000668

0800226c <host_comm_tx_queue_write_request>:

uint8_t host_comm_tx_queue_write_request(tx_request_t *tx_request)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
    /* Temporal variable to check free space needed to write packet in tx queue */
    uint8_t packet_data_len = HEADER_SIZE_BYTES + tx_request->packet.header.payload_len;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	889b      	ldrh	r3, [r3, #4]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	3304      	adds	r3, #4
 800227c:	73fb      	strb	r3, [r7, #15]

    if (circular_buff_get_free_space(tx_queue.cb) > packet_data_len + 1) //include byte for req src 
 800227e:	4b21      	ldr	r3, [pc, #132]	; (8002304 <host_comm_tx_queue_write_request+0x98>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	4618      	mov	r0, r3
 8002284:	f7fe ff3a 	bl	80010fc <circular_buff_get_free_space>
 8002288:	4602      	mov	r2, r0
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	3301      	adds	r3, #1
 800228e:	429a      	cmp	r2, r3
 8002290:	d92f      	bls.n	80022f2 <host_comm_tx_queue_write_request+0x86>
    {
        circular_buff_put(tx_queue.cb, (uint8_t)tx_request->src);
 8002292:	4b1c      	ldr	r3, [pc, #112]	; (8002304 <host_comm_tx_queue_write_request+0x98>)
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	4619      	mov	r1, r3
 800229c:	4610      	mov	r0, r2
 800229e:	f7fe ff4b 	bl	8001138 <circular_buff_put>
        circular_buff_put(tx_queue.cb, (uint8_t)tx_request->ack_expected);
 80022a2:	4b18      	ldr	r3, [pc, #96]	; (8002304 <host_comm_tx_queue_write_request+0x98>)
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 80022ac:	4619      	mov	r1, r3
 80022ae:	4610      	mov	r0, r2
 80022b0:	f7fe ff42 	bl	8001138 <circular_buff_put>
        circular_buff_write(tx_queue.cb, (uint8_t *)&tx_request->packet, packet_data_len);
 80022b4:	4b13      	ldr	r3, [pc, #76]	; (8002304 <host_comm_tx_queue_write_request+0x98>)
 80022b6:	6858      	ldr	r0, [r3, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3302      	adds	r3, #2
 80022bc:	7bfa      	ldrb	r2, [r7, #15]
 80022be:	4619      	mov	r1, r3
 80022c0:	f7fe ff98 	bl	80011f4 <circular_buff_write>
        tx_queue.packet_cnt++;
 80022c4:	4b0f      	ldr	r3, [pc, #60]	; (8002304 <host_comm_tx_queue_write_request+0x98>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	3301      	adds	r3, #1
 80022ca:	4a0e      	ldr	r2, [pc, #56]	; (8002304 <host_comm_tx_queue_write_request+0x98>)
 80022cc:	6013      	str	r3, [r2, #0]

        hdx_comm_dbg_message("pending packet counter [%d]\r\n", tx_queue.packet_cnt);
 80022ce:	4b0d      	ldr	r3, [pc, #52]	; (8002304 <host_comm_tx_queue_write_request+0x98>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4619      	mov	r1, r3
 80022d4:	480c      	ldr	r0, [pc, #48]	; (8002308 <host_comm_tx_queue_write_request+0x9c>)
 80022d6:	f003 f99f 	bl	8005618 <iprintf>
        hdx_comm_dbg_message("free space in queue [%d] bytes\r\n", circular_buff_get_free_space(tx_queue.cb));
 80022da:	4b0a      	ldr	r3, [pc, #40]	; (8002304 <host_comm_tx_queue_write_request+0x98>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	4618      	mov	r0, r3
 80022e0:	f7fe ff0c 	bl	80010fc <circular_buff_get_free_space>
 80022e4:	4603      	mov	r3, r0
 80022e6:	4619      	mov	r1, r3
 80022e8:	4808      	ldr	r0, [pc, #32]	; (800230c <host_comm_tx_queue_write_request+0xa0>)
 80022ea:	f003 f995 	bl	8005618 <iprintf>

        return 1;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e003      	b.n	80022fa <host_comm_tx_queue_write_request+0x8e>
    }
    else
    {
        hdx_comm_dbg_message("not enough space in tx queue ");
 80022f2:	4807      	ldr	r0, [pc, #28]	; (8002310 <host_comm_tx_queue_write_request+0xa4>)
 80022f4:	f003 f990 	bl	8005618 <iprintf>
        return 0;
 80022f8:	2300      	movs	r3, #0
    }
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3710      	adds	r7, #16
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	20000668 	.word	0x20000668
 8002308:	0800763c 	.word	0x0800763c
 800230c:	08007664 	.word	0x08007664
 8002310:	08007690 	.word	0x08007690

08002314 <host_comm_tx_queue_read_request>:


uint8_t host_comm_tx_queue_read_request(tx_request_t *tx_request)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
    if (tx_queue.packet_cnt > 0)
 800231c:	4b19      	ldr	r3, [pc, #100]	; (8002384 <host_comm_tx_queue_read_request+0x70>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d027      	beq.n	8002374 <host_comm_tx_queue_read_request+0x60>
    {
        circular_buff_get(tx_queue.cb, (uint8_t *)&tx_request->src);
 8002324:	4b17      	ldr	r3, [pc, #92]	; (8002384 <host_comm_tx_queue_read_request+0x70>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	4611      	mov	r1, r2
 800232c:	4618      	mov	r0, r3
 800232e:	f7fe ff2b 	bl	8001188 <circular_buff_get>
        circular_buff_get(tx_queue.cb, (uint8_t *)&tx_request->ack_expected);
 8002332:	4b14      	ldr	r3, [pc, #80]	; (8002384 <host_comm_tx_queue_read_request+0x70>)
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f503 7383 	add.w	r3, r3, #262	; 0x106
 800233c:	4619      	mov	r1, r3
 800233e:	4610      	mov	r0, r2
 8002340:	f7fe ff22 	bl	8001188 <circular_buff_get>
        circular_buff_read(tx_queue.cb, (uint8_t *)&tx_request->packet.header, HEADER_SIZE_BYTES);
 8002344:	4b0f      	ldr	r3, [pc, #60]	; (8002384 <host_comm_tx_queue_read_request+0x70>)
 8002346:	6858      	ldr	r0, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	3302      	adds	r3, #2
 800234c:	2204      	movs	r2, #4
 800234e:	4619      	mov	r1, r3
 8002350:	f7fe ff90 	bl	8001274 <circular_buff_read>
        circular_buff_read(tx_queue.cb, (uint8_t *)&tx_request->packet.payload, tx_request->packet.header.payload_len);
 8002354:	4b0b      	ldr	r3, [pc, #44]	; (8002384 <host_comm_tx_queue_read_request+0x70>)
 8002356:	6858      	ldr	r0, [r3, #4]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	1d99      	adds	r1, r3, #6
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	889b      	ldrh	r3, [r3, #4]
 8002360:	461a      	mov	r2, r3
 8002362:	f7fe ff87 	bl	8001274 <circular_buff_read>
        tx_queue.packet_cnt--;
 8002366:	4b07      	ldr	r3, [pc, #28]	; (8002384 <host_comm_tx_queue_read_request+0x70>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	3b01      	subs	r3, #1
 800236c:	4a05      	ldr	r2, [pc, #20]	; (8002384 <host_comm_tx_queue_read_request+0x70>)
 800236e:	6013      	str	r3, [r2, #0]

        return 1;
 8002370:	2301      	movs	r3, #1
 8002372:	e003      	b.n	800237c <host_comm_tx_queue_read_request+0x68>
    }
    else
    {
        hdx_comm_dbg_message("error there are not pending transfers");
 8002374:	4804      	ldr	r0, [pc, #16]	; (8002388 <host_comm_tx_queue_read_request+0x74>)
 8002376:	f003 f94f 	bl	8005618 <iprintf>
        return 0;
 800237a:	2300      	movs	r3, #0
    }
}
 800237c:	4618      	mov	r0, r3
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	20000668 	.word	0x20000668
 8002388:	080076b8 	.word	0x080076b8

0800238c <protocol_check_valid_header>:

    packet_dir_t  dir;
    uint16_t payload_len;

uint8_t protocol_check_valid_header(packet_data_t *packet)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
    if (IS_HOST_TO_TARGET_CMD(packet->header.type.cmd) ||
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <protocol_check_valid_header+0x18>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	2b54      	cmp	r3, #84	; 0x54
 80023a2:	d90f      	bls.n	80023c4 <protocol_check_valid_header+0x38>
        IS_HOST_TO_TARGET_EVT(packet->header.type.evt) ||
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	781b      	ldrb	r3, [r3, #0]
    if (IS_HOST_TO_TARGET_CMD(packet->header.type.cmd) ||
 80023a8:	2b56      	cmp	r3, #86	; 0x56
 80023aa:	d903      	bls.n	80023b4 <protocol_check_valid_header+0x28>
        IS_HOST_TO_TARGET_EVT(packet->header.type.evt) ||
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2baa      	cmp	r3, #170	; 0xaa
 80023b2:	d907      	bls.n	80023c4 <protocol_check_valid_header+0x38>
        IS_HOST_TO_TARGET_RES(packet->header.type.res))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	781b      	ldrb	r3, [r3, #0]
        IS_HOST_TO_TARGET_EVT(packet->header.type.evt) ||
 80023b8:	2bac      	cmp	r3, #172	; 0xac
 80023ba:	d90d      	bls.n	80023d8 <protocol_check_valid_header+0x4c>
        IS_HOST_TO_TARGET_RES(packet->header.type.res))
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2bff      	cmp	r3, #255	; 0xff
 80023c2:	d009      	beq.n	80023d8 <protocol_check_valid_header+0x4c>
    {
        /*check payload len */
        if(packet->header.payload_len < MAX_PAYLOAD_SIZE)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	885b      	ldrh	r3, [r3, #2]
 80023c8:	2bff      	cmp	r3, #255	; 0xff
 80023ca:	d805      	bhi.n	80023d8 <protocol_check_valid_header+0x4c>
        {
            if(packet->header.dir == HOST_TO_TARGET_DIR)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	785b      	ldrb	r3, [r3, #1]
 80023d0:	2bbb      	cmp	r3, #187	; 0xbb
 80023d2:	d101      	bne.n	80023d8 <protocol_check_valid_header+0x4c>
            {
                return 1;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e000      	b.n	80023da <protocol_check_valid_header+0x4e>
            }
        }
    }

    return 0;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
	...

080023e8 <tx_comm_test_0>:
  uart_write_rx_data(buff4, 21); /*<! Noise, Nothing expected*/

}

void tx_comm_test_0(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
    /*Send Debug message with ACK response expected */
    host_comm_tx_fsm_write_dbg_msg(&host_comm_tx_handle, "This is a debug message #1, ACK expected\r\n", true);
 80023ec:	2201      	movs	r2, #1
 80023ee:	4905      	ldr	r1, [pc, #20]	; (8002404 <tx_comm_test_0+0x1c>)
 80023f0:	4805      	ldr	r0, [pc, #20]	; (8002408 <tx_comm_test_0+0x20>)
 80023f2:	f7ff fe61 	bl	80020b8 <host_comm_tx_fsm_write_dbg_msg>

    /*Send Debug message with no ACK response expected */
    host_comm_tx_fsm_write_dbg_msg(&host_comm_tx_handle, "This is a debug message #2, no ACK expected\r\n", false);
 80023f6:	2200      	movs	r2, #0
 80023f8:	4904      	ldr	r1, [pc, #16]	; (800240c <tx_comm_test_0+0x24>)
 80023fa:	4803      	ldr	r0, [pc, #12]	; (8002408 <tx_comm_test_0+0x20>)
 80023fc:	f7ff fe5c 	bl	80020b8 <host_comm_tx_fsm_write_dbg_msg>

}
 8002400:	bf00      	nop
 8002402:	bd80      	pop	{r7, pc}
 8002404:	08007ab4 	.word	0x08007ab4
 8002408:	20000be8 	.word	0x20000be8
 800240c:	08007ae0 	.word	0x08007ae0

08002410 <print_startup_message>:
#define HEARTBEAT_PERIOD_MS (200)
void heartbeat_handler(void);


void print_startup_message(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
	printf("**************************************\r\n");
 8002414:	480a      	ldr	r0, [pc, #40]	; (8002440 <print_startup_message+0x30>)
 8002416:	f003 f985 	bl	8005724 <puts>
	printf("Brief:\t LED animation GPIO FSM\r\n");
 800241a:	480a      	ldr	r0, [pc, #40]	; (8002444 <print_startup_message+0x34>)
 800241c:	f003 f982 	bl	8005724 <puts>
	printf("Author:\t Bayron Cabrera \r\n");
 8002420:	4809      	ldr	r0, [pc, #36]	; (8002448 <print_startup_message+0x38>)
 8002422:	f003 f97f 	bl	8005724 <puts>
	printf("Board:\t Nucleo F411RE \r\n");
 8002426:	4809      	ldr	r0, [pc, #36]	; (800244c <print_startup_message+0x3c>)
 8002428:	f003 f97c 	bl	8005724 <puts>
	printf("Date:\t %s\r\n", __DATE__);
 800242c:	4908      	ldr	r1, [pc, #32]	; (8002450 <print_startup_message+0x40>)
 800242e:	4809      	ldr	r0, [pc, #36]	; (8002454 <print_startup_message+0x44>)
 8002430:	f003 f8f2 	bl	8005618 <iprintf>
	printf("**************************************\r\n");
 8002434:	4802      	ldr	r0, [pc, #8]	; (8002440 <print_startup_message+0x30>)
 8002436:	f003 f975 	bl	8005724 <puts>
}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	08007b10 	.word	0x08007b10
 8002444:	08007b38 	.word	0x08007b38
 8002448:	08007b58 	.word	0x08007b58
 800244c:	08007b74 	.word	0x08007b74
 8002450:	08007b8c 	.word	0x08007b8c
 8002454:	08007b98 	.word	0x08007b98

08002458 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* MCU configuration */
  peripherals_init();
 800245c:	f000 f910 	bl	8002680 <peripherals_init>
  print_startup_message();
 8002460:	f7ff ffd6 	bl	8002410 <print_startup_message>

  /* init host tx fsm*/
  host_comm_tx_fsm_init(&host_comm_tx_handle);
 8002464:	4808      	ldr	r0, [pc, #32]	; (8002488 <main+0x30>)
 8002466:	f7ff fc7c 	bl	8001d62 <host_comm_tx_fsm_init>
  host_comm_rx_fsm_init(&host_comm_rx_handle);
 800246a:	4808      	ldr	r0, [pc, #32]	; (800248c <main+0x34>)
 800246c:	f7ff fbf0 	bl	8001c50 <host_comm_rx_fsm_init>

  /* run tdd #0*/
  tx_comm_test_0();
 8002470:	f7ff ffba 	bl	80023e8 <tx_comm_test_0>

  /* Infinite loop */
  while (1)
  {
    host_comm_tx_fsm_run(&host_comm_tx_handle);
 8002474:	4804      	ldr	r0, [pc, #16]	; (8002488 <main+0x30>)
 8002476:	f7ff fec0 	bl	80021fa <host_comm_tx_fsm_run>
    host_comm_rx_fsm_run(&host_comm_rx_handle);
 800247a:	4804      	ldr	r0, [pc, #16]	; (800248c <main+0x34>)
 800247c:	f7ff fc1a 	bl	8001cb4 <host_comm_rx_fsm_run>

    heartbeat_handler();
 8002480:	f000 f806 	bl	8002490 <heartbeat_handler>
    host_comm_tx_fsm_run(&host_comm_tx_handle);
 8002484:	e7f6      	b.n	8002474 <main+0x1c>
 8002486:	bf00      	nop
 8002488:	20000be8 	.word	0x20000be8
 800248c:	20000ac4 	.word	0x20000ac4

08002490 <heartbeat_handler>:
  }
}

void heartbeat_handler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  static uint32_t last_tick = 0;
  if (HAL_GetTick() - last_tick > HEARTBEAT_PERIOD_MS)
 8002494:	f000 fafc 	bl	8002a90 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	4b08      	ldr	r3, [pc, #32]	; (80024bc <heartbeat_handler+0x2c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2bc8      	cmp	r3, #200	; 0xc8
 80024a2:	d908      	bls.n	80024b6 <heartbeat_handler+0x26>
  {
    last_tick = HAL_GetTick();
 80024a4:	f000 faf4 	bl	8002a90 <HAL_GetTick>
 80024a8:	4603      	mov	r3, r0
 80024aa:	4a04      	ldr	r2, [pc, #16]	; (80024bc <heartbeat_handler+0x2c>)
 80024ac:	6013      	str	r3, [r2, #0]
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80024ae:	2120      	movs	r1, #32
 80024b0:	4803      	ldr	r0, [pc, #12]	; (80024c0 <heartbeat_handler+0x30>)
 80024b2:	f000 fe3a 	bl	800312a <HAL_GPIO_TogglePin>
  }
}
 80024b6:	bf00      	nop
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	20000a70 	.word	0x20000a70
 80024c0:	40020000 	.word	0x40020000

080024c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024c8:	b672      	cpsid	i
}
 80024ca:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024cc:	e7fe      	b.n	80024cc <Error_Handler+0x8>
	...

080024d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b094      	sub	sp, #80	; 0x50
 80024d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024d6:	f107 0320 	add.w	r3, r7, #32
 80024da:	2230      	movs	r2, #48	; 0x30
 80024dc:	2100      	movs	r1, #0
 80024de:	4618      	mov	r0, r3
 80024e0:	f002 fa24 	bl	800492c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024e4:	f107 030c 	add.w	r3, r7, #12
 80024e8:	2200      	movs	r2, #0
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	605a      	str	r2, [r3, #4]
 80024ee:	609a      	str	r2, [r3, #8]
 80024f0:	60da      	str	r2, [r3, #12]
 80024f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024f4:	2300      	movs	r3, #0
 80024f6:	60bb      	str	r3, [r7, #8]
 80024f8:	4b28      	ldr	r3, [pc, #160]	; (800259c <SystemClock_Config+0xcc>)
 80024fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fc:	4a27      	ldr	r2, [pc, #156]	; (800259c <SystemClock_Config+0xcc>)
 80024fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002502:	6413      	str	r3, [r2, #64]	; 0x40
 8002504:	4b25      	ldr	r3, [pc, #148]	; (800259c <SystemClock_Config+0xcc>)
 8002506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002510:	2300      	movs	r3, #0
 8002512:	607b      	str	r3, [r7, #4]
 8002514:	4b22      	ldr	r3, [pc, #136]	; (80025a0 <SystemClock_Config+0xd0>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a21      	ldr	r2, [pc, #132]	; (80025a0 <SystemClock_Config+0xd0>)
 800251a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800251e:	6013      	str	r3, [r2, #0]
 8002520:	4b1f      	ldr	r3, [pc, #124]	; (80025a0 <SystemClock_Config+0xd0>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002528:	607b      	str	r3, [r7, #4]
 800252a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800252c:	2302      	movs	r3, #2
 800252e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002530:	2301      	movs	r3, #1
 8002532:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002534:	2310      	movs	r3, #16
 8002536:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002538:	2302      	movs	r3, #2
 800253a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800253c:	2300      	movs	r3, #0
 800253e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002540:	2310      	movs	r3, #16
 8002542:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002544:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002548:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800254a:	2304      	movs	r3, #4
 800254c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800254e:	2304      	movs	r3, #4
 8002550:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002552:	f107 0320 	add.w	r3, r7, #32
 8002556:	4618      	mov	r0, r3
 8002558:	f000 fe02 	bl	8003160 <HAL_RCC_OscConfig>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002562:	f7ff ffaf 	bl	80024c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002566:	230f      	movs	r3, #15
 8002568:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800256a:	2302      	movs	r3, #2
 800256c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800256e:	2300      	movs	r3, #0
 8002570:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002572:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002576:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002578:	2300      	movs	r3, #0
 800257a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800257c:	f107 030c 	add.w	r3, r7, #12
 8002580:	2102      	movs	r1, #2
 8002582:	4618      	mov	r0, r3
 8002584:	f001 f864 	bl	8003650 <HAL_RCC_ClockConfig>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800258e:	f7ff ff99 	bl	80024c4 <Error_Handler>
  }
}
 8002592:	bf00      	nop
 8002594:	3750      	adds	r7, #80	; 0x50
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	40023800 	.word	0x40023800
 80025a0:	40007000 	.word	0x40007000

080025a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b08a      	sub	sp, #40	; 0x28
 80025a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025aa:	f107 0314 	add.w	r3, r7, #20
 80025ae:	2200      	movs	r2, #0
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	605a      	str	r2, [r3, #4]
 80025b4:	609a      	str	r2, [r3, #8]
 80025b6:	60da      	str	r2, [r3, #12]
 80025b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ba:	2300      	movs	r3, #0
 80025bc:	613b      	str	r3, [r7, #16]
 80025be:	4b2d      	ldr	r3, [pc, #180]	; (8002674 <MX_GPIO_Init+0xd0>)
 80025c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c2:	4a2c      	ldr	r2, [pc, #176]	; (8002674 <MX_GPIO_Init+0xd0>)
 80025c4:	f043 0304 	orr.w	r3, r3, #4
 80025c8:	6313      	str	r3, [r2, #48]	; 0x30
 80025ca:	4b2a      	ldr	r3, [pc, #168]	; (8002674 <MX_GPIO_Init+0xd0>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ce:	f003 0304 	and.w	r3, r3, #4
 80025d2:	613b      	str	r3, [r7, #16]
 80025d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]
 80025da:	4b26      	ldr	r3, [pc, #152]	; (8002674 <MX_GPIO_Init+0xd0>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025de:	4a25      	ldr	r2, [pc, #148]	; (8002674 <MX_GPIO_Init+0xd0>)
 80025e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025e4:	6313      	str	r3, [r2, #48]	; 0x30
 80025e6:	4b23      	ldr	r3, [pc, #140]	; (8002674 <MX_GPIO_Init+0xd0>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	4b1f      	ldr	r3, [pc, #124]	; (8002674 <MX_GPIO_Init+0xd0>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	4a1e      	ldr	r2, [pc, #120]	; (8002674 <MX_GPIO_Init+0xd0>)
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	6313      	str	r3, [r2, #48]	; 0x30
 8002602:	4b1c      	ldr	r3, [pc, #112]	; (8002674 <MX_GPIO_Init+0xd0>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	60bb      	str	r3, [r7, #8]
 800260c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	607b      	str	r3, [r7, #4]
 8002612:	4b18      	ldr	r3, [pc, #96]	; (8002674 <MX_GPIO_Init+0xd0>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002616:	4a17      	ldr	r2, [pc, #92]	; (8002674 <MX_GPIO_Init+0xd0>)
 8002618:	f043 0302 	orr.w	r3, r3, #2
 800261c:	6313      	str	r3, [r2, #48]	; 0x30
 800261e:	4b15      	ldr	r3, [pc, #84]	; (8002674 <MX_GPIO_Init+0xd0>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	607b      	str	r3, [r7, #4]
 8002628:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800262a:	2200      	movs	r2, #0
 800262c:	2120      	movs	r1, #32
 800262e:	4812      	ldr	r0, [pc, #72]	; (8002678 <MX_GPIO_Init+0xd4>)
 8002630:	f000 fd62 	bl	80030f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002634:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002638:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800263a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800263e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002640:	2300      	movs	r3, #0
 8002642:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002644:	f107 0314 	add.w	r3, r7, #20
 8002648:	4619      	mov	r1, r3
 800264a:	480c      	ldr	r0, [pc, #48]	; (800267c <MX_GPIO_Init+0xd8>)
 800264c:	f000 fbd0 	bl	8002df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002650:	2320      	movs	r3, #32
 8002652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002654:	2301      	movs	r3, #1
 8002656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002658:	2300      	movs	r3, #0
 800265a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265c:	2300      	movs	r3, #0
 800265e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002660:	f107 0314 	add.w	r3, r7, #20
 8002664:	4619      	mov	r1, r3
 8002666:	4804      	ldr	r0, [pc, #16]	; (8002678 <MX_GPIO_Init+0xd4>)
 8002668:	f000 fbc2 	bl	8002df0 <HAL_GPIO_Init>

}
 800266c:	bf00      	nop
 800266e:	3728      	adds	r7, #40	; 0x28
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40023800 	.word	0x40023800
 8002678:	40020000 	.word	0x40020000
 800267c:	40020800 	.word	0x40020800

08002680 <peripherals_init>:
/**
 * @brief MCU peripherals initialization
 * 
 */
void peripherals_init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002684:	f000 f99e 	bl	80029c4 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8002688:	f7ff ff22 	bl	80024d0 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800268c:	f7ff ff8a 	bl	80025a4 <MX_GPIO_Init>

  /* Init Uart */
  uart_init();
 8002690:	f7fe ff28 	bl	80014e4 <uart_init>

  /*Init ITM for debugging */
  ITM_enable();
 8002694:	f7fe fe4e 	bl	8001334 <ITM_enable>
}
 8002698:	bf00      	nop
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	607b      	str	r3, [r7, #4]
 80026a6:	4b10      	ldr	r3, [pc, #64]	; (80026e8 <HAL_MspInit+0x4c>)
 80026a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026aa:	4a0f      	ldr	r2, [pc, #60]	; (80026e8 <HAL_MspInit+0x4c>)
 80026ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026b0:	6453      	str	r3, [r2, #68]	; 0x44
 80026b2:	4b0d      	ldr	r3, [pc, #52]	; (80026e8 <HAL_MspInit+0x4c>)
 80026b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026ba:	607b      	str	r3, [r7, #4]
 80026bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	603b      	str	r3, [r7, #0]
 80026c2:	4b09      	ldr	r3, [pc, #36]	; (80026e8 <HAL_MspInit+0x4c>)
 80026c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c6:	4a08      	ldr	r2, [pc, #32]	; (80026e8 <HAL_MspInit+0x4c>)
 80026c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026cc:	6413      	str	r3, [r2, #64]	; 0x40
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <HAL_MspInit+0x4c>)
 80026d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d6:	603b      	str	r3, [r7, #0]
 80026d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80026da:	2007      	movs	r0, #7
 80026dc:	f000 fab4 	bl	8002c48 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
}
 80026e0:	bf00      	nop
 80026e2:	3708      	adds	r7, #8
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40023800 	.word	0x40023800

080026ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b08a      	sub	sp, #40	; 0x28
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f4:	f107 0314 	add.w	r3, r7, #20
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	60da      	str	r2, [r3, #12]
 8002702:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a1d      	ldr	r2, [pc, #116]	; (8002780 <HAL_UART_MspInit+0x94>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d133      	bne.n	8002776 <HAL_UART_MspInit+0x8a>
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	613b      	str	r3, [r7, #16]
 8002712:	4b1c      	ldr	r3, [pc, #112]	; (8002784 <HAL_UART_MspInit+0x98>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	4a1b      	ldr	r2, [pc, #108]	; (8002784 <HAL_UART_MspInit+0x98>)
 8002718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800271c:	6413      	str	r3, [r2, #64]	; 0x40
 800271e:	4b19      	ldr	r3, [pc, #100]	; (8002784 <HAL_UART_MspInit+0x98>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002726:	613b      	str	r3, [r7, #16]
 8002728:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	60fb      	str	r3, [r7, #12]
 800272e:	4b15      	ldr	r3, [pc, #84]	; (8002784 <HAL_UART_MspInit+0x98>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	4a14      	ldr	r2, [pc, #80]	; (8002784 <HAL_UART_MspInit+0x98>)
 8002734:	f043 0301 	orr.w	r3, r3, #1
 8002738:	6313      	str	r3, [r2, #48]	; 0x30
 800273a:	4b12      	ldr	r3, [pc, #72]	; (8002784 <HAL_UART_MspInit+0x98>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002746:	230c      	movs	r3, #12
 8002748:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274a:	2302      	movs	r3, #2
 800274c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274e:	2300      	movs	r3, #0
 8002750:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002752:	2303      	movs	r3, #3
 8002754:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002756:	2307      	movs	r3, #7
 8002758:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800275a:	f107 0314 	add.w	r3, r7, #20
 800275e:	4619      	mov	r1, r3
 8002760:	4809      	ldr	r0, [pc, #36]	; (8002788 <HAL_UART_MspInit+0x9c>)
 8002762:	f000 fb45 	bl	8002df0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002766:	2200      	movs	r2, #0
 8002768:	2100      	movs	r1, #0
 800276a:	2026      	movs	r0, #38	; 0x26
 800276c:	f000 fa77 	bl	8002c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002770:	2026      	movs	r0, #38	; 0x26
 8002772:	f000 fa90 	bl	8002c96 <HAL_NVIC_EnableIRQ>
  }
}
 8002776:	bf00      	nop
 8002778:	3728      	adds	r7, #40	; 0x28
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40004400 	.word	0x40004400
 8002784:	40023800 	.word	0x40023800
 8002788:	40020000 	.word	0x40020000

0800278c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  while (1)
 8002790:	e7fe      	b.n	8002790 <NMI_Handler+0x4>

08002792 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002792:	b480      	push	{r7}
 8002794:	af00      	add	r7, sp, #0
  while (1)
 8002796:	e7fe      	b.n	8002796 <HardFault_Handler+0x4>

08002798 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  while (1)
 800279c:	e7fe      	b.n	800279c <MemManage_Handler+0x4>

0800279e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800279e:	b480      	push	{r7}
 80027a0:	af00      	add	r7, sp, #0
  while (1)
 80027a2:	e7fe      	b.n	80027a2 <BusFault_Handler+0x4>

080027a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  while (1)
 80027a8:	e7fe      	b.n	80027a8 <UsageFault_Handler+0x4>

080027aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027aa:	b480      	push	{r7}
 80027ac:	af00      	add	r7, sp, #0

}
 80027ae:	bf00      	nop
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0

}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027c6:	b480      	push	{r7}
 80027c8:	af00      	add	r7, sp, #0

}
 80027ca:	bf00      	nop
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80027d8:	f7fe fe4c 	bl	8001474 <HAL_SYSTICK_Callback>
  HAL_IncTick();
 80027dc:	f000 f944 	bl	8002a68 <HAL_IncTick>
}
 80027e0:	bf00      	nop
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 80027e8:	4802      	ldr	r0, [pc, #8]	; (80027f4 <USART2_IRQHandler+0x10>)
 80027ea:	f001 f9ef 	bl	8003bcc <HAL_UART_IRQHandler>
}
 80027ee:	bf00      	nop
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20000a80 	.word	0x20000a80

080027f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
	return 1;
 80027fc:	2301      	movs	r3, #1
}
 80027fe:	4618      	mov	r0, r3
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <_kill>:

int _kill(int pid, int sig)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002812:	f002 f839 	bl	8004888 <__errno>
 8002816:	4603      	mov	r3, r0
 8002818:	2216      	movs	r2, #22
 800281a:	601a      	str	r2, [r3, #0]
	return -1;
 800281c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002820:	4618      	mov	r0, r3
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <_exit>:

void _exit (int status)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002830:	f04f 31ff 	mov.w	r1, #4294967295
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f7ff ffe7 	bl	8002808 <_kill>
	while (1) {}		/* Make sure we hang here */
 800283a:	e7fe      	b.n	800283a <_exit+0x12>

0800283c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002848:	2300      	movs	r3, #0
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	e00a      	b.n	8002864 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800284e:	f3af 8000 	nop.w
 8002852:	4601      	mov	r1, r0
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	1c5a      	adds	r2, r3, #1
 8002858:	60ba      	str	r2, [r7, #8]
 800285a:	b2ca      	uxtb	r2, r1
 800285c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	3301      	adds	r3, #1
 8002862:	617b      	str	r3, [r7, #20]
 8002864:	697a      	ldr	r2, [r7, #20]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	429a      	cmp	r2, r3
 800286a:	dbf0      	blt.n	800284e <_read+0x12>
	}

return len;
 800286c:	687b      	ldr	r3, [r7, #4]
}
 800286e:	4618      	mov	r0, r3
 8002870:	3718      	adds	r7, #24
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
	return -1;
 800287e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002882:	4618      	mov	r0, r3
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr

0800288e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800288e:	b480      	push	{r7}
 8002890:	b083      	sub	sp, #12
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
 8002896:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800289e:	605a      	str	r2, [r3, #4]
	return 0;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr

080028ae <_isatty>:

int _isatty(int file)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b083      	sub	sp, #12
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
	return 1;
 80028b6:	2301      	movs	r3, #1
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	607a      	str	r2, [r7, #4]
	return 0;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3714      	adds	r7, #20
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
	...

080028e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028e8:	4a14      	ldr	r2, [pc, #80]	; (800293c <_sbrk+0x5c>)
 80028ea:	4b15      	ldr	r3, [pc, #84]	; (8002940 <_sbrk+0x60>)
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028f4:	4b13      	ldr	r3, [pc, #76]	; (8002944 <_sbrk+0x64>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d102      	bne.n	8002902 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028fc:	4b11      	ldr	r3, [pc, #68]	; (8002944 <_sbrk+0x64>)
 80028fe:	4a12      	ldr	r2, [pc, #72]	; (8002948 <_sbrk+0x68>)
 8002900:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002902:	4b10      	ldr	r3, [pc, #64]	; (8002944 <_sbrk+0x64>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4413      	add	r3, r2
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	429a      	cmp	r2, r3
 800290e:	d207      	bcs.n	8002920 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002910:	f001 ffba 	bl	8004888 <__errno>
 8002914:	4603      	mov	r3, r0
 8002916:	220c      	movs	r2, #12
 8002918:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800291a:	f04f 33ff 	mov.w	r3, #4294967295
 800291e:	e009      	b.n	8002934 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002920:	4b08      	ldr	r3, [pc, #32]	; (8002944 <_sbrk+0x64>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002926:	4b07      	ldr	r3, [pc, #28]	; (8002944 <_sbrk+0x64>)
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4413      	add	r3, r2
 800292e:	4a05      	ldr	r2, [pc, #20]	; (8002944 <_sbrk+0x64>)
 8002930:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002932:	68fb      	ldr	r3, [r7, #12]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20020000 	.word	0x20020000
 8002940:	00000400 	.word	0x00000400
 8002944:	20000a74 	.word	0x20000a74
 8002948:	20000d18 	.word	0x20000d18

0800294c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002950:	4b06      	ldr	r3, [pc, #24]	; (800296c <SystemInit+0x20>)
 8002952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002956:	4a05      	ldr	r2, [pc, #20]	; (800296c <SystemInit+0x20>)
 8002958:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800295c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	e000ed00 	.word	0xe000ed00

08002970 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack    		 /* set stack pointer */
 8002970:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002974:	480d      	ldr	r0, [pc, #52]	; (80029ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002976:	490e      	ldr	r1, [pc, #56]	; (80029b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002978:	4a0e      	ldr	r2, [pc, #56]	; (80029b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800297a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800297c:	e002      	b.n	8002984 <LoopCopyDataInit>

0800297e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800297e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002980:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002982:	3304      	adds	r3, #4

08002984 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002984:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002986:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002988:	d3f9      	bcc.n	800297e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800298a:	4a0b      	ldr	r2, [pc, #44]	; (80029b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800298c:	4c0b      	ldr	r4, [pc, #44]	; (80029bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800298e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002990:	e001      	b.n	8002996 <LoopFillZerobss>

08002992 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002992:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002994:	3204      	adds	r2, #4

08002996 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002996:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002998:	d3fb      	bcc.n	8002992 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800299a:	f7ff ffd7 	bl	800294c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800299e:	f001 ff8b 	bl	80048b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029a2:	f7ff fd59 	bl	8002458 <main>
  bx  lr    
 80029a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80029a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029b0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80029b4:	080080d0 	.word	0x080080d0
  ldr r2, =_sbss
 80029b8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80029bc:	20000d18 	.word	0x20000d18

080029c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029c0:	e7fe      	b.n	80029c0 <ADC_IRQHandler>
	...

080029c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029c8:	4b0e      	ldr	r3, [pc, #56]	; (8002a04 <HAL_Init+0x40>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a0d      	ldr	r2, [pc, #52]	; (8002a04 <HAL_Init+0x40>)
 80029ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029d4:	4b0b      	ldr	r3, [pc, #44]	; (8002a04 <HAL_Init+0x40>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a0a      	ldr	r2, [pc, #40]	; (8002a04 <HAL_Init+0x40>)
 80029da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029e0:	4b08      	ldr	r3, [pc, #32]	; (8002a04 <HAL_Init+0x40>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a07      	ldr	r2, [pc, #28]	; (8002a04 <HAL_Init+0x40>)
 80029e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029ec:	2003      	movs	r0, #3
 80029ee:	f000 f92b 	bl	8002c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029f2:	2000      	movs	r0, #0
 80029f4:	f000 f808 	bl	8002a08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029f8:	f7ff fe50 	bl	800269c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	40023c00 	.word	0x40023c00

08002a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a10:	4b12      	ldr	r3, [pc, #72]	; (8002a5c <HAL_InitTick+0x54>)
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	4b12      	ldr	r3, [pc, #72]	; (8002a60 <HAL_InitTick+0x58>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	4619      	mov	r1, r3
 8002a1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 f943 	bl	8002cb2 <HAL_SYSTICK_Config>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e00e      	b.n	8002a54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2b0f      	cmp	r3, #15
 8002a3a:	d80a      	bhi.n	8002a52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	6879      	ldr	r1, [r7, #4]
 8002a40:	f04f 30ff 	mov.w	r0, #4294967295
 8002a44:	f000 f90b 	bl	8002c5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a48:	4a06      	ldr	r2, [pc, #24]	; (8002a64 <HAL_InitTick+0x5c>)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	e000      	b.n	8002a54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3708      	adds	r7, #8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	20000000 	.word	0x20000000
 8002a60:	20000008 	.word	0x20000008
 8002a64:	20000004 	.word	0x20000004

08002a68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a6c:	4b06      	ldr	r3, [pc, #24]	; (8002a88 <HAL_IncTick+0x20>)
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	461a      	mov	r2, r3
 8002a72:	4b06      	ldr	r3, [pc, #24]	; (8002a8c <HAL_IncTick+0x24>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4413      	add	r3, r2
 8002a78:	4a04      	ldr	r2, [pc, #16]	; (8002a8c <HAL_IncTick+0x24>)
 8002a7a:	6013      	str	r3, [r2, #0]
}
 8002a7c:	bf00      	nop
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	20000008 	.word	0x20000008
 8002a8c:	20000d04 	.word	0x20000d04

08002a90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  return uwTick;
 8002a94:	4b03      	ldr	r3, [pc, #12]	; (8002aa4 <HAL_GetTick+0x14>)
 8002a96:	681b      	ldr	r3, [r3, #0]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	20000d04 	.word	0x20000d04

08002aa8 <__NVIC_SetPriorityGrouping>:
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f003 0307 	and.w	r3, r3, #7
 8002ab6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab8:	4b0c      	ldr	r3, [pc, #48]	; (8002aec <__NVIC_SetPriorityGrouping+0x44>)
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002abe:	68ba      	ldr	r2, [r7, #8]
 8002ac0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ad0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ad4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ad8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ada:	4a04      	ldr	r2, [pc, #16]	; (8002aec <__NVIC_SetPriorityGrouping+0x44>)
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	60d3      	str	r3, [r2, #12]
}
 8002ae0:	bf00      	nop
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <__NVIC_GetPriorityGrouping>:
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002af4:	4b04      	ldr	r3, [pc, #16]	; (8002b08 <__NVIC_GetPriorityGrouping+0x18>)
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	0a1b      	lsrs	r3, r3, #8
 8002afa:	f003 0307 	and.w	r3, r3, #7
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	e000ed00 	.word	0xe000ed00

08002b0c <__NVIC_EnableIRQ>:
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4603      	mov	r3, r0
 8002b14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	db0b      	blt.n	8002b36 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	f003 021f 	and.w	r2, r3, #31
 8002b24:	4907      	ldr	r1, [pc, #28]	; (8002b44 <__NVIC_EnableIRQ+0x38>)
 8002b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2a:	095b      	lsrs	r3, r3, #5
 8002b2c:	2001      	movs	r0, #1
 8002b2e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	e000e100 	.word	0xe000e100

08002b48 <__NVIC_SetPriority>:
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	4603      	mov	r3, r0
 8002b50:	6039      	str	r1, [r7, #0]
 8002b52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	db0a      	blt.n	8002b72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	b2da      	uxtb	r2, r3
 8002b60:	490c      	ldr	r1, [pc, #48]	; (8002b94 <__NVIC_SetPriority+0x4c>)
 8002b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b66:	0112      	lsls	r2, r2, #4
 8002b68:	b2d2      	uxtb	r2, r2
 8002b6a:	440b      	add	r3, r1
 8002b6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002b70:	e00a      	b.n	8002b88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	b2da      	uxtb	r2, r3
 8002b76:	4908      	ldr	r1, [pc, #32]	; (8002b98 <__NVIC_SetPriority+0x50>)
 8002b78:	79fb      	ldrb	r3, [r7, #7]
 8002b7a:	f003 030f 	and.w	r3, r3, #15
 8002b7e:	3b04      	subs	r3, #4
 8002b80:	0112      	lsls	r2, r2, #4
 8002b82:	b2d2      	uxtb	r2, r2
 8002b84:	440b      	add	r3, r1
 8002b86:	761a      	strb	r2, [r3, #24]
}
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	e000e100 	.word	0xe000e100
 8002b98:	e000ed00 	.word	0xe000ed00

08002b9c <NVIC_EncodePriority>:
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b089      	sub	sp, #36	; 0x24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	f1c3 0307 	rsb	r3, r3, #7
 8002bb6:	2b04      	cmp	r3, #4
 8002bb8:	bf28      	it	cs
 8002bba:	2304      	movcs	r3, #4
 8002bbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	2b06      	cmp	r3, #6
 8002bc4:	d902      	bls.n	8002bcc <NVIC_EncodePriority+0x30>
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	3b03      	subs	r3, #3
 8002bca:	e000      	b.n	8002bce <NVIC_EncodePriority+0x32>
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bda:	43da      	mvns	r2, r3
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	401a      	ands	r2, r3
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002be4:	f04f 31ff 	mov.w	r1, #4294967295
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	fa01 f303 	lsl.w	r3, r1, r3
 8002bee:	43d9      	mvns	r1, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bf4:	4313      	orrs	r3, r2
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3724      	adds	r7, #36	; 0x24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
	...

08002c04 <SysTick_Config>:
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c14:	d301      	bcc.n	8002c1a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002c16:	2301      	movs	r3, #1
 8002c18:	e00f      	b.n	8002c3a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c1a:	4a0a      	ldr	r2, [pc, #40]	; (8002c44 <SysTick_Config+0x40>)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c22:	210f      	movs	r1, #15
 8002c24:	f04f 30ff 	mov.w	r0, #4294967295
 8002c28:	f7ff ff8e 	bl	8002b48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c2c:	4b05      	ldr	r3, [pc, #20]	; (8002c44 <SysTick_Config+0x40>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c32:	4b04      	ldr	r3, [pc, #16]	; (8002c44 <SysTick_Config+0x40>)
 8002c34:	2207      	movs	r2, #7
 8002c36:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	e000e010 	.word	0xe000e010

08002c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f7ff ff29 	bl	8002aa8 <__NVIC_SetPriorityGrouping>
}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b086      	sub	sp, #24
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	4603      	mov	r3, r0
 8002c66:	60b9      	str	r1, [r7, #8]
 8002c68:	607a      	str	r2, [r7, #4]
 8002c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c70:	f7ff ff3e 	bl	8002af0 <__NVIC_GetPriorityGrouping>
 8002c74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	68b9      	ldr	r1, [r7, #8]
 8002c7a:	6978      	ldr	r0, [r7, #20]
 8002c7c:	f7ff ff8e 	bl	8002b9c <NVIC_EncodePriority>
 8002c80:	4602      	mov	r2, r0
 8002c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c86:	4611      	mov	r1, r2
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff ff5d 	bl	8002b48 <__NVIC_SetPriority>
}
 8002c8e:	bf00      	nop
 8002c90:	3718      	adds	r7, #24
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff ff31 	bl	8002b0c <__NVIC_EnableIRQ>
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f7ff ffa2 	bl	8002c04 <SysTick_Config>
 8002cc0:	4603      	mov	r3, r0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b084      	sub	sp, #16
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002cd8:	f7ff feda 	bl	8002a90 <HAL_GetTick>
 8002cdc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d008      	beq.n	8002cfc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2280      	movs	r2, #128	; 0x80
 8002cee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e052      	b.n	8002da2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 0216 	bic.w	r2, r2, #22
 8002d0a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	695a      	ldr	r2, [r3, #20]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d1a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d103      	bne.n	8002d2c <HAL_DMA_Abort+0x62>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d007      	beq.n	8002d3c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f022 0208 	bic.w	r2, r2, #8
 8002d3a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f022 0201 	bic.w	r2, r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d4c:	e013      	b.n	8002d76 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d4e:	f7ff fe9f 	bl	8002a90 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b05      	cmp	r3, #5
 8002d5a:	d90c      	bls.n	8002d76 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2220      	movs	r2, #32
 8002d60:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2203      	movs	r2, #3
 8002d66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e015      	b.n	8002da2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1e4      	bne.n	8002d4e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d88:	223f      	movs	r2, #63	; 0x3f
 8002d8a:	409a      	lsls	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2201      	movs	r2, #1
 8002d94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3710      	adds	r7, #16
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b083      	sub	sp, #12
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d004      	beq.n	8002dc8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2280      	movs	r2, #128	; 0x80
 8002dc2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e00c      	b.n	8002de2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2205      	movs	r2, #5
 8002dcc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0201 	bic.w	r2, r2, #1
 8002dde:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
	...

08002df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b089      	sub	sp, #36	; 0x24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e02:	2300      	movs	r3, #0
 8002e04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e06:	2300      	movs	r3, #0
 8002e08:	61fb      	str	r3, [r7, #28]
 8002e0a:	e159      	b.n	80030c0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e20:	693a      	ldr	r2, [r7, #16]
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	f040 8148 	bne.w	80030ba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d005      	beq.n	8002e42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d130      	bne.n	8002ea4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	43db      	mvns	r3, r3
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	4013      	ands	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	68da      	ldr	r2, [r3, #12]
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	69ba      	ldr	r2, [r7, #24]
 8002e70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e78:	2201      	movs	r2, #1
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	43db      	mvns	r3, r3
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	4013      	ands	r3, r2
 8002e86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	091b      	lsrs	r3, r3, #4
 8002e8e:	f003 0201 	and.w	r2, r3, #1
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f003 0303 	and.w	r3, r3, #3
 8002eac:	2b03      	cmp	r3, #3
 8002eae:	d017      	beq.n	8002ee0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	2203      	movs	r2, #3
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	43db      	mvns	r3, r3
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 0303 	and.w	r3, r3, #3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d123      	bne.n	8002f34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	08da      	lsrs	r2, r3, #3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3208      	adds	r2, #8
 8002ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	f003 0307 	and.w	r3, r3, #7
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	220f      	movs	r2, #15
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	691a      	ldr	r2, [r3, #16]
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	08da      	lsrs	r2, r3, #3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3208      	adds	r2, #8
 8002f2e:	69b9      	ldr	r1, [r7, #24]
 8002f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	2203      	movs	r2, #3
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f003 0203 	and.w	r2, r3, #3
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 80a2 	beq.w	80030ba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	4b57      	ldr	r3, [pc, #348]	; (80030d8 <HAL_GPIO_Init+0x2e8>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7e:	4a56      	ldr	r2, [pc, #344]	; (80030d8 <HAL_GPIO_Init+0x2e8>)
 8002f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f84:	6453      	str	r3, [r2, #68]	; 0x44
 8002f86:	4b54      	ldr	r3, [pc, #336]	; (80030d8 <HAL_GPIO_Init+0x2e8>)
 8002f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f92:	4a52      	ldr	r2, [pc, #328]	; (80030dc <HAL_GPIO_Init+0x2ec>)
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	089b      	lsrs	r3, r3, #2
 8002f98:	3302      	adds	r3, #2
 8002f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	220f      	movs	r2, #15
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a49      	ldr	r2, [pc, #292]	; (80030e0 <HAL_GPIO_Init+0x2f0>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d019      	beq.n	8002ff2 <HAL_GPIO_Init+0x202>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a48      	ldr	r2, [pc, #288]	; (80030e4 <HAL_GPIO_Init+0x2f4>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d013      	beq.n	8002fee <HAL_GPIO_Init+0x1fe>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a47      	ldr	r2, [pc, #284]	; (80030e8 <HAL_GPIO_Init+0x2f8>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d00d      	beq.n	8002fea <HAL_GPIO_Init+0x1fa>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a46      	ldr	r2, [pc, #280]	; (80030ec <HAL_GPIO_Init+0x2fc>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d007      	beq.n	8002fe6 <HAL_GPIO_Init+0x1f6>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a45      	ldr	r2, [pc, #276]	; (80030f0 <HAL_GPIO_Init+0x300>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d101      	bne.n	8002fe2 <HAL_GPIO_Init+0x1f2>
 8002fde:	2304      	movs	r3, #4
 8002fe0:	e008      	b.n	8002ff4 <HAL_GPIO_Init+0x204>
 8002fe2:	2307      	movs	r3, #7
 8002fe4:	e006      	b.n	8002ff4 <HAL_GPIO_Init+0x204>
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e004      	b.n	8002ff4 <HAL_GPIO_Init+0x204>
 8002fea:	2302      	movs	r3, #2
 8002fec:	e002      	b.n	8002ff4 <HAL_GPIO_Init+0x204>
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e000      	b.n	8002ff4 <HAL_GPIO_Init+0x204>
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	69fa      	ldr	r2, [r7, #28]
 8002ff6:	f002 0203 	and.w	r2, r2, #3
 8002ffa:	0092      	lsls	r2, r2, #2
 8002ffc:	4093      	lsls	r3, r2
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4313      	orrs	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003004:	4935      	ldr	r1, [pc, #212]	; (80030dc <HAL_GPIO_Init+0x2ec>)
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	089b      	lsrs	r3, r3, #2
 800300a:	3302      	adds	r3, #2
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003012:	4b38      	ldr	r3, [pc, #224]	; (80030f4 <HAL_GPIO_Init+0x304>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	43db      	mvns	r3, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4013      	ands	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d003      	beq.n	8003036 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800302e:	69ba      	ldr	r2, [r7, #24]
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	4313      	orrs	r3, r2
 8003034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003036:	4a2f      	ldr	r2, [pc, #188]	; (80030f4 <HAL_GPIO_Init+0x304>)
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800303c:	4b2d      	ldr	r3, [pc, #180]	; (80030f4 <HAL_GPIO_Init+0x304>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	43db      	mvns	r3, r3
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	4013      	ands	r3, r2
 800304a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d003      	beq.n	8003060 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	4313      	orrs	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003060:	4a24      	ldr	r2, [pc, #144]	; (80030f4 <HAL_GPIO_Init+0x304>)
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003066:	4b23      	ldr	r3, [pc, #140]	; (80030f4 <HAL_GPIO_Init+0x304>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	43db      	mvns	r3, r3
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	4013      	ands	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d003      	beq.n	800308a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	4313      	orrs	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800308a:	4a1a      	ldr	r2, [pc, #104]	; (80030f4 <HAL_GPIO_Init+0x304>)
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003090:	4b18      	ldr	r3, [pc, #96]	; (80030f4 <HAL_GPIO_Init+0x304>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	43db      	mvns	r3, r3
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	4013      	ands	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d003      	beq.n	80030b4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030b4:	4a0f      	ldr	r2, [pc, #60]	; (80030f4 <HAL_GPIO_Init+0x304>)
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	3301      	adds	r3, #1
 80030be:	61fb      	str	r3, [r7, #28]
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	2b0f      	cmp	r3, #15
 80030c4:	f67f aea2 	bls.w	8002e0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030c8:	bf00      	nop
 80030ca:	bf00      	nop
 80030cc:	3724      	adds	r7, #36	; 0x24
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	40023800 	.word	0x40023800
 80030dc:	40013800 	.word	0x40013800
 80030e0:	40020000 	.word	0x40020000
 80030e4:	40020400 	.word	0x40020400
 80030e8:	40020800 	.word	0x40020800
 80030ec:	40020c00 	.word	0x40020c00
 80030f0:	40021000 	.word	0x40021000
 80030f4:	40013c00 	.word	0x40013c00

080030f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	807b      	strh	r3, [r7, #2]
 8003104:	4613      	mov	r3, r2
 8003106:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003108:	787b      	ldrb	r3, [r7, #1]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800310e:	887a      	ldrh	r2, [r7, #2]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003114:	e003      	b.n	800311e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003116:	887b      	ldrh	r3, [r7, #2]
 8003118:	041a      	lsls	r2, r3, #16
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	619a      	str	r2, [r3, #24]
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr

0800312a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800312a:	b480      	push	{r7}
 800312c:	b085      	sub	sp, #20
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
 8003132:	460b      	mov	r3, r1
 8003134:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800313c:	887a      	ldrh	r2, [r7, #2]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	4013      	ands	r3, r2
 8003142:	041a      	lsls	r2, r3, #16
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	43d9      	mvns	r1, r3
 8003148:	887b      	ldrh	r3, [r7, #2]
 800314a:	400b      	ands	r3, r1
 800314c:	431a      	orrs	r2, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	619a      	str	r2, [r3, #24]
}
 8003152:	bf00      	nop
 8003154:	3714      	adds	r7, #20
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
	...

08003160 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e264      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	2b00      	cmp	r3, #0
 800317c:	d075      	beq.n	800326a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800317e:	4ba3      	ldr	r3, [pc, #652]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 030c 	and.w	r3, r3, #12
 8003186:	2b04      	cmp	r3, #4
 8003188:	d00c      	beq.n	80031a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800318a:	4ba0      	ldr	r3, [pc, #640]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003192:	2b08      	cmp	r3, #8
 8003194:	d112      	bne.n	80031bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003196:	4b9d      	ldr	r3, [pc, #628]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800319e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031a2:	d10b      	bne.n	80031bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a4:	4b99      	ldr	r3, [pc, #612]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d05b      	beq.n	8003268 <HAL_RCC_OscConfig+0x108>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d157      	bne.n	8003268 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e23f      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031c4:	d106      	bne.n	80031d4 <HAL_RCC_OscConfig+0x74>
 80031c6:	4b91      	ldr	r3, [pc, #580]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a90      	ldr	r2, [pc, #576]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80031cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031d0:	6013      	str	r3, [r2, #0]
 80031d2:	e01d      	b.n	8003210 <HAL_RCC_OscConfig+0xb0>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031dc:	d10c      	bne.n	80031f8 <HAL_RCC_OscConfig+0x98>
 80031de:	4b8b      	ldr	r3, [pc, #556]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a8a      	ldr	r2, [pc, #552]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80031e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	4b88      	ldr	r3, [pc, #544]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a87      	ldr	r2, [pc, #540]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	e00b      	b.n	8003210 <HAL_RCC_OscConfig+0xb0>
 80031f8:	4b84      	ldr	r3, [pc, #528]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a83      	ldr	r2, [pc, #524]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80031fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	4b81      	ldr	r3, [pc, #516]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a80      	ldr	r2, [pc, #512]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 800320a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800320e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d013      	beq.n	8003240 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003218:	f7ff fc3a 	bl	8002a90 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003220:	f7ff fc36 	bl	8002a90 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b64      	cmp	r3, #100	; 0x64
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e204      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003232:	4b76      	ldr	r3, [pc, #472]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0f0      	beq.n	8003220 <HAL_RCC_OscConfig+0xc0>
 800323e:	e014      	b.n	800326a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003240:	f7ff fc26 	bl	8002a90 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003248:	f7ff fc22 	bl	8002a90 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b64      	cmp	r3, #100	; 0x64
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e1f0      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800325a:	4b6c      	ldr	r3, [pc, #432]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0xe8>
 8003266:	e000      	b.n	800326a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d063      	beq.n	800333e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003276:	4b65      	ldr	r3, [pc, #404]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00b      	beq.n	800329a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003282:	4b62      	ldr	r3, [pc, #392]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800328a:	2b08      	cmp	r3, #8
 800328c:	d11c      	bne.n	80032c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800328e:	4b5f      	ldr	r3, [pc, #380]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d116      	bne.n	80032c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800329a:	4b5c      	ldr	r3, [pc, #368]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <HAL_RCC_OscConfig+0x152>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d001      	beq.n	80032b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e1c4      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b2:	4b56      	ldr	r3, [pc, #344]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	4952      	ldr	r1, [pc, #328]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032c6:	e03a      	b.n	800333e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d020      	beq.n	8003312 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d0:	4b4f      	ldr	r3, [pc, #316]	; (8003410 <HAL_RCC_OscConfig+0x2b0>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d6:	f7ff fbdb 	bl	8002a90 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032dc:	e008      	b.n	80032f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032de:	f7ff fbd7 	bl	8002a90 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e1a5      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f0:	4b46      	ldr	r3, [pc, #280]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0f0      	beq.n	80032de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032fc:	4b43      	ldr	r3, [pc, #268]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	691b      	ldr	r3, [r3, #16]
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	4940      	ldr	r1, [pc, #256]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 800330c:	4313      	orrs	r3, r2
 800330e:	600b      	str	r3, [r1, #0]
 8003310:	e015      	b.n	800333e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003312:	4b3f      	ldr	r3, [pc, #252]	; (8003410 <HAL_RCC_OscConfig+0x2b0>)
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003318:	f7ff fbba 	bl	8002a90 <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003320:	f7ff fbb6 	bl	8002a90 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e184      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003332:	4b36      	ldr	r3, [pc, #216]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1f0      	bne.n	8003320 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d030      	beq.n	80033ac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d016      	beq.n	8003380 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003352:	4b30      	ldr	r3, [pc, #192]	; (8003414 <HAL_RCC_OscConfig+0x2b4>)
 8003354:	2201      	movs	r2, #1
 8003356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003358:	f7ff fb9a 	bl	8002a90 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003360:	f7ff fb96 	bl	8002a90 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e164      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003372:	4b26      	ldr	r3, [pc, #152]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 8003374:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCC_OscConfig+0x200>
 800337e:	e015      	b.n	80033ac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003380:	4b24      	ldr	r3, [pc, #144]	; (8003414 <HAL_RCC_OscConfig+0x2b4>)
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003386:	f7ff fb83 	bl	8002a90 <HAL_GetTick>
 800338a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800338c:	e008      	b.n	80033a0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800338e:	f7ff fb7f 	bl	8002a90 <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d901      	bls.n	80033a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e14d      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033a0:	4b1a      	ldr	r3, [pc, #104]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80033a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1f0      	bne.n	800338e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 80a0 	beq.w	80034fa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ba:	2300      	movs	r3, #0
 80033bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033be:	4b13      	ldr	r3, [pc, #76]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80033c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10f      	bne.n	80033ea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033ca:	2300      	movs	r3, #0
 80033cc:	60bb      	str	r3, [r7, #8]
 80033ce:	4b0f      	ldr	r3, [pc, #60]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80033d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d2:	4a0e      	ldr	r2, [pc, #56]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80033d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033d8:	6413      	str	r3, [r2, #64]	; 0x40
 80033da:	4b0c      	ldr	r3, [pc, #48]	; (800340c <HAL_RCC_OscConfig+0x2ac>)
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033e2:	60bb      	str	r3, [r7, #8]
 80033e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033e6:	2301      	movs	r3, #1
 80033e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ea:	4b0b      	ldr	r3, [pc, #44]	; (8003418 <HAL_RCC_OscConfig+0x2b8>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d121      	bne.n	800343a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033f6:	4b08      	ldr	r3, [pc, #32]	; (8003418 <HAL_RCC_OscConfig+0x2b8>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a07      	ldr	r2, [pc, #28]	; (8003418 <HAL_RCC_OscConfig+0x2b8>)
 80033fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003400:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003402:	f7ff fb45 	bl	8002a90 <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003408:	e011      	b.n	800342e <HAL_RCC_OscConfig+0x2ce>
 800340a:	bf00      	nop
 800340c:	40023800 	.word	0x40023800
 8003410:	42470000 	.word	0x42470000
 8003414:	42470e80 	.word	0x42470e80
 8003418:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800341c:	f7ff fb38 	bl	8002a90 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b02      	cmp	r3, #2
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e106      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800342e:	4b85      	ldr	r3, [pc, #532]	; (8003644 <HAL_RCC_OscConfig+0x4e4>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003436:	2b00      	cmp	r3, #0
 8003438:	d0f0      	beq.n	800341c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d106      	bne.n	8003450 <HAL_RCC_OscConfig+0x2f0>
 8003442:	4b81      	ldr	r3, [pc, #516]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 8003444:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003446:	4a80      	ldr	r2, [pc, #512]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 8003448:	f043 0301 	orr.w	r3, r3, #1
 800344c:	6713      	str	r3, [r2, #112]	; 0x70
 800344e:	e01c      	b.n	800348a <HAL_RCC_OscConfig+0x32a>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	2b05      	cmp	r3, #5
 8003456:	d10c      	bne.n	8003472 <HAL_RCC_OscConfig+0x312>
 8003458:	4b7b      	ldr	r3, [pc, #492]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 800345a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800345c:	4a7a      	ldr	r2, [pc, #488]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 800345e:	f043 0304 	orr.w	r3, r3, #4
 8003462:	6713      	str	r3, [r2, #112]	; 0x70
 8003464:	4b78      	ldr	r3, [pc, #480]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 8003466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003468:	4a77      	ldr	r2, [pc, #476]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 800346a:	f043 0301 	orr.w	r3, r3, #1
 800346e:	6713      	str	r3, [r2, #112]	; 0x70
 8003470:	e00b      	b.n	800348a <HAL_RCC_OscConfig+0x32a>
 8003472:	4b75      	ldr	r3, [pc, #468]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 8003474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003476:	4a74      	ldr	r2, [pc, #464]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 8003478:	f023 0301 	bic.w	r3, r3, #1
 800347c:	6713      	str	r3, [r2, #112]	; 0x70
 800347e:	4b72      	ldr	r3, [pc, #456]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 8003480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003482:	4a71      	ldr	r2, [pc, #452]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 8003484:	f023 0304 	bic.w	r3, r3, #4
 8003488:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d015      	beq.n	80034be <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003492:	f7ff fafd 	bl	8002a90 <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003498:	e00a      	b.n	80034b0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800349a:	f7ff faf9 	bl	8002a90 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e0c5      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b0:	4b65      	ldr	r3, [pc, #404]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 80034b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0ee      	beq.n	800349a <HAL_RCC_OscConfig+0x33a>
 80034bc:	e014      	b.n	80034e8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034be:	f7ff fae7 	bl	8002a90 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034c4:	e00a      	b.n	80034dc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034c6:	f7ff fae3 	bl	8002a90 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e0af      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034dc:	4b5a      	ldr	r3, [pc, #360]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 80034de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d1ee      	bne.n	80034c6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034e8:	7dfb      	ldrb	r3, [r7, #23]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d105      	bne.n	80034fa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ee:	4b56      	ldr	r3, [pc, #344]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 80034f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f2:	4a55      	ldr	r2, [pc, #340]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 80034f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034f8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	699b      	ldr	r3, [r3, #24]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f000 809b 	beq.w	800363a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003504:	4b50      	ldr	r3, [pc, #320]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 030c 	and.w	r3, r3, #12
 800350c:	2b08      	cmp	r3, #8
 800350e:	d05c      	beq.n	80035ca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	2b02      	cmp	r3, #2
 8003516:	d141      	bne.n	800359c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003518:	4b4c      	ldr	r3, [pc, #304]	; (800364c <HAL_RCC_OscConfig+0x4ec>)
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351e:	f7ff fab7 	bl	8002a90 <HAL_GetTick>
 8003522:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003524:	e008      	b.n	8003538 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003526:	f7ff fab3 	bl	8002a90 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d901      	bls.n	8003538 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e081      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003538:	4b43      	ldr	r3, [pc, #268]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d1f0      	bne.n	8003526 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69da      	ldr	r2, [r3, #28]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a1b      	ldr	r3, [r3, #32]
 800354c:	431a      	orrs	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	019b      	lsls	r3, r3, #6
 8003554:	431a      	orrs	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355a:	085b      	lsrs	r3, r3, #1
 800355c:	3b01      	subs	r3, #1
 800355e:	041b      	lsls	r3, r3, #16
 8003560:	431a      	orrs	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003566:	061b      	lsls	r3, r3, #24
 8003568:	4937      	ldr	r1, [pc, #220]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 800356a:	4313      	orrs	r3, r2
 800356c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800356e:	4b37      	ldr	r3, [pc, #220]	; (800364c <HAL_RCC_OscConfig+0x4ec>)
 8003570:	2201      	movs	r2, #1
 8003572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003574:	f7ff fa8c 	bl	8002a90 <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800357a:	e008      	b.n	800358e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800357c:	f7ff fa88 	bl	8002a90 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b02      	cmp	r3, #2
 8003588:	d901      	bls.n	800358e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e056      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800358e:	4b2e      	ldr	r3, [pc, #184]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0f0      	beq.n	800357c <HAL_RCC_OscConfig+0x41c>
 800359a:	e04e      	b.n	800363a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800359c:	4b2b      	ldr	r3, [pc, #172]	; (800364c <HAL_RCC_OscConfig+0x4ec>)
 800359e:	2200      	movs	r2, #0
 80035a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a2:	f7ff fa75 	bl	8002a90 <HAL_GetTick>
 80035a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a8:	e008      	b.n	80035bc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035aa:	f7ff fa71 	bl	8002a90 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d901      	bls.n	80035bc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e03f      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035bc:	4b22      	ldr	r3, [pc, #136]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1f0      	bne.n	80035aa <HAL_RCC_OscConfig+0x44a>
 80035c8:	e037      	b.n	800363a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d101      	bne.n	80035d6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e032      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035d6:	4b1c      	ldr	r3, [pc, #112]	; (8003648 <HAL_RCC_OscConfig+0x4e8>)
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d028      	beq.n	8003636 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d121      	bne.n	8003636 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d11a      	bne.n	8003636 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003606:	4013      	ands	r3, r2
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800360c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800360e:	4293      	cmp	r3, r2
 8003610:	d111      	bne.n	8003636 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800361c:	085b      	lsrs	r3, r3, #1
 800361e:	3b01      	subs	r3, #1
 8003620:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003622:	429a      	cmp	r2, r3
 8003624:	d107      	bne.n	8003636 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003630:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003632:	429a      	cmp	r2, r3
 8003634:	d001      	beq.n	800363a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e000      	b.n	800363c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3718      	adds	r7, #24
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40007000 	.word	0x40007000
 8003648:	40023800 	.word	0x40023800
 800364c:	42470060 	.word	0x42470060

08003650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d101      	bne.n	8003664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e0cc      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003664:	4b68      	ldr	r3, [pc, #416]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d90c      	bls.n	800368c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003672:	4b65      	ldr	r3, [pc, #404]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800367a:	4b63      	ldr	r3, [pc, #396]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0307 	and.w	r3, r3, #7
 8003682:	683a      	ldr	r2, [r7, #0]
 8003684:	429a      	cmp	r2, r3
 8003686:	d001      	beq.n	800368c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e0b8      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d020      	beq.n	80036da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0304 	and.w	r3, r3, #4
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d005      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036a4:	4b59      	ldr	r3, [pc, #356]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	4a58      	ldr	r2, [pc, #352]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0308 	and.w	r3, r3, #8
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d005      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036bc:	4b53      	ldr	r3, [pc, #332]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	4a52      	ldr	r2, [pc, #328]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80036c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036c8:	4b50      	ldr	r3, [pc, #320]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	494d      	ldr	r1, [pc, #308]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d044      	beq.n	8003770 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d107      	bne.n	80036fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ee:	4b47      	ldr	r3, [pc, #284]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d119      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e07f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	2b02      	cmp	r3, #2
 8003704:	d003      	beq.n	800370e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800370a:	2b03      	cmp	r3, #3
 800370c:	d107      	bne.n	800371e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800370e:	4b3f      	ldr	r3, [pc, #252]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d109      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e06f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800371e:	4b3b      	ldr	r3, [pc, #236]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e067      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800372e:	4b37      	ldr	r3, [pc, #220]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f023 0203 	bic.w	r2, r3, #3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	4934      	ldr	r1, [pc, #208]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 800373c:	4313      	orrs	r3, r2
 800373e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003740:	f7ff f9a6 	bl	8002a90 <HAL_GetTick>
 8003744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003746:	e00a      	b.n	800375e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003748:	f7ff f9a2 	bl	8002a90 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	f241 3288 	movw	r2, #5000	; 0x1388
 8003756:	4293      	cmp	r3, r2
 8003758:	d901      	bls.n	800375e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e04f      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800375e:	4b2b      	ldr	r3, [pc, #172]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f003 020c 	and.w	r2, r3, #12
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	429a      	cmp	r2, r3
 800376e:	d1eb      	bne.n	8003748 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003770:	4b25      	ldr	r3, [pc, #148]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	429a      	cmp	r2, r3
 800377c:	d20c      	bcs.n	8003798 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800377e:	4b22      	ldr	r3, [pc, #136]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003786:	4b20      	ldr	r3, [pc, #128]	; (8003808 <HAL_RCC_ClockConfig+0x1b8>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0307 	and.w	r3, r3, #7
 800378e:	683a      	ldr	r2, [r7, #0]
 8003790:	429a      	cmp	r2, r3
 8003792:	d001      	beq.n	8003798 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e032      	b.n	80037fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0304 	and.w	r3, r3, #4
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d008      	beq.n	80037b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037a4:	4b19      	ldr	r3, [pc, #100]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	4916      	ldr	r1, [pc, #88]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0308 	and.w	r3, r3, #8
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d009      	beq.n	80037d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037c2:	4b12      	ldr	r3, [pc, #72]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	490e      	ldr	r1, [pc, #56]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037d6:	f000 f821 	bl	800381c <HAL_RCC_GetSysClockFreq>
 80037da:	4602      	mov	r2, r0
 80037dc:	4b0b      	ldr	r3, [pc, #44]	; (800380c <HAL_RCC_ClockConfig+0x1bc>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	091b      	lsrs	r3, r3, #4
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	490a      	ldr	r1, [pc, #40]	; (8003810 <HAL_RCC_ClockConfig+0x1c0>)
 80037e8:	5ccb      	ldrb	r3, [r1, r3]
 80037ea:	fa22 f303 	lsr.w	r3, r2, r3
 80037ee:	4a09      	ldr	r2, [pc, #36]	; (8003814 <HAL_RCC_ClockConfig+0x1c4>)
 80037f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037f2:	4b09      	ldr	r3, [pc, #36]	; (8003818 <HAL_RCC_ClockConfig+0x1c8>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7ff f906 	bl	8002a08 <HAL_InitTick>

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	40023c00 	.word	0x40023c00
 800380c:	40023800 	.word	0x40023800
 8003810:	08007cc0 	.word	0x08007cc0
 8003814:	20000000 	.word	0x20000000
 8003818:	20000004 	.word	0x20000004

0800381c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800381c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003820:	b084      	sub	sp, #16
 8003822:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003824:	2300      	movs	r3, #0
 8003826:	607b      	str	r3, [r7, #4]
 8003828:	2300      	movs	r3, #0
 800382a:	60fb      	str	r3, [r7, #12]
 800382c:	2300      	movs	r3, #0
 800382e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003834:	4b67      	ldr	r3, [pc, #412]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 030c 	and.w	r3, r3, #12
 800383c:	2b08      	cmp	r3, #8
 800383e:	d00d      	beq.n	800385c <HAL_RCC_GetSysClockFreq+0x40>
 8003840:	2b08      	cmp	r3, #8
 8003842:	f200 80bd 	bhi.w	80039c0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003846:	2b00      	cmp	r3, #0
 8003848:	d002      	beq.n	8003850 <HAL_RCC_GetSysClockFreq+0x34>
 800384a:	2b04      	cmp	r3, #4
 800384c:	d003      	beq.n	8003856 <HAL_RCC_GetSysClockFreq+0x3a>
 800384e:	e0b7      	b.n	80039c0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003850:	4b61      	ldr	r3, [pc, #388]	; (80039d8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003852:	60bb      	str	r3, [r7, #8]
       break;
 8003854:	e0b7      	b.n	80039c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003856:	4b61      	ldr	r3, [pc, #388]	; (80039dc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003858:	60bb      	str	r3, [r7, #8]
      break;
 800385a:	e0b4      	b.n	80039c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800385c:	4b5d      	ldr	r3, [pc, #372]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003864:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003866:	4b5b      	ldr	r3, [pc, #364]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d04d      	beq.n	800390e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003872:	4b58      	ldr	r3, [pc, #352]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	099b      	lsrs	r3, r3, #6
 8003878:	461a      	mov	r2, r3
 800387a:	f04f 0300 	mov.w	r3, #0
 800387e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003882:	f04f 0100 	mov.w	r1, #0
 8003886:	ea02 0800 	and.w	r8, r2, r0
 800388a:	ea03 0901 	and.w	r9, r3, r1
 800388e:	4640      	mov	r0, r8
 8003890:	4649      	mov	r1, r9
 8003892:	f04f 0200 	mov.w	r2, #0
 8003896:	f04f 0300 	mov.w	r3, #0
 800389a:	014b      	lsls	r3, r1, #5
 800389c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80038a0:	0142      	lsls	r2, r0, #5
 80038a2:	4610      	mov	r0, r2
 80038a4:	4619      	mov	r1, r3
 80038a6:	ebb0 0008 	subs.w	r0, r0, r8
 80038aa:	eb61 0109 	sbc.w	r1, r1, r9
 80038ae:	f04f 0200 	mov.w	r2, #0
 80038b2:	f04f 0300 	mov.w	r3, #0
 80038b6:	018b      	lsls	r3, r1, #6
 80038b8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80038bc:	0182      	lsls	r2, r0, #6
 80038be:	1a12      	subs	r2, r2, r0
 80038c0:	eb63 0301 	sbc.w	r3, r3, r1
 80038c4:	f04f 0000 	mov.w	r0, #0
 80038c8:	f04f 0100 	mov.w	r1, #0
 80038cc:	00d9      	lsls	r1, r3, #3
 80038ce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80038d2:	00d0      	lsls	r0, r2, #3
 80038d4:	4602      	mov	r2, r0
 80038d6:	460b      	mov	r3, r1
 80038d8:	eb12 0208 	adds.w	r2, r2, r8
 80038dc:	eb43 0309 	adc.w	r3, r3, r9
 80038e0:	f04f 0000 	mov.w	r0, #0
 80038e4:	f04f 0100 	mov.w	r1, #0
 80038e8:	0259      	lsls	r1, r3, #9
 80038ea:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80038ee:	0250      	lsls	r0, r2, #9
 80038f0:	4602      	mov	r2, r0
 80038f2:	460b      	mov	r3, r1
 80038f4:	4610      	mov	r0, r2
 80038f6:	4619      	mov	r1, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	461a      	mov	r2, r3
 80038fc:	f04f 0300 	mov.w	r3, #0
 8003900:	f7fd f95a 	bl	8000bb8 <__aeabi_uldivmod>
 8003904:	4602      	mov	r2, r0
 8003906:	460b      	mov	r3, r1
 8003908:	4613      	mov	r3, r2
 800390a:	60fb      	str	r3, [r7, #12]
 800390c:	e04a      	b.n	80039a4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800390e:	4b31      	ldr	r3, [pc, #196]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	099b      	lsrs	r3, r3, #6
 8003914:	461a      	mov	r2, r3
 8003916:	f04f 0300 	mov.w	r3, #0
 800391a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800391e:	f04f 0100 	mov.w	r1, #0
 8003922:	ea02 0400 	and.w	r4, r2, r0
 8003926:	ea03 0501 	and.w	r5, r3, r1
 800392a:	4620      	mov	r0, r4
 800392c:	4629      	mov	r1, r5
 800392e:	f04f 0200 	mov.w	r2, #0
 8003932:	f04f 0300 	mov.w	r3, #0
 8003936:	014b      	lsls	r3, r1, #5
 8003938:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800393c:	0142      	lsls	r2, r0, #5
 800393e:	4610      	mov	r0, r2
 8003940:	4619      	mov	r1, r3
 8003942:	1b00      	subs	r0, r0, r4
 8003944:	eb61 0105 	sbc.w	r1, r1, r5
 8003948:	f04f 0200 	mov.w	r2, #0
 800394c:	f04f 0300 	mov.w	r3, #0
 8003950:	018b      	lsls	r3, r1, #6
 8003952:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003956:	0182      	lsls	r2, r0, #6
 8003958:	1a12      	subs	r2, r2, r0
 800395a:	eb63 0301 	sbc.w	r3, r3, r1
 800395e:	f04f 0000 	mov.w	r0, #0
 8003962:	f04f 0100 	mov.w	r1, #0
 8003966:	00d9      	lsls	r1, r3, #3
 8003968:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800396c:	00d0      	lsls	r0, r2, #3
 800396e:	4602      	mov	r2, r0
 8003970:	460b      	mov	r3, r1
 8003972:	1912      	adds	r2, r2, r4
 8003974:	eb45 0303 	adc.w	r3, r5, r3
 8003978:	f04f 0000 	mov.w	r0, #0
 800397c:	f04f 0100 	mov.w	r1, #0
 8003980:	0299      	lsls	r1, r3, #10
 8003982:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003986:	0290      	lsls	r0, r2, #10
 8003988:	4602      	mov	r2, r0
 800398a:	460b      	mov	r3, r1
 800398c:	4610      	mov	r0, r2
 800398e:	4619      	mov	r1, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	461a      	mov	r2, r3
 8003994:	f04f 0300 	mov.w	r3, #0
 8003998:	f7fd f90e 	bl	8000bb8 <__aeabi_uldivmod>
 800399c:	4602      	mov	r2, r0
 800399e:	460b      	mov	r3, r1
 80039a0:	4613      	mov	r3, r2
 80039a2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039a4:	4b0b      	ldr	r3, [pc, #44]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	0c1b      	lsrs	r3, r3, #16
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	3301      	adds	r3, #1
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039bc:	60bb      	str	r3, [r7, #8]
      break;
 80039be:	e002      	b.n	80039c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039c0:	4b05      	ldr	r3, [pc, #20]	; (80039d8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80039c2:	60bb      	str	r3, [r7, #8]
      break;
 80039c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039c6:	68bb      	ldr	r3, [r7, #8]
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3710      	adds	r7, #16
 80039cc:	46bd      	mov	sp, r7
 80039ce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80039d2:	bf00      	nop
 80039d4:	40023800 	.word	0x40023800
 80039d8:	00f42400 	.word	0x00f42400
 80039dc:	007a1200 	.word	0x007a1200

080039e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039e4:	4b03      	ldr	r3, [pc, #12]	; (80039f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80039e6:	681b      	ldr	r3, [r3, #0]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	20000000 	.word	0x20000000

080039f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80039fc:	f7ff fff0 	bl	80039e0 <HAL_RCC_GetHCLKFreq>
 8003a00:	4602      	mov	r2, r0
 8003a02:	4b05      	ldr	r3, [pc, #20]	; (8003a18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	0a9b      	lsrs	r3, r3, #10
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	4903      	ldr	r1, [pc, #12]	; (8003a1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a0e:	5ccb      	ldrb	r3, [r1, r3]
 8003a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40023800 	.word	0x40023800
 8003a1c:	08007cd0 	.word	0x08007cd0

08003a20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a24:	f7ff ffdc 	bl	80039e0 <HAL_RCC_GetHCLKFreq>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	4b05      	ldr	r3, [pc, #20]	; (8003a40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	0b5b      	lsrs	r3, r3, #13
 8003a30:	f003 0307 	and.w	r3, r3, #7
 8003a34:	4903      	ldr	r1, [pc, #12]	; (8003a44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a36:	5ccb      	ldrb	r3, [r1, r3]
 8003a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	40023800 	.word	0x40023800
 8003a44:	08007cd0 	.word	0x08007cd0

08003a48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e03f      	b.n	8003ada <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d106      	bne.n	8003a74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7fe fe3c 	bl	80026ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2224      	movs	r2, #36	; 0x24
 8003a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68da      	ldr	r2, [r3, #12]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 fd15 	bl	80044bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	691a      	ldr	r2, [r3, #16]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003aa0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	695a      	ldr	r2, [r3, #20]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ab0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68da      	ldr	r2, [r3, #12]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ac0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2220      	movs	r2, #32
 8003acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b085      	sub	sp, #20
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	60f8      	str	r0, [r7, #12]
 8003aea:	60b9      	str	r1, [r7, #8]
 8003aec:	4613      	mov	r3, r2
 8003aee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	2b20      	cmp	r3, #32
 8003afa:	d130      	bne.n	8003b5e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d002      	beq.n	8003b08 <HAL_UART_Transmit_IT+0x26>
 8003b02:	88fb      	ldrh	r3, [r7, #6]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d101      	bne.n	8003b0c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e029      	b.n	8003b60 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d101      	bne.n	8003b1a <HAL_UART_Transmit_IT+0x38>
 8003b16:	2302      	movs	r3, #2
 8003b18:	e022      	b.n	8003b60 <HAL_UART_Transmit_IT+0x7e>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	68ba      	ldr	r2, [r7, #8]
 8003b26:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	88fa      	ldrh	r2, [r7, #6]
 8003b2c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	88fa      	ldrh	r2, [r7, #6]
 8003b32:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2221      	movs	r2, #33	; 0x21
 8003b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68da      	ldr	r2, [r3, #12]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b58:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	e000      	b.n	8003b60 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003b5e:	2302      	movs	r3, #2
  }
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3714      	adds	r7, #20
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	4613      	mov	r3, r2
 8003b78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2b20      	cmp	r3, #32
 8003b84:	d11d      	bne.n	8003bc2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d002      	beq.n	8003b92 <HAL_UART_Receive_IT+0x26>
 8003b8c:	88fb      	ldrh	r3, [r7, #6]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d101      	bne.n	8003b96 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e016      	b.n	8003bc4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d101      	bne.n	8003ba4 <HAL_UART_Receive_IT+0x38>
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	e00f      	b.n	8003bc4 <HAL_UART_Receive_IT+0x58>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003bb2:	88fb      	ldrh	r3, [r7, #6]
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	68b9      	ldr	r1, [r7, #8]
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f000 faab 	bl	8004114 <UART_Start_Receive_IT>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	e000      	b.n	8003bc4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003bc2:	2302      	movs	r3, #2
  }
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3710      	adds	r7, #16
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b0ba      	sub	sp, #232	; 0xe8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c02:	f003 030f 	and.w	r3, r3, #15
 8003c06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003c0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d10f      	bne.n	8003c32 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c16:	f003 0320 	and.w	r3, r3, #32
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d009      	beq.n	8003c32 <HAL_UART_IRQHandler+0x66>
 8003c1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c22:	f003 0320 	and.w	r3, r3, #32
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d003      	beq.n	8003c32 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fb8b 	bl	8004346 <UART_Receive_IT>
      return;
 8003c30:	e256      	b.n	80040e0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003c32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f000 80de 	beq.w	8003df8 <HAL_UART_IRQHandler+0x22c>
 8003c3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d106      	bne.n	8003c56 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c4c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f000 80d1 	beq.w	8003df8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c5a:	f003 0301 	and.w	r3, r3, #1
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00b      	beq.n	8003c7a <HAL_UART_IRQHandler+0xae>
 8003c62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d005      	beq.n	8003c7a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c72:	f043 0201 	orr.w	r2, r3, #1
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c7e:	f003 0304 	and.w	r3, r3, #4
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00b      	beq.n	8003c9e <HAL_UART_IRQHandler+0xd2>
 8003c86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d005      	beq.n	8003c9e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c96:	f043 0202 	orr.w	r2, r3, #2
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00b      	beq.n	8003cc2 <HAL_UART_IRQHandler+0xf6>
 8003caa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d005      	beq.n	8003cc2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cba:	f043 0204 	orr.w	r2, r3, #4
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cc6:	f003 0308 	and.w	r3, r3, #8
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d011      	beq.n	8003cf2 <HAL_UART_IRQHandler+0x126>
 8003cce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cd2:	f003 0320 	and.w	r3, r3, #32
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d105      	bne.n	8003ce6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003cda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d005      	beq.n	8003cf2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cea:	f043 0208 	orr.w	r2, r3, #8
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	f000 81ed 	beq.w	80040d6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d00:	f003 0320 	and.w	r3, r3, #32
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d008      	beq.n	8003d1a <HAL_UART_IRQHandler+0x14e>
 8003d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d0c:	f003 0320 	and.w	r3, r3, #32
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d002      	beq.n	8003d1a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 fb16 	bl	8004346 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d24:	2b40      	cmp	r3, #64	; 0x40
 8003d26:	bf0c      	ite	eq
 8003d28:	2301      	moveq	r3, #1
 8003d2a:	2300      	movne	r3, #0
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d36:	f003 0308 	and.w	r3, r3, #8
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d103      	bne.n	8003d46 <HAL_UART_IRQHandler+0x17a>
 8003d3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d04f      	beq.n	8003de6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 fa1e 	bl	8004188 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d56:	2b40      	cmp	r3, #64	; 0x40
 8003d58:	d141      	bne.n	8003dde <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	3314      	adds	r3, #20
 8003d60:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d64:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d68:	e853 3f00 	ldrex	r3, [r3]
 8003d6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003d70:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d78:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	3314      	adds	r3, #20
 8003d82:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003d86:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003d8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003d92:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003d96:	e841 2300 	strex	r3, r2, [r1]
 8003d9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003d9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1d9      	bne.n	8003d5a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d013      	beq.n	8003dd6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db2:	4a7d      	ldr	r2, [pc, #500]	; (8003fa8 <HAL_UART_IRQHandler+0x3dc>)
 8003db4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fe fff5 	bl	8002daa <HAL_DMA_Abort_IT>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d016      	beq.n	8003df4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003dd0:	4610      	mov	r0, r2
 8003dd2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dd4:	e00e      	b.n	8003df4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 f986 	bl	80040e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ddc:	e00a      	b.n	8003df4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 f982 	bl	80040e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003de4:	e006      	b.n	8003df4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 f97e 	bl	80040e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003df2:	e170      	b.n	80040d6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003df4:	bf00      	nop
    return;
 8003df6:	e16e      	b.n	80040d6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	f040 814a 	bne.w	8004096 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e06:	f003 0310 	and.w	r3, r3, #16
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f000 8143 	beq.w	8004096 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e14:	f003 0310 	and.w	r3, r3, #16
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 813c 	beq.w	8004096 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60bb      	str	r3, [r7, #8]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	60bb      	str	r3, [r7, #8]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	60bb      	str	r3, [r7, #8]
 8003e32:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e3e:	2b40      	cmp	r3, #64	; 0x40
 8003e40:	f040 80b4 	bne.w	8003fac <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e50:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 8140 	beq.w	80040da <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e62:	429a      	cmp	r2, r3
 8003e64:	f080 8139 	bcs.w	80040da <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e6e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e7a:	f000 8088 	beq.w	8003f8e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	330c      	adds	r3, #12
 8003e84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e88:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e8c:	e853 3f00 	ldrex	r3, [r3]
 8003e90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003e94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	330c      	adds	r3, #12
 8003ea6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003eaa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003eae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003eb6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003eba:	e841 2300 	strex	r3, r2, [r1]
 8003ebe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003ec2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1d9      	bne.n	8003e7e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	3314      	adds	r3, #20
 8003ed0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ed4:	e853 3f00 	ldrex	r3, [r3]
 8003ed8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003eda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003edc:	f023 0301 	bic.w	r3, r3, #1
 8003ee0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	3314      	adds	r3, #20
 8003eea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003eee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003ef2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003ef6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003efa:	e841 2300 	strex	r3, r2, [r1]
 8003efe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003f00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1e1      	bne.n	8003eca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	3314      	adds	r3, #20
 8003f0c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f10:	e853 3f00 	ldrex	r3, [r3]
 8003f14:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003f16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	3314      	adds	r3, #20
 8003f26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003f2a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003f2c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f2e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003f30:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003f32:	e841 2300 	strex	r3, r2, [r1]
 8003f36:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003f38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1e3      	bne.n	8003f06 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2220      	movs	r2, #32
 8003f42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	330c      	adds	r3, #12
 8003f52:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f56:	e853 3f00 	ldrex	r3, [r3]
 8003f5a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003f5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f5e:	f023 0310 	bic.w	r3, r3, #16
 8003f62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	330c      	adds	r3, #12
 8003f6c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003f70:	65ba      	str	r2, [r7, #88]	; 0x58
 8003f72:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f74:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f76:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f78:	e841 2300 	strex	r3, r2, [r1]
 8003f7c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1e3      	bne.n	8003f4c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7fe fe9e 	bl	8002cca <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f000 f8ac 	bl	80040fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003fa4:	e099      	b.n	80040da <HAL_UART_IRQHandler+0x50e>
 8003fa6:	bf00      	nop
 8003fa8:	0800424f 	.word	0x0800424f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f000 808b 	beq.w	80040de <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003fc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 8086 	beq.w	80040de <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	330c      	adds	r3, #12
 8003fd8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fdc:	e853 3f00 	ldrex	r3, [r3]
 8003fe0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003fe2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fe4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fe8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	330c      	adds	r3, #12
 8003ff2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003ff6:	647a      	str	r2, [r7, #68]	; 0x44
 8003ff8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ffa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003ffc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ffe:	e841 2300 	strex	r3, r2, [r1]
 8004002:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004004:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1e3      	bne.n	8003fd2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	3314      	adds	r3, #20
 8004010:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004014:	e853 3f00 	ldrex	r3, [r3]
 8004018:	623b      	str	r3, [r7, #32]
   return(result);
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	f023 0301 	bic.w	r3, r3, #1
 8004020:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	3314      	adds	r3, #20
 800402a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800402e:	633a      	str	r2, [r7, #48]	; 0x30
 8004030:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004032:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004034:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004036:	e841 2300 	strex	r3, r2, [r1]
 800403a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800403c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1e3      	bne.n	800400a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2220      	movs	r2, #32
 8004046:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	330c      	adds	r3, #12
 8004056:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	e853 3f00 	ldrex	r3, [r3]
 800405e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f023 0310 	bic.w	r3, r3, #16
 8004066:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	330c      	adds	r3, #12
 8004070:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004074:	61fa      	str	r2, [r7, #28]
 8004076:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004078:	69b9      	ldr	r1, [r7, #24]
 800407a:	69fa      	ldr	r2, [r7, #28]
 800407c:	e841 2300 	strex	r3, r2, [r1]
 8004080:	617b      	str	r3, [r7, #20]
   return(result);
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d1e3      	bne.n	8004050 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004088:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800408c:	4619      	mov	r1, r3
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f834 	bl	80040fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004094:	e023      	b.n	80040de <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004096:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800409a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d009      	beq.n	80040b6 <HAL_UART_IRQHandler+0x4ea>
 80040a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d003      	beq.n	80040b6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f8e1 	bl	8004276 <UART_Transmit_IT>
    return;
 80040b4:	e014      	b.n	80040e0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80040b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d00e      	beq.n	80040e0 <HAL_UART_IRQHandler+0x514>
 80040c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d008      	beq.n	80040e0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 f921 	bl	8004316 <UART_EndTransmit_IT>
    return;
 80040d4:	e004      	b.n	80040e0 <HAL_UART_IRQHandler+0x514>
    return;
 80040d6:	bf00      	nop
 80040d8:	e002      	b.n	80040e0 <HAL_UART_IRQHandler+0x514>
      return;
 80040da:	bf00      	nop
 80040dc:	e000      	b.n	80040e0 <HAL_UART_IRQHandler+0x514>
      return;
 80040de:	bf00      	nop
  }
}
 80040e0:	37e8      	adds	r7, #232	; 0xe8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop

080040e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80040f0:	bf00      	nop
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	460b      	mov	r3, r1
 8004106:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	4613      	mov	r3, r2
 8004120:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	68ba      	ldr	r2, [r7, #8]
 8004126:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	88fa      	ldrh	r2, [r7, #6]
 800412c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	88fa      	ldrh	r2, [r7, #6]
 8004132:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2222      	movs	r2, #34	; 0x22
 800413e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68da      	ldr	r2, [r3, #12]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004158:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	695a      	ldr	r2, [r3, #20]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f042 0201 	orr.w	r2, r2, #1
 8004168:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68da      	ldr	r2, [r3, #12]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f042 0220 	orr.w	r2, r2, #32
 8004178:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3714      	adds	r7, #20
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004188:	b480      	push	{r7}
 800418a:	b095      	sub	sp, #84	; 0x54
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	330c      	adds	r3, #12
 8004196:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800419a:	e853 3f00 	ldrex	r3, [r3]
 800419e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80041a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80041a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	330c      	adds	r3, #12
 80041ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80041b0:	643a      	str	r2, [r7, #64]	; 0x40
 80041b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80041b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80041b8:	e841 2300 	strex	r3, r2, [r1]
 80041bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80041be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1e5      	bne.n	8004190 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	3314      	adds	r3, #20
 80041ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	e853 3f00 	ldrex	r3, [r3]
 80041d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	f023 0301 	bic.w	r3, r3, #1
 80041da:	64bb      	str	r3, [r7, #72]	; 0x48
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	3314      	adds	r3, #20
 80041e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041ec:	e841 2300 	strex	r3, r2, [r1]
 80041f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80041f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d1e5      	bne.n	80041c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d119      	bne.n	8004234 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	330c      	adds	r3, #12
 8004206:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	e853 3f00 	ldrex	r3, [r3]
 800420e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	f023 0310 	bic.w	r3, r3, #16
 8004216:	647b      	str	r3, [r7, #68]	; 0x44
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	330c      	adds	r3, #12
 800421e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004220:	61ba      	str	r2, [r7, #24]
 8004222:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004224:	6979      	ldr	r1, [r7, #20]
 8004226:	69ba      	ldr	r2, [r7, #24]
 8004228:	e841 2300 	strex	r3, r2, [r1]
 800422c:	613b      	str	r3, [r7, #16]
   return(result);
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1e5      	bne.n	8004200 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2220      	movs	r2, #32
 8004238:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004242:	bf00      	nop
 8004244:	3754      	adds	r7, #84	; 0x54
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr

0800424e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b084      	sub	sp, #16
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800425a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f7ff ff3d 	bl	80040e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800426e:	bf00      	nop
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004276:	b480      	push	{r7}
 8004278:	b085      	sub	sp, #20
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b21      	cmp	r3, #33	; 0x21
 8004288:	d13e      	bne.n	8004308 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004292:	d114      	bne.n	80042be <UART_Transmit_IT+0x48>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d110      	bne.n	80042be <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	881b      	ldrh	r3, [r3, #0]
 80042a6:	461a      	mov	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	1c9a      	adds	r2, r3, #2
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	621a      	str	r2, [r3, #32]
 80042bc:	e008      	b.n	80042d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6a1b      	ldr	r3, [r3, #32]
 80042c2:	1c59      	adds	r1, r3, #1
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	6211      	str	r1, [r2, #32]
 80042c8:	781a      	ldrb	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	3b01      	subs	r3, #1
 80042d8:	b29b      	uxth	r3, r3
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	4619      	mov	r1, r3
 80042de:	84d1      	strh	r1, [r2, #38]	; 0x26
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d10f      	bne.n	8004304 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68da      	ldr	r2, [r3, #12]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68da      	ldr	r2, [r3, #12]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004302:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004304:	2300      	movs	r3, #0
 8004306:	e000      	b.n	800430a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004308:	2302      	movs	r3, #2
  }
}
 800430a:	4618      	mov	r0, r3
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr

08004316 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004316:	b580      	push	{r7, lr}
 8004318:	b082      	sub	sp, #8
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68da      	ldr	r2, [r3, #12]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800432c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2220      	movs	r2, #32
 8004332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7fd f95e 	bl	80015f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800433c:	2300      	movs	r3, #0
}
 800433e:	4618      	mov	r0, r3
 8004340:	3708      	adds	r7, #8
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}

08004346 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004346:	b580      	push	{r7, lr}
 8004348:	b08c      	sub	sp, #48	; 0x30
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b22      	cmp	r3, #34	; 0x22
 8004358:	f040 80ab 	bne.w	80044b2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004364:	d117      	bne.n	8004396 <UART_Receive_IT+0x50>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d113      	bne.n	8004396 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800436e:	2300      	movs	r3, #0
 8004370:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004376:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	b29b      	uxth	r3, r3
 8004380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004384:	b29a      	uxth	r2, r3
 8004386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004388:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438e:	1c9a      	adds	r2, r3, #2
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	629a      	str	r2, [r3, #40]	; 0x28
 8004394:	e026      	b.n	80043e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800439c:	2300      	movs	r3, #0
 800439e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043a8:	d007      	beq.n	80043ba <UART_Receive_IT+0x74>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10a      	bne.n	80043c8 <UART_Receive_IT+0x82>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d106      	bne.n	80043c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c4:	701a      	strb	r2, [r3, #0]
 80043c6:	e008      	b.n	80043da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043d4:	b2da      	uxtb	r2, r3
 80043d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043de:	1c5a      	adds	r2, r3, #1
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	3b01      	subs	r3, #1
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	4619      	mov	r1, r3
 80043f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d15a      	bne.n	80044ae <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68da      	ldr	r2, [r3, #12]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f022 0220 	bic.w	r2, r2, #32
 8004406:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004416:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	695a      	ldr	r2, [r3, #20]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0201 	bic.w	r2, r2, #1
 8004426:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2220      	movs	r2, #32
 800442c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004434:	2b01      	cmp	r3, #1
 8004436:	d135      	bne.n	80044a4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	330c      	adds	r3, #12
 8004444:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	e853 3f00 	ldrex	r3, [r3]
 800444c:	613b      	str	r3, [r7, #16]
   return(result);
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	f023 0310 	bic.w	r3, r3, #16
 8004454:	627b      	str	r3, [r7, #36]	; 0x24
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	330c      	adds	r3, #12
 800445c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800445e:	623a      	str	r2, [r7, #32]
 8004460:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004462:	69f9      	ldr	r1, [r7, #28]
 8004464:	6a3a      	ldr	r2, [r7, #32]
 8004466:	e841 2300 	strex	r3, r2, [r1]
 800446a:	61bb      	str	r3, [r7, #24]
   return(result);
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1e5      	bne.n	800443e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0310 	and.w	r3, r3, #16
 800447c:	2b10      	cmp	r3, #16
 800447e:	d10a      	bne.n	8004496 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004480:	2300      	movs	r3, #0
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	60fb      	str	r3, [r7, #12]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	60fb      	str	r3, [r7, #12]
 8004494:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800449a:	4619      	mov	r1, r3
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f7ff fe2d 	bl	80040fc <HAL_UARTEx_RxEventCallback>
 80044a2:	e002      	b.n	80044aa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f7fd f8db 	bl	8001660 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80044aa:	2300      	movs	r3, #0
 80044ac:	e002      	b.n	80044b4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80044ae:	2300      	movs	r3, #0
 80044b0:	e000      	b.n	80044b4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80044b2:	2302      	movs	r3, #2
  }
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3730      	adds	r7, #48	; 0x30
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044c0:	b09f      	sub	sp, #124	; 0x7c
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	691b      	ldr	r3, [r3, #16]
 80044cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80044d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044d2:	68d9      	ldr	r1, [r3, #12]
 80044d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	ea40 0301 	orr.w	r3, r0, r1
 80044dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80044de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044e0:	689a      	ldr	r2, [r3, #8]
 80044e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	431a      	orrs	r2, r3
 80044e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	431a      	orrs	r2, r3
 80044ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044f0:	69db      	ldr	r3, [r3, #28]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80044f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004500:	f021 010c 	bic.w	r1, r1, #12
 8004504:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800450a:	430b      	orrs	r3, r1
 800450c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800450e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004518:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800451a:	6999      	ldr	r1, [r3, #24]
 800451c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	ea40 0301 	orr.w	r3, r0, r1
 8004524:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004526:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	4bc5      	ldr	r3, [pc, #788]	; (8004840 <UART_SetConfig+0x384>)
 800452c:	429a      	cmp	r2, r3
 800452e:	d004      	beq.n	800453a <UART_SetConfig+0x7e>
 8004530:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	4bc3      	ldr	r3, [pc, #780]	; (8004844 <UART_SetConfig+0x388>)
 8004536:	429a      	cmp	r2, r3
 8004538:	d103      	bne.n	8004542 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800453a:	f7ff fa71 	bl	8003a20 <HAL_RCC_GetPCLK2Freq>
 800453e:	6778      	str	r0, [r7, #116]	; 0x74
 8004540:	e002      	b.n	8004548 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004542:	f7ff fa59 	bl	80039f8 <HAL_RCC_GetPCLK1Freq>
 8004546:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004548:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800454a:	69db      	ldr	r3, [r3, #28]
 800454c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004550:	f040 80b6 	bne.w	80046c0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004554:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004556:	461c      	mov	r4, r3
 8004558:	f04f 0500 	mov.w	r5, #0
 800455c:	4622      	mov	r2, r4
 800455e:	462b      	mov	r3, r5
 8004560:	1891      	adds	r1, r2, r2
 8004562:	6439      	str	r1, [r7, #64]	; 0x40
 8004564:	415b      	adcs	r3, r3
 8004566:	647b      	str	r3, [r7, #68]	; 0x44
 8004568:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800456c:	1912      	adds	r2, r2, r4
 800456e:	eb45 0303 	adc.w	r3, r5, r3
 8004572:	f04f 0000 	mov.w	r0, #0
 8004576:	f04f 0100 	mov.w	r1, #0
 800457a:	00d9      	lsls	r1, r3, #3
 800457c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004580:	00d0      	lsls	r0, r2, #3
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	1911      	adds	r1, r2, r4
 8004588:	6639      	str	r1, [r7, #96]	; 0x60
 800458a:	416b      	adcs	r3, r5
 800458c:	667b      	str	r3, [r7, #100]	; 0x64
 800458e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	461a      	mov	r2, r3
 8004594:	f04f 0300 	mov.w	r3, #0
 8004598:	1891      	adds	r1, r2, r2
 800459a:	63b9      	str	r1, [r7, #56]	; 0x38
 800459c:	415b      	adcs	r3, r3
 800459e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80045a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80045a4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80045a8:	f7fc fb06 	bl	8000bb8 <__aeabi_uldivmod>
 80045ac:	4602      	mov	r2, r0
 80045ae:	460b      	mov	r3, r1
 80045b0:	4ba5      	ldr	r3, [pc, #660]	; (8004848 <UART_SetConfig+0x38c>)
 80045b2:	fba3 2302 	umull	r2, r3, r3, r2
 80045b6:	095b      	lsrs	r3, r3, #5
 80045b8:	011e      	lsls	r6, r3, #4
 80045ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045bc:	461c      	mov	r4, r3
 80045be:	f04f 0500 	mov.w	r5, #0
 80045c2:	4622      	mov	r2, r4
 80045c4:	462b      	mov	r3, r5
 80045c6:	1891      	adds	r1, r2, r2
 80045c8:	6339      	str	r1, [r7, #48]	; 0x30
 80045ca:	415b      	adcs	r3, r3
 80045cc:	637b      	str	r3, [r7, #52]	; 0x34
 80045ce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80045d2:	1912      	adds	r2, r2, r4
 80045d4:	eb45 0303 	adc.w	r3, r5, r3
 80045d8:	f04f 0000 	mov.w	r0, #0
 80045dc:	f04f 0100 	mov.w	r1, #0
 80045e0:	00d9      	lsls	r1, r3, #3
 80045e2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80045e6:	00d0      	lsls	r0, r2, #3
 80045e8:	4602      	mov	r2, r0
 80045ea:	460b      	mov	r3, r1
 80045ec:	1911      	adds	r1, r2, r4
 80045ee:	65b9      	str	r1, [r7, #88]	; 0x58
 80045f0:	416b      	adcs	r3, r5
 80045f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	461a      	mov	r2, r3
 80045fa:	f04f 0300 	mov.w	r3, #0
 80045fe:	1891      	adds	r1, r2, r2
 8004600:	62b9      	str	r1, [r7, #40]	; 0x28
 8004602:	415b      	adcs	r3, r3
 8004604:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004606:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800460a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800460e:	f7fc fad3 	bl	8000bb8 <__aeabi_uldivmod>
 8004612:	4602      	mov	r2, r0
 8004614:	460b      	mov	r3, r1
 8004616:	4b8c      	ldr	r3, [pc, #560]	; (8004848 <UART_SetConfig+0x38c>)
 8004618:	fba3 1302 	umull	r1, r3, r3, r2
 800461c:	095b      	lsrs	r3, r3, #5
 800461e:	2164      	movs	r1, #100	; 0x64
 8004620:	fb01 f303 	mul.w	r3, r1, r3
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	00db      	lsls	r3, r3, #3
 8004628:	3332      	adds	r3, #50	; 0x32
 800462a:	4a87      	ldr	r2, [pc, #540]	; (8004848 <UART_SetConfig+0x38c>)
 800462c:	fba2 2303 	umull	r2, r3, r2, r3
 8004630:	095b      	lsrs	r3, r3, #5
 8004632:	005b      	lsls	r3, r3, #1
 8004634:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004638:	441e      	add	r6, r3
 800463a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800463c:	4618      	mov	r0, r3
 800463e:	f04f 0100 	mov.w	r1, #0
 8004642:	4602      	mov	r2, r0
 8004644:	460b      	mov	r3, r1
 8004646:	1894      	adds	r4, r2, r2
 8004648:	623c      	str	r4, [r7, #32]
 800464a:	415b      	adcs	r3, r3
 800464c:	627b      	str	r3, [r7, #36]	; 0x24
 800464e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004652:	1812      	adds	r2, r2, r0
 8004654:	eb41 0303 	adc.w	r3, r1, r3
 8004658:	f04f 0400 	mov.w	r4, #0
 800465c:	f04f 0500 	mov.w	r5, #0
 8004660:	00dd      	lsls	r5, r3, #3
 8004662:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004666:	00d4      	lsls	r4, r2, #3
 8004668:	4622      	mov	r2, r4
 800466a:	462b      	mov	r3, r5
 800466c:	1814      	adds	r4, r2, r0
 800466e:	653c      	str	r4, [r7, #80]	; 0x50
 8004670:	414b      	adcs	r3, r1
 8004672:	657b      	str	r3, [r7, #84]	; 0x54
 8004674:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	461a      	mov	r2, r3
 800467a:	f04f 0300 	mov.w	r3, #0
 800467e:	1891      	adds	r1, r2, r2
 8004680:	61b9      	str	r1, [r7, #24]
 8004682:	415b      	adcs	r3, r3
 8004684:	61fb      	str	r3, [r7, #28]
 8004686:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800468a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800468e:	f7fc fa93 	bl	8000bb8 <__aeabi_uldivmod>
 8004692:	4602      	mov	r2, r0
 8004694:	460b      	mov	r3, r1
 8004696:	4b6c      	ldr	r3, [pc, #432]	; (8004848 <UART_SetConfig+0x38c>)
 8004698:	fba3 1302 	umull	r1, r3, r3, r2
 800469c:	095b      	lsrs	r3, r3, #5
 800469e:	2164      	movs	r1, #100	; 0x64
 80046a0:	fb01 f303 	mul.w	r3, r1, r3
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	3332      	adds	r3, #50	; 0x32
 80046aa:	4a67      	ldr	r2, [pc, #412]	; (8004848 <UART_SetConfig+0x38c>)
 80046ac:	fba2 2303 	umull	r2, r3, r2, r3
 80046b0:	095b      	lsrs	r3, r3, #5
 80046b2:	f003 0207 	and.w	r2, r3, #7
 80046b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4432      	add	r2, r6
 80046bc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80046be:	e0b9      	b.n	8004834 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046c2:	461c      	mov	r4, r3
 80046c4:	f04f 0500 	mov.w	r5, #0
 80046c8:	4622      	mov	r2, r4
 80046ca:	462b      	mov	r3, r5
 80046cc:	1891      	adds	r1, r2, r2
 80046ce:	6139      	str	r1, [r7, #16]
 80046d0:	415b      	adcs	r3, r3
 80046d2:	617b      	str	r3, [r7, #20]
 80046d4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80046d8:	1912      	adds	r2, r2, r4
 80046da:	eb45 0303 	adc.w	r3, r5, r3
 80046de:	f04f 0000 	mov.w	r0, #0
 80046e2:	f04f 0100 	mov.w	r1, #0
 80046e6:	00d9      	lsls	r1, r3, #3
 80046e8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80046ec:	00d0      	lsls	r0, r2, #3
 80046ee:	4602      	mov	r2, r0
 80046f0:	460b      	mov	r3, r1
 80046f2:	eb12 0804 	adds.w	r8, r2, r4
 80046f6:	eb43 0905 	adc.w	r9, r3, r5
 80046fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	4618      	mov	r0, r3
 8004700:	f04f 0100 	mov.w	r1, #0
 8004704:	f04f 0200 	mov.w	r2, #0
 8004708:	f04f 0300 	mov.w	r3, #0
 800470c:	008b      	lsls	r3, r1, #2
 800470e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004712:	0082      	lsls	r2, r0, #2
 8004714:	4640      	mov	r0, r8
 8004716:	4649      	mov	r1, r9
 8004718:	f7fc fa4e 	bl	8000bb8 <__aeabi_uldivmod>
 800471c:	4602      	mov	r2, r0
 800471e:	460b      	mov	r3, r1
 8004720:	4b49      	ldr	r3, [pc, #292]	; (8004848 <UART_SetConfig+0x38c>)
 8004722:	fba3 2302 	umull	r2, r3, r3, r2
 8004726:	095b      	lsrs	r3, r3, #5
 8004728:	011e      	lsls	r6, r3, #4
 800472a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800472c:	4618      	mov	r0, r3
 800472e:	f04f 0100 	mov.w	r1, #0
 8004732:	4602      	mov	r2, r0
 8004734:	460b      	mov	r3, r1
 8004736:	1894      	adds	r4, r2, r2
 8004738:	60bc      	str	r4, [r7, #8]
 800473a:	415b      	adcs	r3, r3
 800473c:	60fb      	str	r3, [r7, #12]
 800473e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004742:	1812      	adds	r2, r2, r0
 8004744:	eb41 0303 	adc.w	r3, r1, r3
 8004748:	f04f 0400 	mov.w	r4, #0
 800474c:	f04f 0500 	mov.w	r5, #0
 8004750:	00dd      	lsls	r5, r3, #3
 8004752:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004756:	00d4      	lsls	r4, r2, #3
 8004758:	4622      	mov	r2, r4
 800475a:	462b      	mov	r3, r5
 800475c:	1814      	adds	r4, r2, r0
 800475e:	64bc      	str	r4, [r7, #72]	; 0x48
 8004760:	414b      	adcs	r3, r1
 8004762:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004764:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	4618      	mov	r0, r3
 800476a:	f04f 0100 	mov.w	r1, #0
 800476e:	f04f 0200 	mov.w	r2, #0
 8004772:	f04f 0300 	mov.w	r3, #0
 8004776:	008b      	lsls	r3, r1, #2
 8004778:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800477c:	0082      	lsls	r2, r0, #2
 800477e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004782:	f7fc fa19 	bl	8000bb8 <__aeabi_uldivmod>
 8004786:	4602      	mov	r2, r0
 8004788:	460b      	mov	r3, r1
 800478a:	4b2f      	ldr	r3, [pc, #188]	; (8004848 <UART_SetConfig+0x38c>)
 800478c:	fba3 1302 	umull	r1, r3, r3, r2
 8004790:	095b      	lsrs	r3, r3, #5
 8004792:	2164      	movs	r1, #100	; 0x64
 8004794:	fb01 f303 	mul.w	r3, r1, r3
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	011b      	lsls	r3, r3, #4
 800479c:	3332      	adds	r3, #50	; 0x32
 800479e:	4a2a      	ldr	r2, [pc, #168]	; (8004848 <UART_SetConfig+0x38c>)
 80047a0:	fba2 2303 	umull	r2, r3, r2, r3
 80047a4:	095b      	lsrs	r3, r3, #5
 80047a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047aa:	441e      	add	r6, r3
 80047ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047ae:	4618      	mov	r0, r3
 80047b0:	f04f 0100 	mov.w	r1, #0
 80047b4:	4602      	mov	r2, r0
 80047b6:	460b      	mov	r3, r1
 80047b8:	1894      	adds	r4, r2, r2
 80047ba:	603c      	str	r4, [r7, #0]
 80047bc:	415b      	adcs	r3, r3
 80047be:	607b      	str	r3, [r7, #4]
 80047c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047c4:	1812      	adds	r2, r2, r0
 80047c6:	eb41 0303 	adc.w	r3, r1, r3
 80047ca:	f04f 0400 	mov.w	r4, #0
 80047ce:	f04f 0500 	mov.w	r5, #0
 80047d2:	00dd      	lsls	r5, r3, #3
 80047d4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80047d8:	00d4      	lsls	r4, r2, #3
 80047da:	4622      	mov	r2, r4
 80047dc:	462b      	mov	r3, r5
 80047de:	eb12 0a00 	adds.w	sl, r2, r0
 80047e2:	eb43 0b01 	adc.w	fp, r3, r1
 80047e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f04f 0100 	mov.w	r1, #0
 80047f0:	f04f 0200 	mov.w	r2, #0
 80047f4:	f04f 0300 	mov.w	r3, #0
 80047f8:	008b      	lsls	r3, r1, #2
 80047fa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80047fe:	0082      	lsls	r2, r0, #2
 8004800:	4650      	mov	r0, sl
 8004802:	4659      	mov	r1, fp
 8004804:	f7fc f9d8 	bl	8000bb8 <__aeabi_uldivmod>
 8004808:	4602      	mov	r2, r0
 800480a:	460b      	mov	r3, r1
 800480c:	4b0e      	ldr	r3, [pc, #56]	; (8004848 <UART_SetConfig+0x38c>)
 800480e:	fba3 1302 	umull	r1, r3, r3, r2
 8004812:	095b      	lsrs	r3, r3, #5
 8004814:	2164      	movs	r1, #100	; 0x64
 8004816:	fb01 f303 	mul.w	r3, r1, r3
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	011b      	lsls	r3, r3, #4
 800481e:	3332      	adds	r3, #50	; 0x32
 8004820:	4a09      	ldr	r2, [pc, #36]	; (8004848 <UART_SetConfig+0x38c>)
 8004822:	fba2 2303 	umull	r2, r3, r2, r3
 8004826:	095b      	lsrs	r3, r3, #5
 8004828:	f003 020f 	and.w	r2, r3, #15
 800482c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4432      	add	r2, r6
 8004832:	609a      	str	r2, [r3, #8]
}
 8004834:	bf00      	nop
 8004836:	377c      	adds	r7, #124	; 0x7c
 8004838:	46bd      	mov	sp, r7
 800483a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800483e:	bf00      	nop
 8004840:	40011000 	.word	0x40011000
 8004844:	40011400 	.word	0x40011400
 8004848:	51eb851f 	.word	0x51eb851f

0800484c <__assert_func>:
 800484c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800484e:	4614      	mov	r4, r2
 8004850:	461a      	mov	r2, r3
 8004852:	4b09      	ldr	r3, [pc, #36]	; (8004878 <__assert_func+0x2c>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4605      	mov	r5, r0
 8004858:	68d8      	ldr	r0, [r3, #12]
 800485a:	b14c      	cbz	r4, 8004870 <__assert_func+0x24>
 800485c:	4b07      	ldr	r3, [pc, #28]	; (800487c <__assert_func+0x30>)
 800485e:	9100      	str	r1, [sp, #0]
 8004860:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004864:	4906      	ldr	r1, [pc, #24]	; (8004880 <__assert_func+0x34>)
 8004866:	462b      	mov	r3, r5
 8004868:	f000 f814 	bl	8004894 <fiprintf>
 800486c:	f001 f832 	bl	80058d4 <abort>
 8004870:	4b04      	ldr	r3, [pc, #16]	; (8004884 <__assert_func+0x38>)
 8004872:	461c      	mov	r4, r3
 8004874:	e7f3      	b.n	800485e <__assert_func+0x12>
 8004876:	bf00      	nop
 8004878:	2000000c 	.word	0x2000000c
 800487c:	08007cd8 	.word	0x08007cd8
 8004880:	08007ce5 	.word	0x08007ce5
 8004884:	08007d13 	.word	0x08007d13

08004888 <__errno>:
 8004888:	4b01      	ldr	r3, [pc, #4]	; (8004890 <__errno+0x8>)
 800488a:	6818      	ldr	r0, [r3, #0]
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	2000000c 	.word	0x2000000c

08004894 <fiprintf>:
 8004894:	b40e      	push	{r1, r2, r3}
 8004896:	b503      	push	{r0, r1, lr}
 8004898:	4601      	mov	r1, r0
 800489a:	ab03      	add	r3, sp, #12
 800489c:	4805      	ldr	r0, [pc, #20]	; (80048b4 <fiprintf+0x20>)
 800489e:	f853 2b04 	ldr.w	r2, [r3], #4
 80048a2:	6800      	ldr	r0, [r0, #0]
 80048a4:	9301      	str	r3, [sp, #4]
 80048a6:	f000 f91d 	bl	8004ae4 <_vfiprintf_r>
 80048aa:	b002      	add	sp, #8
 80048ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80048b0:	b003      	add	sp, #12
 80048b2:	4770      	bx	lr
 80048b4:	2000000c 	.word	0x2000000c

080048b8 <__libc_init_array>:
 80048b8:	b570      	push	{r4, r5, r6, lr}
 80048ba:	4d0d      	ldr	r5, [pc, #52]	; (80048f0 <__libc_init_array+0x38>)
 80048bc:	4c0d      	ldr	r4, [pc, #52]	; (80048f4 <__libc_init_array+0x3c>)
 80048be:	1b64      	subs	r4, r4, r5
 80048c0:	10a4      	asrs	r4, r4, #2
 80048c2:	2600      	movs	r6, #0
 80048c4:	42a6      	cmp	r6, r4
 80048c6:	d109      	bne.n	80048dc <__libc_init_array+0x24>
 80048c8:	4d0b      	ldr	r5, [pc, #44]	; (80048f8 <__libc_init_array+0x40>)
 80048ca:	4c0c      	ldr	r4, [pc, #48]	; (80048fc <__libc_init_array+0x44>)
 80048cc:	f002 fd4e 	bl	800736c <_init>
 80048d0:	1b64      	subs	r4, r4, r5
 80048d2:	10a4      	asrs	r4, r4, #2
 80048d4:	2600      	movs	r6, #0
 80048d6:	42a6      	cmp	r6, r4
 80048d8:	d105      	bne.n	80048e6 <__libc_init_array+0x2e>
 80048da:	bd70      	pop	{r4, r5, r6, pc}
 80048dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80048e0:	4798      	blx	r3
 80048e2:	3601      	adds	r6, #1
 80048e4:	e7ee      	b.n	80048c4 <__libc_init_array+0xc>
 80048e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80048ea:	4798      	blx	r3
 80048ec:	3601      	adds	r6, #1
 80048ee:	e7f2      	b.n	80048d6 <__libc_init_array+0x1e>
 80048f0:	080080c8 	.word	0x080080c8
 80048f4:	080080c8 	.word	0x080080c8
 80048f8:	080080c8 	.word	0x080080c8
 80048fc:	080080cc 	.word	0x080080cc

08004900 <malloc>:
 8004900:	4b02      	ldr	r3, [pc, #8]	; (800490c <malloc+0xc>)
 8004902:	4601      	mov	r1, r0
 8004904:	6818      	ldr	r0, [r3, #0]
 8004906:	f000 b869 	b.w	80049dc <_malloc_r>
 800490a:	bf00      	nop
 800490c:	2000000c 	.word	0x2000000c

08004910 <memcpy>:
 8004910:	440a      	add	r2, r1
 8004912:	4291      	cmp	r1, r2
 8004914:	f100 33ff 	add.w	r3, r0, #4294967295
 8004918:	d100      	bne.n	800491c <memcpy+0xc>
 800491a:	4770      	bx	lr
 800491c:	b510      	push	{r4, lr}
 800491e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004922:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004926:	4291      	cmp	r1, r2
 8004928:	d1f9      	bne.n	800491e <memcpy+0xe>
 800492a:	bd10      	pop	{r4, pc}

0800492c <memset>:
 800492c:	4402      	add	r2, r0
 800492e:	4603      	mov	r3, r0
 8004930:	4293      	cmp	r3, r2
 8004932:	d100      	bne.n	8004936 <memset+0xa>
 8004934:	4770      	bx	lr
 8004936:	f803 1b01 	strb.w	r1, [r3], #1
 800493a:	e7f9      	b.n	8004930 <memset+0x4>

0800493c <_free_r>:
 800493c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800493e:	2900      	cmp	r1, #0
 8004940:	d048      	beq.n	80049d4 <_free_r+0x98>
 8004942:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004946:	9001      	str	r0, [sp, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	f1a1 0404 	sub.w	r4, r1, #4
 800494e:	bfb8      	it	lt
 8004950:	18e4      	addlt	r4, r4, r3
 8004952:	f002 f861 	bl	8006a18 <__malloc_lock>
 8004956:	4a20      	ldr	r2, [pc, #128]	; (80049d8 <_free_r+0x9c>)
 8004958:	9801      	ldr	r0, [sp, #4]
 800495a:	6813      	ldr	r3, [r2, #0]
 800495c:	4615      	mov	r5, r2
 800495e:	b933      	cbnz	r3, 800496e <_free_r+0x32>
 8004960:	6063      	str	r3, [r4, #4]
 8004962:	6014      	str	r4, [r2, #0]
 8004964:	b003      	add	sp, #12
 8004966:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800496a:	f002 b85b 	b.w	8006a24 <__malloc_unlock>
 800496e:	42a3      	cmp	r3, r4
 8004970:	d90b      	bls.n	800498a <_free_r+0x4e>
 8004972:	6821      	ldr	r1, [r4, #0]
 8004974:	1862      	adds	r2, r4, r1
 8004976:	4293      	cmp	r3, r2
 8004978:	bf04      	itt	eq
 800497a:	681a      	ldreq	r2, [r3, #0]
 800497c:	685b      	ldreq	r3, [r3, #4]
 800497e:	6063      	str	r3, [r4, #4]
 8004980:	bf04      	itt	eq
 8004982:	1852      	addeq	r2, r2, r1
 8004984:	6022      	streq	r2, [r4, #0]
 8004986:	602c      	str	r4, [r5, #0]
 8004988:	e7ec      	b.n	8004964 <_free_r+0x28>
 800498a:	461a      	mov	r2, r3
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	b10b      	cbz	r3, 8004994 <_free_r+0x58>
 8004990:	42a3      	cmp	r3, r4
 8004992:	d9fa      	bls.n	800498a <_free_r+0x4e>
 8004994:	6811      	ldr	r1, [r2, #0]
 8004996:	1855      	adds	r5, r2, r1
 8004998:	42a5      	cmp	r5, r4
 800499a:	d10b      	bne.n	80049b4 <_free_r+0x78>
 800499c:	6824      	ldr	r4, [r4, #0]
 800499e:	4421      	add	r1, r4
 80049a0:	1854      	adds	r4, r2, r1
 80049a2:	42a3      	cmp	r3, r4
 80049a4:	6011      	str	r1, [r2, #0]
 80049a6:	d1dd      	bne.n	8004964 <_free_r+0x28>
 80049a8:	681c      	ldr	r4, [r3, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	6053      	str	r3, [r2, #4]
 80049ae:	4421      	add	r1, r4
 80049b0:	6011      	str	r1, [r2, #0]
 80049b2:	e7d7      	b.n	8004964 <_free_r+0x28>
 80049b4:	d902      	bls.n	80049bc <_free_r+0x80>
 80049b6:	230c      	movs	r3, #12
 80049b8:	6003      	str	r3, [r0, #0]
 80049ba:	e7d3      	b.n	8004964 <_free_r+0x28>
 80049bc:	6825      	ldr	r5, [r4, #0]
 80049be:	1961      	adds	r1, r4, r5
 80049c0:	428b      	cmp	r3, r1
 80049c2:	bf04      	itt	eq
 80049c4:	6819      	ldreq	r1, [r3, #0]
 80049c6:	685b      	ldreq	r3, [r3, #4]
 80049c8:	6063      	str	r3, [r4, #4]
 80049ca:	bf04      	itt	eq
 80049cc:	1949      	addeq	r1, r1, r5
 80049ce:	6021      	streq	r1, [r4, #0]
 80049d0:	6054      	str	r4, [r2, #4]
 80049d2:	e7c7      	b.n	8004964 <_free_r+0x28>
 80049d4:	b003      	add	sp, #12
 80049d6:	bd30      	pop	{r4, r5, pc}
 80049d8:	20000a78 	.word	0x20000a78

080049dc <_malloc_r>:
 80049dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049de:	1ccd      	adds	r5, r1, #3
 80049e0:	f025 0503 	bic.w	r5, r5, #3
 80049e4:	3508      	adds	r5, #8
 80049e6:	2d0c      	cmp	r5, #12
 80049e8:	bf38      	it	cc
 80049ea:	250c      	movcc	r5, #12
 80049ec:	2d00      	cmp	r5, #0
 80049ee:	4606      	mov	r6, r0
 80049f0:	db01      	blt.n	80049f6 <_malloc_r+0x1a>
 80049f2:	42a9      	cmp	r1, r5
 80049f4:	d903      	bls.n	80049fe <_malloc_r+0x22>
 80049f6:	230c      	movs	r3, #12
 80049f8:	6033      	str	r3, [r6, #0]
 80049fa:	2000      	movs	r0, #0
 80049fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049fe:	f002 f80b 	bl	8006a18 <__malloc_lock>
 8004a02:	4921      	ldr	r1, [pc, #132]	; (8004a88 <_malloc_r+0xac>)
 8004a04:	680a      	ldr	r2, [r1, #0]
 8004a06:	4614      	mov	r4, r2
 8004a08:	b99c      	cbnz	r4, 8004a32 <_malloc_r+0x56>
 8004a0a:	4f20      	ldr	r7, [pc, #128]	; (8004a8c <_malloc_r+0xb0>)
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	b923      	cbnz	r3, 8004a1a <_malloc_r+0x3e>
 8004a10:	4621      	mov	r1, r4
 8004a12:	4630      	mov	r0, r6
 8004a14:	f000 fe8e 	bl	8005734 <_sbrk_r>
 8004a18:	6038      	str	r0, [r7, #0]
 8004a1a:	4629      	mov	r1, r5
 8004a1c:	4630      	mov	r0, r6
 8004a1e:	f000 fe89 	bl	8005734 <_sbrk_r>
 8004a22:	1c43      	adds	r3, r0, #1
 8004a24:	d123      	bne.n	8004a6e <_malloc_r+0x92>
 8004a26:	230c      	movs	r3, #12
 8004a28:	6033      	str	r3, [r6, #0]
 8004a2a:	4630      	mov	r0, r6
 8004a2c:	f001 fffa 	bl	8006a24 <__malloc_unlock>
 8004a30:	e7e3      	b.n	80049fa <_malloc_r+0x1e>
 8004a32:	6823      	ldr	r3, [r4, #0]
 8004a34:	1b5b      	subs	r3, r3, r5
 8004a36:	d417      	bmi.n	8004a68 <_malloc_r+0x8c>
 8004a38:	2b0b      	cmp	r3, #11
 8004a3a:	d903      	bls.n	8004a44 <_malloc_r+0x68>
 8004a3c:	6023      	str	r3, [r4, #0]
 8004a3e:	441c      	add	r4, r3
 8004a40:	6025      	str	r5, [r4, #0]
 8004a42:	e004      	b.n	8004a4e <_malloc_r+0x72>
 8004a44:	6863      	ldr	r3, [r4, #4]
 8004a46:	42a2      	cmp	r2, r4
 8004a48:	bf0c      	ite	eq
 8004a4a:	600b      	streq	r3, [r1, #0]
 8004a4c:	6053      	strne	r3, [r2, #4]
 8004a4e:	4630      	mov	r0, r6
 8004a50:	f001 ffe8 	bl	8006a24 <__malloc_unlock>
 8004a54:	f104 000b 	add.w	r0, r4, #11
 8004a58:	1d23      	adds	r3, r4, #4
 8004a5a:	f020 0007 	bic.w	r0, r0, #7
 8004a5e:	1ac2      	subs	r2, r0, r3
 8004a60:	d0cc      	beq.n	80049fc <_malloc_r+0x20>
 8004a62:	1a1b      	subs	r3, r3, r0
 8004a64:	50a3      	str	r3, [r4, r2]
 8004a66:	e7c9      	b.n	80049fc <_malloc_r+0x20>
 8004a68:	4622      	mov	r2, r4
 8004a6a:	6864      	ldr	r4, [r4, #4]
 8004a6c:	e7cc      	b.n	8004a08 <_malloc_r+0x2c>
 8004a6e:	1cc4      	adds	r4, r0, #3
 8004a70:	f024 0403 	bic.w	r4, r4, #3
 8004a74:	42a0      	cmp	r0, r4
 8004a76:	d0e3      	beq.n	8004a40 <_malloc_r+0x64>
 8004a78:	1a21      	subs	r1, r4, r0
 8004a7a:	4630      	mov	r0, r6
 8004a7c:	f000 fe5a 	bl	8005734 <_sbrk_r>
 8004a80:	3001      	adds	r0, #1
 8004a82:	d1dd      	bne.n	8004a40 <_malloc_r+0x64>
 8004a84:	e7cf      	b.n	8004a26 <_malloc_r+0x4a>
 8004a86:	bf00      	nop
 8004a88:	20000a78 	.word	0x20000a78
 8004a8c:	20000a7c 	.word	0x20000a7c

08004a90 <__sfputc_r>:
 8004a90:	6893      	ldr	r3, [r2, #8]
 8004a92:	3b01      	subs	r3, #1
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	b410      	push	{r4}
 8004a98:	6093      	str	r3, [r2, #8]
 8004a9a:	da08      	bge.n	8004aae <__sfputc_r+0x1e>
 8004a9c:	6994      	ldr	r4, [r2, #24]
 8004a9e:	42a3      	cmp	r3, r4
 8004aa0:	db01      	blt.n	8004aa6 <__sfputc_r+0x16>
 8004aa2:	290a      	cmp	r1, #10
 8004aa4:	d103      	bne.n	8004aae <__sfputc_r+0x1e>
 8004aa6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004aaa:	f000 be53 	b.w	8005754 <__swbuf_r>
 8004aae:	6813      	ldr	r3, [r2, #0]
 8004ab0:	1c58      	adds	r0, r3, #1
 8004ab2:	6010      	str	r0, [r2, #0]
 8004ab4:	7019      	strb	r1, [r3, #0]
 8004ab6:	4608      	mov	r0, r1
 8004ab8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004abc:	4770      	bx	lr

08004abe <__sfputs_r>:
 8004abe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac0:	4606      	mov	r6, r0
 8004ac2:	460f      	mov	r7, r1
 8004ac4:	4614      	mov	r4, r2
 8004ac6:	18d5      	adds	r5, r2, r3
 8004ac8:	42ac      	cmp	r4, r5
 8004aca:	d101      	bne.n	8004ad0 <__sfputs_r+0x12>
 8004acc:	2000      	movs	r0, #0
 8004ace:	e007      	b.n	8004ae0 <__sfputs_r+0x22>
 8004ad0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ad4:	463a      	mov	r2, r7
 8004ad6:	4630      	mov	r0, r6
 8004ad8:	f7ff ffda 	bl	8004a90 <__sfputc_r>
 8004adc:	1c43      	adds	r3, r0, #1
 8004ade:	d1f3      	bne.n	8004ac8 <__sfputs_r+0xa>
 8004ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004ae4 <_vfiprintf_r>:
 8004ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ae8:	460d      	mov	r5, r1
 8004aea:	b09d      	sub	sp, #116	; 0x74
 8004aec:	4614      	mov	r4, r2
 8004aee:	4698      	mov	r8, r3
 8004af0:	4606      	mov	r6, r0
 8004af2:	b118      	cbz	r0, 8004afc <_vfiprintf_r+0x18>
 8004af4:	6983      	ldr	r3, [r0, #24]
 8004af6:	b90b      	cbnz	r3, 8004afc <_vfiprintf_r+0x18>
 8004af8:	f001 fe84 	bl	8006804 <__sinit>
 8004afc:	4b89      	ldr	r3, [pc, #548]	; (8004d24 <_vfiprintf_r+0x240>)
 8004afe:	429d      	cmp	r5, r3
 8004b00:	d11b      	bne.n	8004b3a <_vfiprintf_r+0x56>
 8004b02:	6875      	ldr	r5, [r6, #4]
 8004b04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b06:	07d9      	lsls	r1, r3, #31
 8004b08:	d405      	bmi.n	8004b16 <_vfiprintf_r+0x32>
 8004b0a:	89ab      	ldrh	r3, [r5, #12]
 8004b0c:	059a      	lsls	r2, r3, #22
 8004b0e:	d402      	bmi.n	8004b16 <_vfiprintf_r+0x32>
 8004b10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b12:	f001 ff1a 	bl	800694a <__retarget_lock_acquire_recursive>
 8004b16:	89ab      	ldrh	r3, [r5, #12]
 8004b18:	071b      	lsls	r3, r3, #28
 8004b1a:	d501      	bpl.n	8004b20 <_vfiprintf_r+0x3c>
 8004b1c:	692b      	ldr	r3, [r5, #16]
 8004b1e:	b9eb      	cbnz	r3, 8004b5c <_vfiprintf_r+0x78>
 8004b20:	4629      	mov	r1, r5
 8004b22:	4630      	mov	r0, r6
 8004b24:	f000 fe68 	bl	80057f8 <__swsetup_r>
 8004b28:	b1c0      	cbz	r0, 8004b5c <_vfiprintf_r+0x78>
 8004b2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b2c:	07dc      	lsls	r4, r3, #31
 8004b2e:	d50e      	bpl.n	8004b4e <_vfiprintf_r+0x6a>
 8004b30:	f04f 30ff 	mov.w	r0, #4294967295
 8004b34:	b01d      	add	sp, #116	; 0x74
 8004b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b3a:	4b7b      	ldr	r3, [pc, #492]	; (8004d28 <_vfiprintf_r+0x244>)
 8004b3c:	429d      	cmp	r5, r3
 8004b3e:	d101      	bne.n	8004b44 <_vfiprintf_r+0x60>
 8004b40:	68b5      	ldr	r5, [r6, #8]
 8004b42:	e7df      	b.n	8004b04 <_vfiprintf_r+0x20>
 8004b44:	4b79      	ldr	r3, [pc, #484]	; (8004d2c <_vfiprintf_r+0x248>)
 8004b46:	429d      	cmp	r5, r3
 8004b48:	bf08      	it	eq
 8004b4a:	68f5      	ldreq	r5, [r6, #12]
 8004b4c:	e7da      	b.n	8004b04 <_vfiprintf_r+0x20>
 8004b4e:	89ab      	ldrh	r3, [r5, #12]
 8004b50:	0598      	lsls	r0, r3, #22
 8004b52:	d4ed      	bmi.n	8004b30 <_vfiprintf_r+0x4c>
 8004b54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b56:	f001 fef9 	bl	800694c <__retarget_lock_release_recursive>
 8004b5a:	e7e9      	b.n	8004b30 <_vfiprintf_r+0x4c>
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	9309      	str	r3, [sp, #36]	; 0x24
 8004b60:	2320      	movs	r3, #32
 8004b62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b66:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b6a:	2330      	movs	r3, #48	; 0x30
 8004b6c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004d30 <_vfiprintf_r+0x24c>
 8004b70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b74:	f04f 0901 	mov.w	r9, #1
 8004b78:	4623      	mov	r3, r4
 8004b7a:	469a      	mov	sl, r3
 8004b7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b80:	b10a      	cbz	r2, 8004b86 <_vfiprintf_r+0xa2>
 8004b82:	2a25      	cmp	r2, #37	; 0x25
 8004b84:	d1f9      	bne.n	8004b7a <_vfiprintf_r+0x96>
 8004b86:	ebba 0b04 	subs.w	fp, sl, r4
 8004b8a:	d00b      	beq.n	8004ba4 <_vfiprintf_r+0xc0>
 8004b8c:	465b      	mov	r3, fp
 8004b8e:	4622      	mov	r2, r4
 8004b90:	4629      	mov	r1, r5
 8004b92:	4630      	mov	r0, r6
 8004b94:	f7ff ff93 	bl	8004abe <__sfputs_r>
 8004b98:	3001      	adds	r0, #1
 8004b9a:	f000 80aa 	beq.w	8004cf2 <_vfiprintf_r+0x20e>
 8004b9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ba0:	445a      	add	r2, fp
 8004ba2:	9209      	str	r2, [sp, #36]	; 0x24
 8004ba4:	f89a 3000 	ldrb.w	r3, [sl]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f000 80a2 	beq.w	8004cf2 <_vfiprintf_r+0x20e>
 8004bae:	2300      	movs	r3, #0
 8004bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8004bb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bb8:	f10a 0a01 	add.w	sl, sl, #1
 8004bbc:	9304      	str	r3, [sp, #16]
 8004bbe:	9307      	str	r3, [sp, #28]
 8004bc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004bc4:	931a      	str	r3, [sp, #104]	; 0x68
 8004bc6:	4654      	mov	r4, sl
 8004bc8:	2205      	movs	r2, #5
 8004bca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bce:	4858      	ldr	r0, [pc, #352]	; (8004d30 <_vfiprintf_r+0x24c>)
 8004bd0:	f7fb fb0e 	bl	80001f0 <memchr>
 8004bd4:	9a04      	ldr	r2, [sp, #16]
 8004bd6:	b9d8      	cbnz	r0, 8004c10 <_vfiprintf_r+0x12c>
 8004bd8:	06d1      	lsls	r1, r2, #27
 8004bda:	bf44      	itt	mi
 8004bdc:	2320      	movmi	r3, #32
 8004bde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004be2:	0713      	lsls	r3, r2, #28
 8004be4:	bf44      	itt	mi
 8004be6:	232b      	movmi	r3, #43	; 0x2b
 8004be8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004bec:	f89a 3000 	ldrb.w	r3, [sl]
 8004bf0:	2b2a      	cmp	r3, #42	; 0x2a
 8004bf2:	d015      	beq.n	8004c20 <_vfiprintf_r+0x13c>
 8004bf4:	9a07      	ldr	r2, [sp, #28]
 8004bf6:	4654      	mov	r4, sl
 8004bf8:	2000      	movs	r0, #0
 8004bfa:	f04f 0c0a 	mov.w	ip, #10
 8004bfe:	4621      	mov	r1, r4
 8004c00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c04:	3b30      	subs	r3, #48	; 0x30
 8004c06:	2b09      	cmp	r3, #9
 8004c08:	d94e      	bls.n	8004ca8 <_vfiprintf_r+0x1c4>
 8004c0a:	b1b0      	cbz	r0, 8004c3a <_vfiprintf_r+0x156>
 8004c0c:	9207      	str	r2, [sp, #28]
 8004c0e:	e014      	b.n	8004c3a <_vfiprintf_r+0x156>
 8004c10:	eba0 0308 	sub.w	r3, r0, r8
 8004c14:	fa09 f303 	lsl.w	r3, r9, r3
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	9304      	str	r3, [sp, #16]
 8004c1c:	46a2      	mov	sl, r4
 8004c1e:	e7d2      	b.n	8004bc6 <_vfiprintf_r+0xe2>
 8004c20:	9b03      	ldr	r3, [sp, #12]
 8004c22:	1d19      	adds	r1, r3, #4
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	9103      	str	r1, [sp, #12]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	bfbb      	ittet	lt
 8004c2c:	425b      	neglt	r3, r3
 8004c2e:	f042 0202 	orrlt.w	r2, r2, #2
 8004c32:	9307      	strge	r3, [sp, #28]
 8004c34:	9307      	strlt	r3, [sp, #28]
 8004c36:	bfb8      	it	lt
 8004c38:	9204      	strlt	r2, [sp, #16]
 8004c3a:	7823      	ldrb	r3, [r4, #0]
 8004c3c:	2b2e      	cmp	r3, #46	; 0x2e
 8004c3e:	d10c      	bne.n	8004c5a <_vfiprintf_r+0x176>
 8004c40:	7863      	ldrb	r3, [r4, #1]
 8004c42:	2b2a      	cmp	r3, #42	; 0x2a
 8004c44:	d135      	bne.n	8004cb2 <_vfiprintf_r+0x1ce>
 8004c46:	9b03      	ldr	r3, [sp, #12]
 8004c48:	1d1a      	adds	r2, r3, #4
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	9203      	str	r2, [sp, #12]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	bfb8      	it	lt
 8004c52:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c56:	3402      	adds	r4, #2
 8004c58:	9305      	str	r3, [sp, #20]
 8004c5a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004d40 <_vfiprintf_r+0x25c>
 8004c5e:	7821      	ldrb	r1, [r4, #0]
 8004c60:	2203      	movs	r2, #3
 8004c62:	4650      	mov	r0, sl
 8004c64:	f7fb fac4 	bl	80001f0 <memchr>
 8004c68:	b140      	cbz	r0, 8004c7c <_vfiprintf_r+0x198>
 8004c6a:	2340      	movs	r3, #64	; 0x40
 8004c6c:	eba0 000a 	sub.w	r0, r0, sl
 8004c70:	fa03 f000 	lsl.w	r0, r3, r0
 8004c74:	9b04      	ldr	r3, [sp, #16]
 8004c76:	4303      	orrs	r3, r0
 8004c78:	3401      	adds	r4, #1
 8004c7a:	9304      	str	r3, [sp, #16]
 8004c7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c80:	482c      	ldr	r0, [pc, #176]	; (8004d34 <_vfiprintf_r+0x250>)
 8004c82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c86:	2206      	movs	r2, #6
 8004c88:	f7fb fab2 	bl	80001f0 <memchr>
 8004c8c:	2800      	cmp	r0, #0
 8004c8e:	d03f      	beq.n	8004d10 <_vfiprintf_r+0x22c>
 8004c90:	4b29      	ldr	r3, [pc, #164]	; (8004d38 <_vfiprintf_r+0x254>)
 8004c92:	bb1b      	cbnz	r3, 8004cdc <_vfiprintf_r+0x1f8>
 8004c94:	9b03      	ldr	r3, [sp, #12]
 8004c96:	3307      	adds	r3, #7
 8004c98:	f023 0307 	bic.w	r3, r3, #7
 8004c9c:	3308      	adds	r3, #8
 8004c9e:	9303      	str	r3, [sp, #12]
 8004ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ca2:	443b      	add	r3, r7
 8004ca4:	9309      	str	r3, [sp, #36]	; 0x24
 8004ca6:	e767      	b.n	8004b78 <_vfiprintf_r+0x94>
 8004ca8:	fb0c 3202 	mla	r2, ip, r2, r3
 8004cac:	460c      	mov	r4, r1
 8004cae:	2001      	movs	r0, #1
 8004cb0:	e7a5      	b.n	8004bfe <_vfiprintf_r+0x11a>
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	3401      	adds	r4, #1
 8004cb6:	9305      	str	r3, [sp, #20]
 8004cb8:	4619      	mov	r1, r3
 8004cba:	f04f 0c0a 	mov.w	ip, #10
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cc4:	3a30      	subs	r2, #48	; 0x30
 8004cc6:	2a09      	cmp	r2, #9
 8004cc8:	d903      	bls.n	8004cd2 <_vfiprintf_r+0x1ee>
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d0c5      	beq.n	8004c5a <_vfiprintf_r+0x176>
 8004cce:	9105      	str	r1, [sp, #20]
 8004cd0:	e7c3      	b.n	8004c5a <_vfiprintf_r+0x176>
 8004cd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8004cd6:	4604      	mov	r4, r0
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e7f0      	b.n	8004cbe <_vfiprintf_r+0x1da>
 8004cdc:	ab03      	add	r3, sp, #12
 8004cde:	9300      	str	r3, [sp, #0]
 8004ce0:	462a      	mov	r2, r5
 8004ce2:	4b16      	ldr	r3, [pc, #88]	; (8004d3c <_vfiprintf_r+0x258>)
 8004ce4:	a904      	add	r1, sp, #16
 8004ce6:	4630      	mov	r0, r6
 8004ce8:	f000 f8cc 	bl	8004e84 <_printf_float>
 8004cec:	4607      	mov	r7, r0
 8004cee:	1c78      	adds	r0, r7, #1
 8004cf0:	d1d6      	bne.n	8004ca0 <_vfiprintf_r+0x1bc>
 8004cf2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004cf4:	07d9      	lsls	r1, r3, #31
 8004cf6:	d405      	bmi.n	8004d04 <_vfiprintf_r+0x220>
 8004cf8:	89ab      	ldrh	r3, [r5, #12]
 8004cfa:	059a      	lsls	r2, r3, #22
 8004cfc:	d402      	bmi.n	8004d04 <_vfiprintf_r+0x220>
 8004cfe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d00:	f001 fe24 	bl	800694c <__retarget_lock_release_recursive>
 8004d04:	89ab      	ldrh	r3, [r5, #12]
 8004d06:	065b      	lsls	r3, r3, #25
 8004d08:	f53f af12 	bmi.w	8004b30 <_vfiprintf_r+0x4c>
 8004d0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d0e:	e711      	b.n	8004b34 <_vfiprintf_r+0x50>
 8004d10:	ab03      	add	r3, sp, #12
 8004d12:	9300      	str	r3, [sp, #0]
 8004d14:	462a      	mov	r2, r5
 8004d16:	4b09      	ldr	r3, [pc, #36]	; (8004d3c <_vfiprintf_r+0x258>)
 8004d18:	a904      	add	r1, sp, #16
 8004d1a:	4630      	mov	r0, r6
 8004d1c:	f000 fb56 	bl	80053cc <_printf_i>
 8004d20:	e7e4      	b.n	8004cec <_vfiprintf_r+0x208>
 8004d22:	bf00      	nop
 8004d24:	08007e14 	.word	0x08007e14
 8004d28:	08007e34 	.word	0x08007e34
 8004d2c:	08007df4 	.word	0x08007df4
 8004d30:	08007d18 	.word	0x08007d18
 8004d34:	08007d22 	.word	0x08007d22
 8004d38:	08004e85 	.word	0x08004e85
 8004d3c:	08004abf 	.word	0x08004abf
 8004d40:	08007d1e 	.word	0x08007d1e

08004d44 <__cvt>:
 8004d44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d48:	ec55 4b10 	vmov	r4, r5, d0
 8004d4c:	2d00      	cmp	r5, #0
 8004d4e:	460e      	mov	r6, r1
 8004d50:	4619      	mov	r1, r3
 8004d52:	462b      	mov	r3, r5
 8004d54:	bfbb      	ittet	lt
 8004d56:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004d5a:	461d      	movlt	r5, r3
 8004d5c:	2300      	movge	r3, #0
 8004d5e:	232d      	movlt	r3, #45	; 0x2d
 8004d60:	700b      	strb	r3, [r1, #0]
 8004d62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d64:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004d68:	4691      	mov	r9, r2
 8004d6a:	f023 0820 	bic.w	r8, r3, #32
 8004d6e:	bfbc      	itt	lt
 8004d70:	4622      	movlt	r2, r4
 8004d72:	4614      	movlt	r4, r2
 8004d74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d78:	d005      	beq.n	8004d86 <__cvt+0x42>
 8004d7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004d7e:	d100      	bne.n	8004d82 <__cvt+0x3e>
 8004d80:	3601      	adds	r6, #1
 8004d82:	2102      	movs	r1, #2
 8004d84:	e000      	b.n	8004d88 <__cvt+0x44>
 8004d86:	2103      	movs	r1, #3
 8004d88:	ab03      	add	r3, sp, #12
 8004d8a:	9301      	str	r3, [sp, #4]
 8004d8c:	ab02      	add	r3, sp, #8
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	ec45 4b10 	vmov	d0, r4, r5
 8004d94:	4653      	mov	r3, sl
 8004d96:	4632      	mov	r2, r6
 8004d98:	f000 fe2e 	bl	80059f8 <_dtoa_r>
 8004d9c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004da0:	4607      	mov	r7, r0
 8004da2:	d102      	bne.n	8004daa <__cvt+0x66>
 8004da4:	f019 0f01 	tst.w	r9, #1
 8004da8:	d022      	beq.n	8004df0 <__cvt+0xac>
 8004daa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004dae:	eb07 0906 	add.w	r9, r7, r6
 8004db2:	d110      	bne.n	8004dd6 <__cvt+0x92>
 8004db4:	783b      	ldrb	r3, [r7, #0]
 8004db6:	2b30      	cmp	r3, #48	; 0x30
 8004db8:	d10a      	bne.n	8004dd0 <__cvt+0x8c>
 8004dba:	2200      	movs	r2, #0
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	4620      	mov	r0, r4
 8004dc0:	4629      	mov	r1, r5
 8004dc2:	f7fb fe89 	bl	8000ad8 <__aeabi_dcmpeq>
 8004dc6:	b918      	cbnz	r0, 8004dd0 <__cvt+0x8c>
 8004dc8:	f1c6 0601 	rsb	r6, r6, #1
 8004dcc:	f8ca 6000 	str.w	r6, [sl]
 8004dd0:	f8da 3000 	ldr.w	r3, [sl]
 8004dd4:	4499      	add	r9, r3
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	2300      	movs	r3, #0
 8004dda:	4620      	mov	r0, r4
 8004ddc:	4629      	mov	r1, r5
 8004dde:	f7fb fe7b 	bl	8000ad8 <__aeabi_dcmpeq>
 8004de2:	b108      	cbz	r0, 8004de8 <__cvt+0xa4>
 8004de4:	f8cd 900c 	str.w	r9, [sp, #12]
 8004de8:	2230      	movs	r2, #48	; 0x30
 8004dea:	9b03      	ldr	r3, [sp, #12]
 8004dec:	454b      	cmp	r3, r9
 8004dee:	d307      	bcc.n	8004e00 <__cvt+0xbc>
 8004df0:	9b03      	ldr	r3, [sp, #12]
 8004df2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004df4:	1bdb      	subs	r3, r3, r7
 8004df6:	4638      	mov	r0, r7
 8004df8:	6013      	str	r3, [r2, #0]
 8004dfa:	b004      	add	sp, #16
 8004dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e00:	1c59      	adds	r1, r3, #1
 8004e02:	9103      	str	r1, [sp, #12]
 8004e04:	701a      	strb	r2, [r3, #0]
 8004e06:	e7f0      	b.n	8004dea <__cvt+0xa6>

08004e08 <__exponent>:
 8004e08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2900      	cmp	r1, #0
 8004e0e:	bfb8      	it	lt
 8004e10:	4249      	neglt	r1, r1
 8004e12:	f803 2b02 	strb.w	r2, [r3], #2
 8004e16:	bfb4      	ite	lt
 8004e18:	222d      	movlt	r2, #45	; 0x2d
 8004e1a:	222b      	movge	r2, #43	; 0x2b
 8004e1c:	2909      	cmp	r1, #9
 8004e1e:	7042      	strb	r2, [r0, #1]
 8004e20:	dd2a      	ble.n	8004e78 <__exponent+0x70>
 8004e22:	f10d 0407 	add.w	r4, sp, #7
 8004e26:	46a4      	mov	ip, r4
 8004e28:	270a      	movs	r7, #10
 8004e2a:	46a6      	mov	lr, r4
 8004e2c:	460a      	mov	r2, r1
 8004e2e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004e32:	fb07 1516 	mls	r5, r7, r6, r1
 8004e36:	3530      	adds	r5, #48	; 0x30
 8004e38:	2a63      	cmp	r2, #99	; 0x63
 8004e3a:	f104 34ff 	add.w	r4, r4, #4294967295
 8004e3e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004e42:	4631      	mov	r1, r6
 8004e44:	dcf1      	bgt.n	8004e2a <__exponent+0x22>
 8004e46:	3130      	adds	r1, #48	; 0x30
 8004e48:	f1ae 0502 	sub.w	r5, lr, #2
 8004e4c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004e50:	1c44      	adds	r4, r0, #1
 8004e52:	4629      	mov	r1, r5
 8004e54:	4561      	cmp	r1, ip
 8004e56:	d30a      	bcc.n	8004e6e <__exponent+0x66>
 8004e58:	f10d 0209 	add.w	r2, sp, #9
 8004e5c:	eba2 020e 	sub.w	r2, r2, lr
 8004e60:	4565      	cmp	r5, ip
 8004e62:	bf88      	it	hi
 8004e64:	2200      	movhi	r2, #0
 8004e66:	4413      	add	r3, r2
 8004e68:	1a18      	subs	r0, r3, r0
 8004e6a:	b003      	add	sp, #12
 8004e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004e72:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004e76:	e7ed      	b.n	8004e54 <__exponent+0x4c>
 8004e78:	2330      	movs	r3, #48	; 0x30
 8004e7a:	3130      	adds	r1, #48	; 0x30
 8004e7c:	7083      	strb	r3, [r0, #2]
 8004e7e:	70c1      	strb	r1, [r0, #3]
 8004e80:	1d03      	adds	r3, r0, #4
 8004e82:	e7f1      	b.n	8004e68 <__exponent+0x60>

08004e84 <_printf_float>:
 8004e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e88:	ed2d 8b02 	vpush	{d8}
 8004e8c:	b08d      	sub	sp, #52	; 0x34
 8004e8e:	460c      	mov	r4, r1
 8004e90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004e94:	4616      	mov	r6, r2
 8004e96:	461f      	mov	r7, r3
 8004e98:	4605      	mov	r5, r0
 8004e9a:	f001 fd51 	bl	8006940 <_localeconv_r>
 8004e9e:	f8d0 a000 	ldr.w	sl, [r0]
 8004ea2:	4650      	mov	r0, sl
 8004ea4:	f7fb f99c 	bl	80001e0 <strlen>
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	930a      	str	r3, [sp, #40]	; 0x28
 8004eac:	6823      	ldr	r3, [r4, #0]
 8004eae:	9305      	str	r3, [sp, #20]
 8004eb0:	f8d8 3000 	ldr.w	r3, [r8]
 8004eb4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004eb8:	3307      	adds	r3, #7
 8004eba:	f023 0307 	bic.w	r3, r3, #7
 8004ebe:	f103 0208 	add.w	r2, r3, #8
 8004ec2:	f8c8 2000 	str.w	r2, [r8]
 8004ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004ece:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004ed2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004ed6:	9307      	str	r3, [sp, #28]
 8004ed8:	f8cd 8018 	str.w	r8, [sp, #24]
 8004edc:	ee08 0a10 	vmov	s16, r0
 8004ee0:	4b9f      	ldr	r3, [pc, #636]	; (8005160 <_printf_float+0x2dc>)
 8004ee2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8004eea:	f7fb fe27 	bl	8000b3c <__aeabi_dcmpun>
 8004eee:	bb88      	cbnz	r0, 8004f54 <_printf_float+0xd0>
 8004ef0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ef4:	4b9a      	ldr	r3, [pc, #616]	; (8005160 <_printf_float+0x2dc>)
 8004ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8004efa:	f7fb fe01 	bl	8000b00 <__aeabi_dcmple>
 8004efe:	bb48      	cbnz	r0, 8004f54 <_printf_float+0xd0>
 8004f00:	2200      	movs	r2, #0
 8004f02:	2300      	movs	r3, #0
 8004f04:	4640      	mov	r0, r8
 8004f06:	4649      	mov	r1, r9
 8004f08:	f7fb fdf0 	bl	8000aec <__aeabi_dcmplt>
 8004f0c:	b110      	cbz	r0, 8004f14 <_printf_float+0x90>
 8004f0e:	232d      	movs	r3, #45	; 0x2d
 8004f10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f14:	4b93      	ldr	r3, [pc, #588]	; (8005164 <_printf_float+0x2e0>)
 8004f16:	4894      	ldr	r0, [pc, #592]	; (8005168 <_printf_float+0x2e4>)
 8004f18:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004f1c:	bf94      	ite	ls
 8004f1e:	4698      	movls	r8, r3
 8004f20:	4680      	movhi	r8, r0
 8004f22:	2303      	movs	r3, #3
 8004f24:	6123      	str	r3, [r4, #16]
 8004f26:	9b05      	ldr	r3, [sp, #20]
 8004f28:	f023 0204 	bic.w	r2, r3, #4
 8004f2c:	6022      	str	r2, [r4, #0]
 8004f2e:	f04f 0900 	mov.w	r9, #0
 8004f32:	9700      	str	r7, [sp, #0]
 8004f34:	4633      	mov	r3, r6
 8004f36:	aa0b      	add	r2, sp, #44	; 0x2c
 8004f38:	4621      	mov	r1, r4
 8004f3a:	4628      	mov	r0, r5
 8004f3c:	f000 f9d8 	bl	80052f0 <_printf_common>
 8004f40:	3001      	adds	r0, #1
 8004f42:	f040 8090 	bne.w	8005066 <_printf_float+0x1e2>
 8004f46:	f04f 30ff 	mov.w	r0, #4294967295
 8004f4a:	b00d      	add	sp, #52	; 0x34
 8004f4c:	ecbd 8b02 	vpop	{d8}
 8004f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f54:	4642      	mov	r2, r8
 8004f56:	464b      	mov	r3, r9
 8004f58:	4640      	mov	r0, r8
 8004f5a:	4649      	mov	r1, r9
 8004f5c:	f7fb fdee 	bl	8000b3c <__aeabi_dcmpun>
 8004f60:	b140      	cbz	r0, 8004f74 <_printf_float+0xf0>
 8004f62:	464b      	mov	r3, r9
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	bfbc      	itt	lt
 8004f68:	232d      	movlt	r3, #45	; 0x2d
 8004f6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004f6e:	487f      	ldr	r0, [pc, #508]	; (800516c <_printf_float+0x2e8>)
 8004f70:	4b7f      	ldr	r3, [pc, #508]	; (8005170 <_printf_float+0x2ec>)
 8004f72:	e7d1      	b.n	8004f18 <_printf_float+0x94>
 8004f74:	6863      	ldr	r3, [r4, #4]
 8004f76:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004f7a:	9206      	str	r2, [sp, #24]
 8004f7c:	1c5a      	adds	r2, r3, #1
 8004f7e:	d13f      	bne.n	8005000 <_printf_float+0x17c>
 8004f80:	2306      	movs	r3, #6
 8004f82:	6063      	str	r3, [r4, #4]
 8004f84:	9b05      	ldr	r3, [sp, #20]
 8004f86:	6861      	ldr	r1, [r4, #4]
 8004f88:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	9303      	str	r3, [sp, #12]
 8004f90:	ab0a      	add	r3, sp, #40	; 0x28
 8004f92:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004f96:	ab09      	add	r3, sp, #36	; 0x24
 8004f98:	ec49 8b10 	vmov	d0, r8, r9
 8004f9c:	9300      	str	r3, [sp, #0]
 8004f9e:	6022      	str	r2, [r4, #0]
 8004fa0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004fa4:	4628      	mov	r0, r5
 8004fa6:	f7ff fecd 	bl	8004d44 <__cvt>
 8004faa:	9b06      	ldr	r3, [sp, #24]
 8004fac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004fae:	2b47      	cmp	r3, #71	; 0x47
 8004fb0:	4680      	mov	r8, r0
 8004fb2:	d108      	bne.n	8004fc6 <_printf_float+0x142>
 8004fb4:	1cc8      	adds	r0, r1, #3
 8004fb6:	db02      	blt.n	8004fbe <_printf_float+0x13a>
 8004fb8:	6863      	ldr	r3, [r4, #4]
 8004fba:	4299      	cmp	r1, r3
 8004fbc:	dd41      	ble.n	8005042 <_printf_float+0x1be>
 8004fbe:	f1ab 0b02 	sub.w	fp, fp, #2
 8004fc2:	fa5f fb8b 	uxtb.w	fp, fp
 8004fc6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004fca:	d820      	bhi.n	800500e <_printf_float+0x18a>
 8004fcc:	3901      	subs	r1, #1
 8004fce:	465a      	mov	r2, fp
 8004fd0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004fd4:	9109      	str	r1, [sp, #36]	; 0x24
 8004fd6:	f7ff ff17 	bl	8004e08 <__exponent>
 8004fda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fdc:	1813      	adds	r3, r2, r0
 8004fde:	2a01      	cmp	r2, #1
 8004fe0:	4681      	mov	r9, r0
 8004fe2:	6123      	str	r3, [r4, #16]
 8004fe4:	dc02      	bgt.n	8004fec <_printf_float+0x168>
 8004fe6:	6822      	ldr	r2, [r4, #0]
 8004fe8:	07d2      	lsls	r2, r2, #31
 8004fea:	d501      	bpl.n	8004ff0 <_printf_float+0x16c>
 8004fec:	3301      	adds	r3, #1
 8004fee:	6123      	str	r3, [r4, #16]
 8004ff0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d09c      	beq.n	8004f32 <_printf_float+0xae>
 8004ff8:	232d      	movs	r3, #45	; 0x2d
 8004ffa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ffe:	e798      	b.n	8004f32 <_printf_float+0xae>
 8005000:	9a06      	ldr	r2, [sp, #24]
 8005002:	2a47      	cmp	r2, #71	; 0x47
 8005004:	d1be      	bne.n	8004f84 <_printf_float+0x100>
 8005006:	2b00      	cmp	r3, #0
 8005008:	d1bc      	bne.n	8004f84 <_printf_float+0x100>
 800500a:	2301      	movs	r3, #1
 800500c:	e7b9      	b.n	8004f82 <_printf_float+0xfe>
 800500e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005012:	d118      	bne.n	8005046 <_printf_float+0x1c2>
 8005014:	2900      	cmp	r1, #0
 8005016:	6863      	ldr	r3, [r4, #4]
 8005018:	dd0b      	ble.n	8005032 <_printf_float+0x1ae>
 800501a:	6121      	str	r1, [r4, #16]
 800501c:	b913      	cbnz	r3, 8005024 <_printf_float+0x1a0>
 800501e:	6822      	ldr	r2, [r4, #0]
 8005020:	07d0      	lsls	r0, r2, #31
 8005022:	d502      	bpl.n	800502a <_printf_float+0x1a6>
 8005024:	3301      	adds	r3, #1
 8005026:	440b      	add	r3, r1
 8005028:	6123      	str	r3, [r4, #16]
 800502a:	65a1      	str	r1, [r4, #88]	; 0x58
 800502c:	f04f 0900 	mov.w	r9, #0
 8005030:	e7de      	b.n	8004ff0 <_printf_float+0x16c>
 8005032:	b913      	cbnz	r3, 800503a <_printf_float+0x1b6>
 8005034:	6822      	ldr	r2, [r4, #0]
 8005036:	07d2      	lsls	r2, r2, #31
 8005038:	d501      	bpl.n	800503e <_printf_float+0x1ba>
 800503a:	3302      	adds	r3, #2
 800503c:	e7f4      	b.n	8005028 <_printf_float+0x1a4>
 800503e:	2301      	movs	r3, #1
 8005040:	e7f2      	b.n	8005028 <_printf_float+0x1a4>
 8005042:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005048:	4299      	cmp	r1, r3
 800504a:	db05      	blt.n	8005058 <_printf_float+0x1d4>
 800504c:	6823      	ldr	r3, [r4, #0]
 800504e:	6121      	str	r1, [r4, #16]
 8005050:	07d8      	lsls	r0, r3, #31
 8005052:	d5ea      	bpl.n	800502a <_printf_float+0x1a6>
 8005054:	1c4b      	adds	r3, r1, #1
 8005056:	e7e7      	b.n	8005028 <_printf_float+0x1a4>
 8005058:	2900      	cmp	r1, #0
 800505a:	bfd4      	ite	le
 800505c:	f1c1 0202 	rsble	r2, r1, #2
 8005060:	2201      	movgt	r2, #1
 8005062:	4413      	add	r3, r2
 8005064:	e7e0      	b.n	8005028 <_printf_float+0x1a4>
 8005066:	6823      	ldr	r3, [r4, #0]
 8005068:	055a      	lsls	r2, r3, #21
 800506a:	d407      	bmi.n	800507c <_printf_float+0x1f8>
 800506c:	6923      	ldr	r3, [r4, #16]
 800506e:	4642      	mov	r2, r8
 8005070:	4631      	mov	r1, r6
 8005072:	4628      	mov	r0, r5
 8005074:	47b8      	blx	r7
 8005076:	3001      	adds	r0, #1
 8005078:	d12c      	bne.n	80050d4 <_printf_float+0x250>
 800507a:	e764      	b.n	8004f46 <_printf_float+0xc2>
 800507c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005080:	f240 80e0 	bls.w	8005244 <_printf_float+0x3c0>
 8005084:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005088:	2200      	movs	r2, #0
 800508a:	2300      	movs	r3, #0
 800508c:	f7fb fd24 	bl	8000ad8 <__aeabi_dcmpeq>
 8005090:	2800      	cmp	r0, #0
 8005092:	d034      	beq.n	80050fe <_printf_float+0x27a>
 8005094:	4a37      	ldr	r2, [pc, #220]	; (8005174 <_printf_float+0x2f0>)
 8005096:	2301      	movs	r3, #1
 8005098:	4631      	mov	r1, r6
 800509a:	4628      	mov	r0, r5
 800509c:	47b8      	blx	r7
 800509e:	3001      	adds	r0, #1
 80050a0:	f43f af51 	beq.w	8004f46 <_printf_float+0xc2>
 80050a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050a8:	429a      	cmp	r2, r3
 80050aa:	db02      	blt.n	80050b2 <_printf_float+0x22e>
 80050ac:	6823      	ldr	r3, [r4, #0]
 80050ae:	07d8      	lsls	r0, r3, #31
 80050b0:	d510      	bpl.n	80050d4 <_printf_float+0x250>
 80050b2:	ee18 3a10 	vmov	r3, s16
 80050b6:	4652      	mov	r2, sl
 80050b8:	4631      	mov	r1, r6
 80050ba:	4628      	mov	r0, r5
 80050bc:	47b8      	blx	r7
 80050be:	3001      	adds	r0, #1
 80050c0:	f43f af41 	beq.w	8004f46 <_printf_float+0xc2>
 80050c4:	f04f 0800 	mov.w	r8, #0
 80050c8:	f104 091a 	add.w	r9, r4, #26
 80050cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050ce:	3b01      	subs	r3, #1
 80050d0:	4543      	cmp	r3, r8
 80050d2:	dc09      	bgt.n	80050e8 <_printf_float+0x264>
 80050d4:	6823      	ldr	r3, [r4, #0]
 80050d6:	079b      	lsls	r3, r3, #30
 80050d8:	f100 8105 	bmi.w	80052e6 <_printf_float+0x462>
 80050dc:	68e0      	ldr	r0, [r4, #12]
 80050de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050e0:	4298      	cmp	r0, r3
 80050e2:	bfb8      	it	lt
 80050e4:	4618      	movlt	r0, r3
 80050e6:	e730      	b.n	8004f4a <_printf_float+0xc6>
 80050e8:	2301      	movs	r3, #1
 80050ea:	464a      	mov	r2, r9
 80050ec:	4631      	mov	r1, r6
 80050ee:	4628      	mov	r0, r5
 80050f0:	47b8      	blx	r7
 80050f2:	3001      	adds	r0, #1
 80050f4:	f43f af27 	beq.w	8004f46 <_printf_float+0xc2>
 80050f8:	f108 0801 	add.w	r8, r8, #1
 80050fc:	e7e6      	b.n	80050cc <_printf_float+0x248>
 80050fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005100:	2b00      	cmp	r3, #0
 8005102:	dc39      	bgt.n	8005178 <_printf_float+0x2f4>
 8005104:	4a1b      	ldr	r2, [pc, #108]	; (8005174 <_printf_float+0x2f0>)
 8005106:	2301      	movs	r3, #1
 8005108:	4631      	mov	r1, r6
 800510a:	4628      	mov	r0, r5
 800510c:	47b8      	blx	r7
 800510e:	3001      	adds	r0, #1
 8005110:	f43f af19 	beq.w	8004f46 <_printf_float+0xc2>
 8005114:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005118:	4313      	orrs	r3, r2
 800511a:	d102      	bne.n	8005122 <_printf_float+0x29e>
 800511c:	6823      	ldr	r3, [r4, #0]
 800511e:	07d9      	lsls	r1, r3, #31
 8005120:	d5d8      	bpl.n	80050d4 <_printf_float+0x250>
 8005122:	ee18 3a10 	vmov	r3, s16
 8005126:	4652      	mov	r2, sl
 8005128:	4631      	mov	r1, r6
 800512a:	4628      	mov	r0, r5
 800512c:	47b8      	blx	r7
 800512e:	3001      	adds	r0, #1
 8005130:	f43f af09 	beq.w	8004f46 <_printf_float+0xc2>
 8005134:	f04f 0900 	mov.w	r9, #0
 8005138:	f104 0a1a 	add.w	sl, r4, #26
 800513c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800513e:	425b      	negs	r3, r3
 8005140:	454b      	cmp	r3, r9
 8005142:	dc01      	bgt.n	8005148 <_printf_float+0x2c4>
 8005144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005146:	e792      	b.n	800506e <_printf_float+0x1ea>
 8005148:	2301      	movs	r3, #1
 800514a:	4652      	mov	r2, sl
 800514c:	4631      	mov	r1, r6
 800514e:	4628      	mov	r0, r5
 8005150:	47b8      	blx	r7
 8005152:	3001      	adds	r0, #1
 8005154:	f43f aef7 	beq.w	8004f46 <_printf_float+0xc2>
 8005158:	f109 0901 	add.w	r9, r9, #1
 800515c:	e7ee      	b.n	800513c <_printf_float+0x2b8>
 800515e:	bf00      	nop
 8005160:	7fefffff 	.word	0x7fefffff
 8005164:	08007d29 	.word	0x08007d29
 8005168:	08007d2d 	.word	0x08007d2d
 800516c:	08007d35 	.word	0x08007d35
 8005170:	08007d31 	.word	0x08007d31
 8005174:	08007d39 	.word	0x08007d39
 8005178:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800517a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800517c:	429a      	cmp	r2, r3
 800517e:	bfa8      	it	ge
 8005180:	461a      	movge	r2, r3
 8005182:	2a00      	cmp	r2, #0
 8005184:	4691      	mov	r9, r2
 8005186:	dc37      	bgt.n	80051f8 <_printf_float+0x374>
 8005188:	f04f 0b00 	mov.w	fp, #0
 800518c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005190:	f104 021a 	add.w	r2, r4, #26
 8005194:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005196:	9305      	str	r3, [sp, #20]
 8005198:	eba3 0309 	sub.w	r3, r3, r9
 800519c:	455b      	cmp	r3, fp
 800519e:	dc33      	bgt.n	8005208 <_printf_float+0x384>
 80051a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051a4:	429a      	cmp	r2, r3
 80051a6:	db3b      	blt.n	8005220 <_printf_float+0x39c>
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	07da      	lsls	r2, r3, #31
 80051ac:	d438      	bmi.n	8005220 <_printf_float+0x39c>
 80051ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051b0:	9b05      	ldr	r3, [sp, #20]
 80051b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	eba2 0901 	sub.w	r9, r2, r1
 80051ba:	4599      	cmp	r9, r3
 80051bc:	bfa8      	it	ge
 80051be:	4699      	movge	r9, r3
 80051c0:	f1b9 0f00 	cmp.w	r9, #0
 80051c4:	dc35      	bgt.n	8005232 <_printf_float+0x3ae>
 80051c6:	f04f 0800 	mov.w	r8, #0
 80051ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051ce:	f104 0a1a 	add.w	sl, r4, #26
 80051d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051d6:	1a9b      	subs	r3, r3, r2
 80051d8:	eba3 0309 	sub.w	r3, r3, r9
 80051dc:	4543      	cmp	r3, r8
 80051de:	f77f af79 	ble.w	80050d4 <_printf_float+0x250>
 80051e2:	2301      	movs	r3, #1
 80051e4:	4652      	mov	r2, sl
 80051e6:	4631      	mov	r1, r6
 80051e8:	4628      	mov	r0, r5
 80051ea:	47b8      	blx	r7
 80051ec:	3001      	adds	r0, #1
 80051ee:	f43f aeaa 	beq.w	8004f46 <_printf_float+0xc2>
 80051f2:	f108 0801 	add.w	r8, r8, #1
 80051f6:	e7ec      	b.n	80051d2 <_printf_float+0x34e>
 80051f8:	4613      	mov	r3, r2
 80051fa:	4631      	mov	r1, r6
 80051fc:	4642      	mov	r2, r8
 80051fe:	4628      	mov	r0, r5
 8005200:	47b8      	blx	r7
 8005202:	3001      	adds	r0, #1
 8005204:	d1c0      	bne.n	8005188 <_printf_float+0x304>
 8005206:	e69e      	b.n	8004f46 <_printf_float+0xc2>
 8005208:	2301      	movs	r3, #1
 800520a:	4631      	mov	r1, r6
 800520c:	4628      	mov	r0, r5
 800520e:	9205      	str	r2, [sp, #20]
 8005210:	47b8      	blx	r7
 8005212:	3001      	adds	r0, #1
 8005214:	f43f ae97 	beq.w	8004f46 <_printf_float+0xc2>
 8005218:	9a05      	ldr	r2, [sp, #20]
 800521a:	f10b 0b01 	add.w	fp, fp, #1
 800521e:	e7b9      	b.n	8005194 <_printf_float+0x310>
 8005220:	ee18 3a10 	vmov	r3, s16
 8005224:	4652      	mov	r2, sl
 8005226:	4631      	mov	r1, r6
 8005228:	4628      	mov	r0, r5
 800522a:	47b8      	blx	r7
 800522c:	3001      	adds	r0, #1
 800522e:	d1be      	bne.n	80051ae <_printf_float+0x32a>
 8005230:	e689      	b.n	8004f46 <_printf_float+0xc2>
 8005232:	9a05      	ldr	r2, [sp, #20]
 8005234:	464b      	mov	r3, r9
 8005236:	4442      	add	r2, r8
 8005238:	4631      	mov	r1, r6
 800523a:	4628      	mov	r0, r5
 800523c:	47b8      	blx	r7
 800523e:	3001      	adds	r0, #1
 8005240:	d1c1      	bne.n	80051c6 <_printf_float+0x342>
 8005242:	e680      	b.n	8004f46 <_printf_float+0xc2>
 8005244:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005246:	2a01      	cmp	r2, #1
 8005248:	dc01      	bgt.n	800524e <_printf_float+0x3ca>
 800524a:	07db      	lsls	r3, r3, #31
 800524c:	d538      	bpl.n	80052c0 <_printf_float+0x43c>
 800524e:	2301      	movs	r3, #1
 8005250:	4642      	mov	r2, r8
 8005252:	4631      	mov	r1, r6
 8005254:	4628      	mov	r0, r5
 8005256:	47b8      	blx	r7
 8005258:	3001      	adds	r0, #1
 800525a:	f43f ae74 	beq.w	8004f46 <_printf_float+0xc2>
 800525e:	ee18 3a10 	vmov	r3, s16
 8005262:	4652      	mov	r2, sl
 8005264:	4631      	mov	r1, r6
 8005266:	4628      	mov	r0, r5
 8005268:	47b8      	blx	r7
 800526a:	3001      	adds	r0, #1
 800526c:	f43f ae6b 	beq.w	8004f46 <_printf_float+0xc2>
 8005270:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005274:	2200      	movs	r2, #0
 8005276:	2300      	movs	r3, #0
 8005278:	f7fb fc2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800527c:	b9d8      	cbnz	r0, 80052b6 <_printf_float+0x432>
 800527e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005280:	f108 0201 	add.w	r2, r8, #1
 8005284:	3b01      	subs	r3, #1
 8005286:	4631      	mov	r1, r6
 8005288:	4628      	mov	r0, r5
 800528a:	47b8      	blx	r7
 800528c:	3001      	adds	r0, #1
 800528e:	d10e      	bne.n	80052ae <_printf_float+0x42a>
 8005290:	e659      	b.n	8004f46 <_printf_float+0xc2>
 8005292:	2301      	movs	r3, #1
 8005294:	4652      	mov	r2, sl
 8005296:	4631      	mov	r1, r6
 8005298:	4628      	mov	r0, r5
 800529a:	47b8      	blx	r7
 800529c:	3001      	adds	r0, #1
 800529e:	f43f ae52 	beq.w	8004f46 <_printf_float+0xc2>
 80052a2:	f108 0801 	add.w	r8, r8, #1
 80052a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052a8:	3b01      	subs	r3, #1
 80052aa:	4543      	cmp	r3, r8
 80052ac:	dcf1      	bgt.n	8005292 <_printf_float+0x40e>
 80052ae:	464b      	mov	r3, r9
 80052b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80052b4:	e6dc      	b.n	8005070 <_printf_float+0x1ec>
 80052b6:	f04f 0800 	mov.w	r8, #0
 80052ba:	f104 0a1a 	add.w	sl, r4, #26
 80052be:	e7f2      	b.n	80052a6 <_printf_float+0x422>
 80052c0:	2301      	movs	r3, #1
 80052c2:	4642      	mov	r2, r8
 80052c4:	e7df      	b.n	8005286 <_printf_float+0x402>
 80052c6:	2301      	movs	r3, #1
 80052c8:	464a      	mov	r2, r9
 80052ca:	4631      	mov	r1, r6
 80052cc:	4628      	mov	r0, r5
 80052ce:	47b8      	blx	r7
 80052d0:	3001      	adds	r0, #1
 80052d2:	f43f ae38 	beq.w	8004f46 <_printf_float+0xc2>
 80052d6:	f108 0801 	add.w	r8, r8, #1
 80052da:	68e3      	ldr	r3, [r4, #12]
 80052dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80052de:	1a5b      	subs	r3, r3, r1
 80052e0:	4543      	cmp	r3, r8
 80052e2:	dcf0      	bgt.n	80052c6 <_printf_float+0x442>
 80052e4:	e6fa      	b.n	80050dc <_printf_float+0x258>
 80052e6:	f04f 0800 	mov.w	r8, #0
 80052ea:	f104 0919 	add.w	r9, r4, #25
 80052ee:	e7f4      	b.n	80052da <_printf_float+0x456>

080052f0 <_printf_common>:
 80052f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052f4:	4616      	mov	r6, r2
 80052f6:	4699      	mov	r9, r3
 80052f8:	688a      	ldr	r2, [r1, #8]
 80052fa:	690b      	ldr	r3, [r1, #16]
 80052fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005300:	4293      	cmp	r3, r2
 8005302:	bfb8      	it	lt
 8005304:	4613      	movlt	r3, r2
 8005306:	6033      	str	r3, [r6, #0]
 8005308:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800530c:	4607      	mov	r7, r0
 800530e:	460c      	mov	r4, r1
 8005310:	b10a      	cbz	r2, 8005316 <_printf_common+0x26>
 8005312:	3301      	adds	r3, #1
 8005314:	6033      	str	r3, [r6, #0]
 8005316:	6823      	ldr	r3, [r4, #0]
 8005318:	0699      	lsls	r1, r3, #26
 800531a:	bf42      	ittt	mi
 800531c:	6833      	ldrmi	r3, [r6, #0]
 800531e:	3302      	addmi	r3, #2
 8005320:	6033      	strmi	r3, [r6, #0]
 8005322:	6825      	ldr	r5, [r4, #0]
 8005324:	f015 0506 	ands.w	r5, r5, #6
 8005328:	d106      	bne.n	8005338 <_printf_common+0x48>
 800532a:	f104 0a19 	add.w	sl, r4, #25
 800532e:	68e3      	ldr	r3, [r4, #12]
 8005330:	6832      	ldr	r2, [r6, #0]
 8005332:	1a9b      	subs	r3, r3, r2
 8005334:	42ab      	cmp	r3, r5
 8005336:	dc26      	bgt.n	8005386 <_printf_common+0x96>
 8005338:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800533c:	1e13      	subs	r3, r2, #0
 800533e:	6822      	ldr	r2, [r4, #0]
 8005340:	bf18      	it	ne
 8005342:	2301      	movne	r3, #1
 8005344:	0692      	lsls	r2, r2, #26
 8005346:	d42b      	bmi.n	80053a0 <_printf_common+0xb0>
 8005348:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800534c:	4649      	mov	r1, r9
 800534e:	4638      	mov	r0, r7
 8005350:	47c0      	blx	r8
 8005352:	3001      	adds	r0, #1
 8005354:	d01e      	beq.n	8005394 <_printf_common+0xa4>
 8005356:	6823      	ldr	r3, [r4, #0]
 8005358:	68e5      	ldr	r5, [r4, #12]
 800535a:	6832      	ldr	r2, [r6, #0]
 800535c:	f003 0306 	and.w	r3, r3, #6
 8005360:	2b04      	cmp	r3, #4
 8005362:	bf08      	it	eq
 8005364:	1aad      	subeq	r5, r5, r2
 8005366:	68a3      	ldr	r3, [r4, #8]
 8005368:	6922      	ldr	r2, [r4, #16]
 800536a:	bf0c      	ite	eq
 800536c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005370:	2500      	movne	r5, #0
 8005372:	4293      	cmp	r3, r2
 8005374:	bfc4      	itt	gt
 8005376:	1a9b      	subgt	r3, r3, r2
 8005378:	18ed      	addgt	r5, r5, r3
 800537a:	2600      	movs	r6, #0
 800537c:	341a      	adds	r4, #26
 800537e:	42b5      	cmp	r5, r6
 8005380:	d11a      	bne.n	80053b8 <_printf_common+0xc8>
 8005382:	2000      	movs	r0, #0
 8005384:	e008      	b.n	8005398 <_printf_common+0xa8>
 8005386:	2301      	movs	r3, #1
 8005388:	4652      	mov	r2, sl
 800538a:	4649      	mov	r1, r9
 800538c:	4638      	mov	r0, r7
 800538e:	47c0      	blx	r8
 8005390:	3001      	adds	r0, #1
 8005392:	d103      	bne.n	800539c <_printf_common+0xac>
 8005394:	f04f 30ff 	mov.w	r0, #4294967295
 8005398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800539c:	3501      	adds	r5, #1
 800539e:	e7c6      	b.n	800532e <_printf_common+0x3e>
 80053a0:	18e1      	adds	r1, r4, r3
 80053a2:	1c5a      	adds	r2, r3, #1
 80053a4:	2030      	movs	r0, #48	; 0x30
 80053a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80053aa:	4422      	add	r2, r4
 80053ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80053b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80053b4:	3302      	adds	r3, #2
 80053b6:	e7c7      	b.n	8005348 <_printf_common+0x58>
 80053b8:	2301      	movs	r3, #1
 80053ba:	4622      	mov	r2, r4
 80053bc:	4649      	mov	r1, r9
 80053be:	4638      	mov	r0, r7
 80053c0:	47c0      	blx	r8
 80053c2:	3001      	adds	r0, #1
 80053c4:	d0e6      	beq.n	8005394 <_printf_common+0xa4>
 80053c6:	3601      	adds	r6, #1
 80053c8:	e7d9      	b.n	800537e <_printf_common+0x8e>
	...

080053cc <_printf_i>:
 80053cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053d0:	460c      	mov	r4, r1
 80053d2:	4691      	mov	r9, r2
 80053d4:	7e27      	ldrb	r7, [r4, #24]
 80053d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80053d8:	2f78      	cmp	r7, #120	; 0x78
 80053da:	4680      	mov	r8, r0
 80053dc:	469a      	mov	sl, r3
 80053de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053e2:	d807      	bhi.n	80053f4 <_printf_i+0x28>
 80053e4:	2f62      	cmp	r7, #98	; 0x62
 80053e6:	d80a      	bhi.n	80053fe <_printf_i+0x32>
 80053e8:	2f00      	cmp	r7, #0
 80053ea:	f000 80d8 	beq.w	800559e <_printf_i+0x1d2>
 80053ee:	2f58      	cmp	r7, #88	; 0x58
 80053f0:	f000 80a3 	beq.w	800553a <_printf_i+0x16e>
 80053f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80053f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80053fc:	e03a      	b.n	8005474 <_printf_i+0xa8>
 80053fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005402:	2b15      	cmp	r3, #21
 8005404:	d8f6      	bhi.n	80053f4 <_printf_i+0x28>
 8005406:	a001      	add	r0, pc, #4	; (adr r0, 800540c <_printf_i+0x40>)
 8005408:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800540c:	08005465 	.word	0x08005465
 8005410:	08005479 	.word	0x08005479
 8005414:	080053f5 	.word	0x080053f5
 8005418:	080053f5 	.word	0x080053f5
 800541c:	080053f5 	.word	0x080053f5
 8005420:	080053f5 	.word	0x080053f5
 8005424:	08005479 	.word	0x08005479
 8005428:	080053f5 	.word	0x080053f5
 800542c:	080053f5 	.word	0x080053f5
 8005430:	080053f5 	.word	0x080053f5
 8005434:	080053f5 	.word	0x080053f5
 8005438:	08005585 	.word	0x08005585
 800543c:	080054a9 	.word	0x080054a9
 8005440:	08005567 	.word	0x08005567
 8005444:	080053f5 	.word	0x080053f5
 8005448:	080053f5 	.word	0x080053f5
 800544c:	080055a7 	.word	0x080055a7
 8005450:	080053f5 	.word	0x080053f5
 8005454:	080054a9 	.word	0x080054a9
 8005458:	080053f5 	.word	0x080053f5
 800545c:	080053f5 	.word	0x080053f5
 8005460:	0800556f 	.word	0x0800556f
 8005464:	680b      	ldr	r3, [r1, #0]
 8005466:	1d1a      	adds	r2, r3, #4
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	600a      	str	r2, [r1, #0]
 800546c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005470:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005474:	2301      	movs	r3, #1
 8005476:	e0a3      	b.n	80055c0 <_printf_i+0x1f4>
 8005478:	6825      	ldr	r5, [r4, #0]
 800547a:	6808      	ldr	r0, [r1, #0]
 800547c:	062e      	lsls	r6, r5, #24
 800547e:	f100 0304 	add.w	r3, r0, #4
 8005482:	d50a      	bpl.n	800549a <_printf_i+0xce>
 8005484:	6805      	ldr	r5, [r0, #0]
 8005486:	600b      	str	r3, [r1, #0]
 8005488:	2d00      	cmp	r5, #0
 800548a:	da03      	bge.n	8005494 <_printf_i+0xc8>
 800548c:	232d      	movs	r3, #45	; 0x2d
 800548e:	426d      	negs	r5, r5
 8005490:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005494:	485e      	ldr	r0, [pc, #376]	; (8005610 <_printf_i+0x244>)
 8005496:	230a      	movs	r3, #10
 8005498:	e019      	b.n	80054ce <_printf_i+0x102>
 800549a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800549e:	6805      	ldr	r5, [r0, #0]
 80054a0:	600b      	str	r3, [r1, #0]
 80054a2:	bf18      	it	ne
 80054a4:	b22d      	sxthne	r5, r5
 80054a6:	e7ef      	b.n	8005488 <_printf_i+0xbc>
 80054a8:	680b      	ldr	r3, [r1, #0]
 80054aa:	6825      	ldr	r5, [r4, #0]
 80054ac:	1d18      	adds	r0, r3, #4
 80054ae:	6008      	str	r0, [r1, #0]
 80054b0:	0628      	lsls	r0, r5, #24
 80054b2:	d501      	bpl.n	80054b8 <_printf_i+0xec>
 80054b4:	681d      	ldr	r5, [r3, #0]
 80054b6:	e002      	b.n	80054be <_printf_i+0xf2>
 80054b8:	0669      	lsls	r1, r5, #25
 80054ba:	d5fb      	bpl.n	80054b4 <_printf_i+0xe8>
 80054bc:	881d      	ldrh	r5, [r3, #0]
 80054be:	4854      	ldr	r0, [pc, #336]	; (8005610 <_printf_i+0x244>)
 80054c0:	2f6f      	cmp	r7, #111	; 0x6f
 80054c2:	bf0c      	ite	eq
 80054c4:	2308      	moveq	r3, #8
 80054c6:	230a      	movne	r3, #10
 80054c8:	2100      	movs	r1, #0
 80054ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80054ce:	6866      	ldr	r6, [r4, #4]
 80054d0:	60a6      	str	r6, [r4, #8]
 80054d2:	2e00      	cmp	r6, #0
 80054d4:	bfa2      	ittt	ge
 80054d6:	6821      	ldrge	r1, [r4, #0]
 80054d8:	f021 0104 	bicge.w	r1, r1, #4
 80054dc:	6021      	strge	r1, [r4, #0]
 80054de:	b90d      	cbnz	r5, 80054e4 <_printf_i+0x118>
 80054e0:	2e00      	cmp	r6, #0
 80054e2:	d04d      	beq.n	8005580 <_printf_i+0x1b4>
 80054e4:	4616      	mov	r6, r2
 80054e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80054ea:	fb03 5711 	mls	r7, r3, r1, r5
 80054ee:	5dc7      	ldrb	r7, [r0, r7]
 80054f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80054f4:	462f      	mov	r7, r5
 80054f6:	42bb      	cmp	r3, r7
 80054f8:	460d      	mov	r5, r1
 80054fa:	d9f4      	bls.n	80054e6 <_printf_i+0x11a>
 80054fc:	2b08      	cmp	r3, #8
 80054fe:	d10b      	bne.n	8005518 <_printf_i+0x14c>
 8005500:	6823      	ldr	r3, [r4, #0]
 8005502:	07df      	lsls	r7, r3, #31
 8005504:	d508      	bpl.n	8005518 <_printf_i+0x14c>
 8005506:	6923      	ldr	r3, [r4, #16]
 8005508:	6861      	ldr	r1, [r4, #4]
 800550a:	4299      	cmp	r1, r3
 800550c:	bfde      	ittt	le
 800550e:	2330      	movle	r3, #48	; 0x30
 8005510:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005514:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005518:	1b92      	subs	r2, r2, r6
 800551a:	6122      	str	r2, [r4, #16]
 800551c:	f8cd a000 	str.w	sl, [sp]
 8005520:	464b      	mov	r3, r9
 8005522:	aa03      	add	r2, sp, #12
 8005524:	4621      	mov	r1, r4
 8005526:	4640      	mov	r0, r8
 8005528:	f7ff fee2 	bl	80052f0 <_printf_common>
 800552c:	3001      	adds	r0, #1
 800552e:	d14c      	bne.n	80055ca <_printf_i+0x1fe>
 8005530:	f04f 30ff 	mov.w	r0, #4294967295
 8005534:	b004      	add	sp, #16
 8005536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800553a:	4835      	ldr	r0, [pc, #212]	; (8005610 <_printf_i+0x244>)
 800553c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005540:	6823      	ldr	r3, [r4, #0]
 8005542:	680e      	ldr	r6, [r1, #0]
 8005544:	061f      	lsls	r7, r3, #24
 8005546:	f856 5b04 	ldr.w	r5, [r6], #4
 800554a:	600e      	str	r6, [r1, #0]
 800554c:	d514      	bpl.n	8005578 <_printf_i+0x1ac>
 800554e:	07d9      	lsls	r1, r3, #31
 8005550:	bf44      	itt	mi
 8005552:	f043 0320 	orrmi.w	r3, r3, #32
 8005556:	6023      	strmi	r3, [r4, #0]
 8005558:	b91d      	cbnz	r5, 8005562 <_printf_i+0x196>
 800555a:	6823      	ldr	r3, [r4, #0]
 800555c:	f023 0320 	bic.w	r3, r3, #32
 8005560:	6023      	str	r3, [r4, #0]
 8005562:	2310      	movs	r3, #16
 8005564:	e7b0      	b.n	80054c8 <_printf_i+0xfc>
 8005566:	6823      	ldr	r3, [r4, #0]
 8005568:	f043 0320 	orr.w	r3, r3, #32
 800556c:	6023      	str	r3, [r4, #0]
 800556e:	2378      	movs	r3, #120	; 0x78
 8005570:	4828      	ldr	r0, [pc, #160]	; (8005614 <_printf_i+0x248>)
 8005572:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005576:	e7e3      	b.n	8005540 <_printf_i+0x174>
 8005578:	065e      	lsls	r6, r3, #25
 800557a:	bf48      	it	mi
 800557c:	b2ad      	uxthmi	r5, r5
 800557e:	e7e6      	b.n	800554e <_printf_i+0x182>
 8005580:	4616      	mov	r6, r2
 8005582:	e7bb      	b.n	80054fc <_printf_i+0x130>
 8005584:	680b      	ldr	r3, [r1, #0]
 8005586:	6826      	ldr	r6, [r4, #0]
 8005588:	6960      	ldr	r0, [r4, #20]
 800558a:	1d1d      	adds	r5, r3, #4
 800558c:	600d      	str	r5, [r1, #0]
 800558e:	0635      	lsls	r5, r6, #24
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	d501      	bpl.n	8005598 <_printf_i+0x1cc>
 8005594:	6018      	str	r0, [r3, #0]
 8005596:	e002      	b.n	800559e <_printf_i+0x1d2>
 8005598:	0671      	lsls	r1, r6, #25
 800559a:	d5fb      	bpl.n	8005594 <_printf_i+0x1c8>
 800559c:	8018      	strh	r0, [r3, #0]
 800559e:	2300      	movs	r3, #0
 80055a0:	6123      	str	r3, [r4, #16]
 80055a2:	4616      	mov	r6, r2
 80055a4:	e7ba      	b.n	800551c <_printf_i+0x150>
 80055a6:	680b      	ldr	r3, [r1, #0]
 80055a8:	1d1a      	adds	r2, r3, #4
 80055aa:	600a      	str	r2, [r1, #0]
 80055ac:	681e      	ldr	r6, [r3, #0]
 80055ae:	6862      	ldr	r2, [r4, #4]
 80055b0:	2100      	movs	r1, #0
 80055b2:	4630      	mov	r0, r6
 80055b4:	f7fa fe1c 	bl	80001f0 <memchr>
 80055b8:	b108      	cbz	r0, 80055be <_printf_i+0x1f2>
 80055ba:	1b80      	subs	r0, r0, r6
 80055bc:	6060      	str	r0, [r4, #4]
 80055be:	6863      	ldr	r3, [r4, #4]
 80055c0:	6123      	str	r3, [r4, #16]
 80055c2:	2300      	movs	r3, #0
 80055c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055c8:	e7a8      	b.n	800551c <_printf_i+0x150>
 80055ca:	6923      	ldr	r3, [r4, #16]
 80055cc:	4632      	mov	r2, r6
 80055ce:	4649      	mov	r1, r9
 80055d0:	4640      	mov	r0, r8
 80055d2:	47d0      	blx	sl
 80055d4:	3001      	adds	r0, #1
 80055d6:	d0ab      	beq.n	8005530 <_printf_i+0x164>
 80055d8:	6823      	ldr	r3, [r4, #0]
 80055da:	079b      	lsls	r3, r3, #30
 80055dc:	d413      	bmi.n	8005606 <_printf_i+0x23a>
 80055de:	68e0      	ldr	r0, [r4, #12]
 80055e0:	9b03      	ldr	r3, [sp, #12]
 80055e2:	4298      	cmp	r0, r3
 80055e4:	bfb8      	it	lt
 80055e6:	4618      	movlt	r0, r3
 80055e8:	e7a4      	b.n	8005534 <_printf_i+0x168>
 80055ea:	2301      	movs	r3, #1
 80055ec:	4632      	mov	r2, r6
 80055ee:	4649      	mov	r1, r9
 80055f0:	4640      	mov	r0, r8
 80055f2:	47d0      	blx	sl
 80055f4:	3001      	adds	r0, #1
 80055f6:	d09b      	beq.n	8005530 <_printf_i+0x164>
 80055f8:	3501      	adds	r5, #1
 80055fa:	68e3      	ldr	r3, [r4, #12]
 80055fc:	9903      	ldr	r1, [sp, #12]
 80055fe:	1a5b      	subs	r3, r3, r1
 8005600:	42ab      	cmp	r3, r5
 8005602:	dcf2      	bgt.n	80055ea <_printf_i+0x21e>
 8005604:	e7eb      	b.n	80055de <_printf_i+0x212>
 8005606:	2500      	movs	r5, #0
 8005608:	f104 0619 	add.w	r6, r4, #25
 800560c:	e7f5      	b.n	80055fa <_printf_i+0x22e>
 800560e:	bf00      	nop
 8005610:	08007d3b 	.word	0x08007d3b
 8005614:	08007d4c 	.word	0x08007d4c

08005618 <iprintf>:
 8005618:	b40f      	push	{r0, r1, r2, r3}
 800561a:	4b0a      	ldr	r3, [pc, #40]	; (8005644 <iprintf+0x2c>)
 800561c:	b513      	push	{r0, r1, r4, lr}
 800561e:	681c      	ldr	r4, [r3, #0]
 8005620:	b124      	cbz	r4, 800562c <iprintf+0x14>
 8005622:	69a3      	ldr	r3, [r4, #24]
 8005624:	b913      	cbnz	r3, 800562c <iprintf+0x14>
 8005626:	4620      	mov	r0, r4
 8005628:	f001 f8ec 	bl	8006804 <__sinit>
 800562c:	ab05      	add	r3, sp, #20
 800562e:	9a04      	ldr	r2, [sp, #16]
 8005630:	68a1      	ldr	r1, [r4, #8]
 8005632:	9301      	str	r3, [sp, #4]
 8005634:	4620      	mov	r0, r4
 8005636:	f7ff fa55 	bl	8004ae4 <_vfiprintf_r>
 800563a:	b002      	add	sp, #8
 800563c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005640:	b004      	add	sp, #16
 8005642:	4770      	bx	lr
 8005644:	2000000c 	.word	0x2000000c

08005648 <_puts_r>:
 8005648:	b570      	push	{r4, r5, r6, lr}
 800564a:	460e      	mov	r6, r1
 800564c:	4605      	mov	r5, r0
 800564e:	b118      	cbz	r0, 8005658 <_puts_r+0x10>
 8005650:	6983      	ldr	r3, [r0, #24]
 8005652:	b90b      	cbnz	r3, 8005658 <_puts_r+0x10>
 8005654:	f001 f8d6 	bl	8006804 <__sinit>
 8005658:	69ab      	ldr	r3, [r5, #24]
 800565a:	68ac      	ldr	r4, [r5, #8]
 800565c:	b913      	cbnz	r3, 8005664 <_puts_r+0x1c>
 800565e:	4628      	mov	r0, r5
 8005660:	f001 f8d0 	bl	8006804 <__sinit>
 8005664:	4b2c      	ldr	r3, [pc, #176]	; (8005718 <_puts_r+0xd0>)
 8005666:	429c      	cmp	r4, r3
 8005668:	d120      	bne.n	80056ac <_puts_r+0x64>
 800566a:	686c      	ldr	r4, [r5, #4]
 800566c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800566e:	07db      	lsls	r3, r3, #31
 8005670:	d405      	bmi.n	800567e <_puts_r+0x36>
 8005672:	89a3      	ldrh	r3, [r4, #12]
 8005674:	0598      	lsls	r0, r3, #22
 8005676:	d402      	bmi.n	800567e <_puts_r+0x36>
 8005678:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800567a:	f001 f966 	bl	800694a <__retarget_lock_acquire_recursive>
 800567e:	89a3      	ldrh	r3, [r4, #12]
 8005680:	0719      	lsls	r1, r3, #28
 8005682:	d51d      	bpl.n	80056c0 <_puts_r+0x78>
 8005684:	6923      	ldr	r3, [r4, #16]
 8005686:	b1db      	cbz	r3, 80056c0 <_puts_r+0x78>
 8005688:	3e01      	subs	r6, #1
 800568a:	68a3      	ldr	r3, [r4, #8]
 800568c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005690:	3b01      	subs	r3, #1
 8005692:	60a3      	str	r3, [r4, #8]
 8005694:	bb39      	cbnz	r1, 80056e6 <_puts_r+0x9e>
 8005696:	2b00      	cmp	r3, #0
 8005698:	da38      	bge.n	800570c <_puts_r+0xc4>
 800569a:	4622      	mov	r2, r4
 800569c:	210a      	movs	r1, #10
 800569e:	4628      	mov	r0, r5
 80056a0:	f000 f858 	bl	8005754 <__swbuf_r>
 80056a4:	3001      	adds	r0, #1
 80056a6:	d011      	beq.n	80056cc <_puts_r+0x84>
 80056a8:	250a      	movs	r5, #10
 80056aa:	e011      	b.n	80056d0 <_puts_r+0x88>
 80056ac:	4b1b      	ldr	r3, [pc, #108]	; (800571c <_puts_r+0xd4>)
 80056ae:	429c      	cmp	r4, r3
 80056b0:	d101      	bne.n	80056b6 <_puts_r+0x6e>
 80056b2:	68ac      	ldr	r4, [r5, #8]
 80056b4:	e7da      	b.n	800566c <_puts_r+0x24>
 80056b6:	4b1a      	ldr	r3, [pc, #104]	; (8005720 <_puts_r+0xd8>)
 80056b8:	429c      	cmp	r4, r3
 80056ba:	bf08      	it	eq
 80056bc:	68ec      	ldreq	r4, [r5, #12]
 80056be:	e7d5      	b.n	800566c <_puts_r+0x24>
 80056c0:	4621      	mov	r1, r4
 80056c2:	4628      	mov	r0, r5
 80056c4:	f000 f898 	bl	80057f8 <__swsetup_r>
 80056c8:	2800      	cmp	r0, #0
 80056ca:	d0dd      	beq.n	8005688 <_puts_r+0x40>
 80056cc:	f04f 35ff 	mov.w	r5, #4294967295
 80056d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80056d2:	07da      	lsls	r2, r3, #31
 80056d4:	d405      	bmi.n	80056e2 <_puts_r+0x9a>
 80056d6:	89a3      	ldrh	r3, [r4, #12]
 80056d8:	059b      	lsls	r3, r3, #22
 80056da:	d402      	bmi.n	80056e2 <_puts_r+0x9a>
 80056dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056de:	f001 f935 	bl	800694c <__retarget_lock_release_recursive>
 80056e2:	4628      	mov	r0, r5
 80056e4:	bd70      	pop	{r4, r5, r6, pc}
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	da04      	bge.n	80056f4 <_puts_r+0xac>
 80056ea:	69a2      	ldr	r2, [r4, #24]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	dc06      	bgt.n	80056fe <_puts_r+0xb6>
 80056f0:	290a      	cmp	r1, #10
 80056f2:	d004      	beq.n	80056fe <_puts_r+0xb6>
 80056f4:	6823      	ldr	r3, [r4, #0]
 80056f6:	1c5a      	adds	r2, r3, #1
 80056f8:	6022      	str	r2, [r4, #0]
 80056fa:	7019      	strb	r1, [r3, #0]
 80056fc:	e7c5      	b.n	800568a <_puts_r+0x42>
 80056fe:	4622      	mov	r2, r4
 8005700:	4628      	mov	r0, r5
 8005702:	f000 f827 	bl	8005754 <__swbuf_r>
 8005706:	3001      	adds	r0, #1
 8005708:	d1bf      	bne.n	800568a <_puts_r+0x42>
 800570a:	e7df      	b.n	80056cc <_puts_r+0x84>
 800570c:	6823      	ldr	r3, [r4, #0]
 800570e:	250a      	movs	r5, #10
 8005710:	1c5a      	adds	r2, r3, #1
 8005712:	6022      	str	r2, [r4, #0]
 8005714:	701d      	strb	r5, [r3, #0]
 8005716:	e7db      	b.n	80056d0 <_puts_r+0x88>
 8005718:	08007e14 	.word	0x08007e14
 800571c:	08007e34 	.word	0x08007e34
 8005720:	08007df4 	.word	0x08007df4

08005724 <puts>:
 8005724:	4b02      	ldr	r3, [pc, #8]	; (8005730 <puts+0xc>)
 8005726:	4601      	mov	r1, r0
 8005728:	6818      	ldr	r0, [r3, #0]
 800572a:	f7ff bf8d 	b.w	8005648 <_puts_r>
 800572e:	bf00      	nop
 8005730:	2000000c 	.word	0x2000000c

08005734 <_sbrk_r>:
 8005734:	b538      	push	{r3, r4, r5, lr}
 8005736:	4d06      	ldr	r5, [pc, #24]	; (8005750 <_sbrk_r+0x1c>)
 8005738:	2300      	movs	r3, #0
 800573a:	4604      	mov	r4, r0
 800573c:	4608      	mov	r0, r1
 800573e:	602b      	str	r3, [r5, #0]
 8005740:	f7fd f8ce 	bl	80028e0 <_sbrk>
 8005744:	1c43      	adds	r3, r0, #1
 8005746:	d102      	bne.n	800574e <_sbrk_r+0x1a>
 8005748:	682b      	ldr	r3, [r5, #0]
 800574a:	b103      	cbz	r3, 800574e <_sbrk_r+0x1a>
 800574c:	6023      	str	r3, [r4, #0]
 800574e:	bd38      	pop	{r3, r4, r5, pc}
 8005750:	20000d14 	.word	0x20000d14

08005754 <__swbuf_r>:
 8005754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005756:	460e      	mov	r6, r1
 8005758:	4614      	mov	r4, r2
 800575a:	4605      	mov	r5, r0
 800575c:	b118      	cbz	r0, 8005766 <__swbuf_r+0x12>
 800575e:	6983      	ldr	r3, [r0, #24]
 8005760:	b90b      	cbnz	r3, 8005766 <__swbuf_r+0x12>
 8005762:	f001 f84f 	bl	8006804 <__sinit>
 8005766:	4b21      	ldr	r3, [pc, #132]	; (80057ec <__swbuf_r+0x98>)
 8005768:	429c      	cmp	r4, r3
 800576a:	d12b      	bne.n	80057c4 <__swbuf_r+0x70>
 800576c:	686c      	ldr	r4, [r5, #4]
 800576e:	69a3      	ldr	r3, [r4, #24]
 8005770:	60a3      	str	r3, [r4, #8]
 8005772:	89a3      	ldrh	r3, [r4, #12]
 8005774:	071a      	lsls	r2, r3, #28
 8005776:	d52f      	bpl.n	80057d8 <__swbuf_r+0x84>
 8005778:	6923      	ldr	r3, [r4, #16]
 800577a:	b36b      	cbz	r3, 80057d8 <__swbuf_r+0x84>
 800577c:	6923      	ldr	r3, [r4, #16]
 800577e:	6820      	ldr	r0, [r4, #0]
 8005780:	1ac0      	subs	r0, r0, r3
 8005782:	6963      	ldr	r3, [r4, #20]
 8005784:	b2f6      	uxtb	r6, r6
 8005786:	4283      	cmp	r3, r0
 8005788:	4637      	mov	r7, r6
 800578a:	dc04      	bgt.n	8005796 <__swbuf_r+0x42>
 800578c:	4621      	mov	r1, r4
 800578e:	4628      	mov	r0, r5
 8005790:	f000 ffa4 	bl	80066dc <_fflush_r>
 8005794:	bb30      	cbnz	r0, 80057e4 <__swbuf_r+0x90>
 8005796:	68a3      	ldr	r3, [r4, #8]
 8005798:	3b01      	subs	r3, #1
 800579a:	60a3      	str	r3, [r4, #8]
 800579c:	6823      	ldr	r3, [r4, #0]
 800579e:	1c5a      	adds	r2, r3, #1
 80057a0:	6022      	str	r2, [r4, #0]
 80057a2:	701e      	strb	r6, [r3, #0]
 80057a4:	6963      	ldr	r3, [r4, #20]
 80057a6:	3001      	adds	r0, #1
 80057a8:	4283      	cmp	r3, r0
 80057aa:	d004      	beq.n	80057b6 <__swbuf_r+0x62>
 80057ac:	89a3      	ldrh	r3, [r4, #12]
 80057ae:	07db      	lsls	r3, r3, #31
 80057b0:	d506      	bpl.n	80057c0 <__swbuf_r+0x6c>
 80057b2:	2e0a      	cmp	r6, #10
 80057b4:	d104      	bne.n	80057c0 <__swbuf_r+0x6c>
 80057b6:	4621      	mov	r1, r4
 80057b8:	4628      	mov	r0, r5
 80057ba:	f000 ff8f 	bl	80066dc <_fflush_r>
 80057be:	b988      	cbnz	r0, 80057e4 <__swbuf_r+0x90>
 80057c0:	4638      	mov	r0, r7
 80057c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057c4:	4b0a      	ldr	r3, [pc, #40]	; (80057f0 <__swbuf_r+0x9c>)
 80057c6:	429c      	cmp	r4, r3
 80057c8:	d101      	bne.n	80057ce <__swbuf_r+0x7a>
 80057ca:	68ac      	ldr	r4, [r5, #8]
 80057cc:	e7cf      	b.n	800576e <__swbuf_r+0x1a>
 80057ce:	4b09      	ldr	r3, [pc, #36]	; (80057f4 <__swbuf_r+0xa0>)
 80057d0:	429c      	cmp	r4, r3
 80057d2:	bf08      	it	eq
 80057d4:	68ec      	ldreq	r4, [r5, #12]
 80057d6:	e7ca      	b.n	800576e <__swbuf_r+0x1a>
 80057d8:	4621      	mov	r1, r4
 80057da:	4628      	mov	r0, r5
 80057dc:	f000 f80c 	bl	80057f8 <__swsetup_r>
 80057e0:	2800      	cmp	r0, #0
 80057e2:	d0cb      	beq.n	800577c <__swbuf_r+0x28>
 80057e4:	f04f 37ff 	mov.w	r7, #4294967295
 80057e8:	e7ea      	b.n	80057c0 <__swbuf_r+0x6c>
 80057ea:	bf00      	nop
 80057ec:	08007e14 	.word	0x08007e14
 80057f0:	08007e34 	.word	0x08007e34
 80057f4:	08007df4 	.word	0x08007df4

080057f8 <__swsetup_r>:
 80057f8:	4b32      	ldr	r3, [pc, #200]	; (80058c4 <__swsetup_r+0xcc>)
 80057fa:	b570      	push	{r4, r5, r6, lr}
 80057fc:	681d      	ldr	r5, [r3, #0]
 80057fe:	4606      	mov	r6, r0
 8005800:	460c      	mov	r4, r1
 8005802:	b125      	cbz	r5, 800580e <__swsetup_r+0x16>
 8005804:	69ab      	ldr	r3, [r5, #24]
 8005806:	b913      	cbnz	r3, 800580e <__swsetup_r+0x16>
 8005808:	4628      	mov	r0, r5
 800580a:	f000 fffb 	bl	8006804 <__sinit>
 800580e:	4b2e      	ldr	r3, [pc, #184]	; (80058c8 <__swsetup_r+0xd0>)
 8005810:	429c      	cmp	r4, r3
 8005812:	d10f      	bne.n	8005834 <__swsetup_r+0x3c>
 8005814:	686c      	ldr	r4, [r5, #4]
 8005816:	89a3      	ldrh	r3, [r4, #12]
 8005818:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800581c:	0719      	lsls	r1, r3, #28
 800581e:	d42c      	bmi.n	800587a <__swsetup_r+0x82>
 8005820:	06dd      	lsls	r5, r3, #27
 8005822:	d411      	bmi.n	8005848 <__swsetup_r+0x50>
 8005824:	2309      	movs	r3, #9
 8005826:	6033      	str	r3, [r6, #0]
 8005828:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800582c:	81a3      	strh	r3, [r4, #12]
 800582e:	f04f 30ff 	mov.w	r0, #4294967295
 8005832:	e03e      	b.n	80058b2 <__swsetup_r+0xba>
 8005834:	4b25      	ldr	r3, [pc, #148]	; (80058cc <__swsetup_r+0xd4>)
 8005836:	429c      	cmp	r4, r3
 8005838:	d101      	bne.n	800583e <__swsetup_r+0x46>
 800583a:	68ac      	ldr	r4, [r5, #8]
 800583c:	e7eb      	b.n	8005816 <__swsetup_r+0x1e>
 800583e:	4b24      	ldr	r3, [pc, #144]	; (80058d0 <__swsetup_r+0xd8>)
 8005840:	429c      	cmp	r4, r3
 8005842:	bf08      	it	eq
 8005844:	68ec      	ldreq	r4, [r5, #12]
 8005846:	e7e6      	b.n	8005816 <__swsetup_r+0x1e>
 8005848:	0758      	lsls	r0, r3, #29
 800584a:	d512      	bpl.n	8005872 <__swsetup_r+0x7a>
 800584c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800584e:	b141      	cbz	r1, 8005862 <__swsetup_r+0x6a>
 8005850:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005854:	4299      	cmp	r1, r3
 8005856:	d002      	beq.n	800585e <__swsetup_r+0x66>
 8005858:	4630      	mov	r0, r6
 800585a:	f7ff f86f 	bl	800493c <_free_r>
 800585e:	2300      	movs	r3, #0
 8005860:	6363      	str	r3, [r4, #52]	; 0x34
 8005862:	89a3      	ldrh	r3, [r4, #12]
 8005864:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005868:	81a3      	strh	r3, [r4, #12]
 800586a:	2300      	movs	r3, #0
 800586c:	6063      	str	r3, [r4, #4]
 800586e:	6923      	ldr	r3, [r4, #16]
 8005870:	6023      	str	r3, [r4, #0]
 8005872:	89a3      	ldrh	r3, [r4, #12]
 8005874:	f043 0308 	orr.w	r3, r3, #8
 8005878:	81a3      	strh	r3, [r4, #12]
 800587a:	6923      	ldr	r3, [r4, #16]
 800587c:	b94b      	cbnz	r3, 8005892 <__swsetup_r+0x9a>
 800587e:	89a3      	ldrh	r3, [r4, #12]
 8005880:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005884:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005888:	d003      	beq.n	8005892 <__swsetup_r+0x9a>
 800588a:	4621      	mov	r1, r4
 800588c:	4630      	mov	r0, r6
 800588e:	f001 f883 	bl	8006998 <__smakebuf_r>
 8005892:	89a0      	ldrh	r0, [r4, #12]
 8005894:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005898:	f010 0301 	ands.w	r3, r0, #1
 800589c:	d00a      	beq.n	80058b4 <__swsetup_r+0xbc>
 800589e:	2300      	movs	r3, #0
 80058a0:	60a3      	str	r3, [r4, #8]
 80058a2:	6963      	ldr	r3, [r4, #20]
 80058a4:	425b      	negs	r3, r3
 80058a6:	61a3      	str	r3, [r4, #24]
 80058a8:	6923      	ldr	r3, [r4, #16]
 80058aa:	b943      	cbnz	r3, 80058be <__swsetup_r+0xc6>
 80058ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80058b0:	d1ba      	bne.n	8005828 <__swsetup_r+0x30>
 80058b2:	bd70      	pop	{r4, r5, r6, pc}
 80058b4:	0781      	lsls	r1, r0, #30
 80058b6:	bf58      	it	pl
 80058b8:	6963      	ldrpl	r3, [r4, #20]
 80058ba:	60a3      	str	r3, [r4, #8]
 80058bc:	e7f4      	b.n	80058a8 <__swsetup_r+0xb0>
 80058be:	2000      	movs	r0, #0
 80058c0:	e7f7      	b.n	80058b2 <__swsetup_r+0xba>
 80058c2:	bf00      	nop
 80058c4:	2000000c 	.word	0x2000000c
 80058c8:	08007e14 	.word	0x08007e14
 80058cc:	08007e34 	.word	0x08007e34
 80058d0:	08007df4 	.word	0x08007df4

080058d4 <abort>:
 80058d4:	b508      	push	{r3, lr}
 80058d6:	2006      	movs	r0, #6
 80058d8:	f001 fc60 	bl	800719c <raise>
 80058dc:	2001      	movs	r0, #1
 80058de:	f7fc ffa3 	bl	8002828 <_exit>

080058e2 <quorem>:
 80058e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058e6:	6903      	ldr	r3, [r0, #16]
 80058e8:	690c      	ldr	r4, [r1, #16]
 80058ea:	42a3      	cmp	r3, r4
 80058ec:	4607      	mov	r7, r0
 80058ee:	f2c0 8081 	blt.w	80059f4 <quorem+0x112>
 80058f2:	3c01      	subs	r4, #1
 80058f4:	f101 0814 	add.w	r8, r1, #20
 80058f8:	f100 0514 	add.w	r5, r0, #20
 80058fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005900:	9301      	str	r3, [sp, #4]
 8005902:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005906:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800590a:	3301      	adds	r3, #1
 800590c:	429a      	cmp	r2, r3
 800590e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005912:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005916:	fbb2 f6f3 	udiv	r6, r2, r3
 800591a:	d331      	bcc.n	8005980 <quorem+0x9e>
 800591c:	f04f 0e00 	mov.w	lr, #0
 8005920:	4640      	mov	r0, r8
 8005922:	46ac      	mov	ip, r5
 8005924:	46f2      	mov	sl, lr
 8005926:	f850 2b04 	ldr.w	r2, [r0], #4
 800592a:	b293      	uxth	r3, r2
 800592c:	fb06 e303 	mla	r3, r6, r3, lr
 8005930:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005934:	b29b      	uxth	r3, r3
 8005936:	ebaa 0303 	sub.w	r3, sl, r3
 800593a:	0c12      	lsrs	r2, r2, #16
 800593c:	f8dc a000 	ldr.w	sl, [ip]
 8005940:	fb06 e202 	mla	r2, r6, r2, lr
 8005944:	fa13 f38a 	uxtah	r3, r3, sl
 8005948:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800594c:	fa1f fa82 	uxth.w	sl, r2
 8005950:	f8dc 2000 	ldr.w	r2, [ip]
 8005954:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005958:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800595c:	b29b      	uxth	r3, r3
 800595e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005962:	4581      	cmp	r9, r0
 8005964:	f84c 3b04 	str.w	r3, [ip], #4
 8005968:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800596c:	d2db      	bcs.n	8005926 <quorem+0x44>
 800596e:	f855 300b 	ldr.w	r3, [r5, fp]
 8005972:	b92b      	cbnz	r3, 8005980 <quorem+0x9e>
 8005974:	9b01      	ldr	r3, [sp, #4]
 8005976:	3b04      	subs	r3, #4
 8005978:	429d      	cmp	r5, r3
 800597a:	461a      	mov	r2, r3
 800597c:	d32e      	bcc.n	80059dc <quorem+0xfa>
 800597e:	613c      	str	r4, [r7, #16]
 8005980:	4638      	mov	r0, r7
 8005982:	f001 fad3 	bl	8006f2c <__mcmp>
 8005986:	2800      	cmp	r0, #0
 8005988:	db24      	blt.n	80059d4 <quorem+0xf2>
 800598a:	3601      	adds	r6, #1
 800598c:	4628      	mov	r0, r5
 800598e:	f04f 0c00 	mov.w	ip, #0
 8005992:	f858 2b04 	ldr.w	r2, [r8], #4
 8005996:	f8d0 e000 	ldr.w	lr, [r0]
 800599a:	b293      	uxth	r3, r2
 800599c:	ebac 0303 	sub.w	r3, ip, r3
 80059a0:	0c12      	lsrs	r2, r2, #16
 80059a2:	fa13 f38e 	uxtah	r3, r3, lr
 80059a6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80059aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059b4:	45c1      	cmp	r9, r8
 80059b6:	f840 3b04 	str.w	r3, [r0], #4
 80059ba:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80059be:	d2e8      	bcs.n	8005992 <quorem+0xb0>
 80059c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059c8:	b922      	cbnz	r2, 80059d4 <quorem+0xf2>
 80059ca:	3b04      	subs	r3, #4
 80059cc:	429d      	cmp	r5, r3
 80059ce:	461a      	mov	r2, r3
 80059d0:	d30a      	bcc.n	80059e8 <quorem+0x106>
 80059d2:	613c      	str	r4, [r7, #16]
 80059d4:	4630      	mov	r0, r6
 80059d6:	b003      	add	sp, #12
 80059d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059dc:	6812      	ldr	r2, [r2, #0]
 80059de:	3b04      	subs	r3, #4
 80059e0:	2a00      	cmp	r2, #0
 80059e2:	d1cc      	bne.n	800597e <quorem+0x9c>
 80059e4:	3c01      	subs	r4, #1
 80059e6:	e7c7      	b.n	8005978 <quorem+0x96>
 80059e8:	6812      	ldr	r2, [r2, #0]
 80059ea:	3b04      	subs	r3, #4
 80059ec:	2a00      	cmp	r2, #0
 80059ee:	d1f0      	bne.n	80059d2 <quorem+0xf0>
 80059f0:	3c01      	subs	r4, #1
 80059f2:	e7eb      	b.n	80059cc <quorem+0xea>
 80059f4:	2000      	movs	r0, #0
 80059f6:	e7ee      	b.n	80059d6 <quorem+0xf4>

080059f8 <_dtoa_r>:
 80059f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059fc:	ed2d 8b02 	vpush	{d8}
 8005a00:	ec57 6b10 	vmov	r6, r7, d0
 8005a04:	b095      	sub	sp, #84	; 0x54
 8005a06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005a08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005a0c:	9105      	str	r1, [sp, #20]
 8005a0e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005a12:	4604      	mov	r4, r0
 8005a14:	9209      	str	r2, [sp, #36]	; 0x24
 8005a16:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a18:	b975      	cbnz	r5, 8005a38 <_dtoa_r+0x40>
 8005a1a:	2010      	movs	r0, #16
 8005a1c:	f7fe ff70 	bl	8004900 <malloc>
 8005a20:	4602      	mov	r2, r0
 8005a22:	6260      	str	r0, [r4, #36]	; 0x24
 8005a24:	b920      	cbnz	r0, 8005a30 <_dtoa_r+0x38>
 8005a26:	4bb2      	ldr	r3, [pc, #712]	; (8005cf0 <_dtoa_r+0x2f8>)
 8005a28:	21ea      	movs	r1, #234	; 0xea
 8005a2a:	48b2      	ldr	r0, [pc, #712]	; (8005cf4 <_dtoa_r+0x2fc>)
 8005a2c:	f7fe ff0e 	bl	800484c <__assert_func>
 8005a30:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005a34:	6005      	str	r5, [r0, #0]
 8005a36:	60c5      	str	r5, [r0, #12]
 8005a38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a3a:	6819      	ldr	r1, [r3, #0]
 8005a3c:	b151      	cbz	r1, 8005a54 <_dtoa_r+0x5c>
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	604a      	str	r2, [r1, #4]
 8005a42:	2301      	movs	r3, #1
 8005a44:	4093      	lsls	r3, r2
 8005a46:	608b      	str	r3, [r1, #8]
 8005a48:	4620      	mov	r0, r4
 8005a4a:	f001 f831 	bl	8006ab0 <_Bfree>
 8005a4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a50:	2200      	movs	r2, #0
 8005a52:	601a      	str	r2, [r3, #0]
 8005a54:	1e3b      	subs	r3, r7, #0
 8005a56:	bfb9      	ittee	lt
 8005a58:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005a5c:	9303      	strlt	r3, [sp, #12]
 8005a5e:	2300      	movge	r3, #0
 8005a60:	f8c8 3000 	strge.w	r3, [r8]
 8005a64:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005a68:	4ba3      	ldr	r3, [pc, #652]	; (8005cf8 <_dtoa_r+0x300>)
 8005a6a:	bfbc      	itt	lt
 8005a6c:	2201      	movlt	r2, #1
 8005a6e:	f8c8 2000 	strlt.w	r2, [r8]
 8005a72:	ea33 0309 	bics.w	r3, r3, r9
 8005a76:	d11b      	bne.n	8005ab0 <_dtoa_r+0xb8>
 8005a78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a7a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a7e:	6013      	str	r3, [r2, #0]
 8005a80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a84:	4333      	orrs	r3, r6
 8005a86:	f000 857a 	beq.w	800657e <_dtoa_r+0xb86>
 8005a8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a8c:	b963      	cbnz	r3, 8005aa8 <_dtoa_r+0xb0>
 8005a8e:	4b9b      	ldr	r3, [pc, #620]	; (8005cfc <_dtoa_r+0x304>)
 8005a90:	e024      	b.n	8005adc <_dtoa_r+0xe4>
 8005a92:	4b9b      	ldr	r3, [pc, #620]	; (8005d00 <_dtoa_r+0x308>)
 8005a94:	9300      	str	r3, [sp, #0]
 8005a96:	3308      	adds	r3, #8
 8005a98:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a9a:	6013      	str	r3, [r2, #0]
 8005a9c:	9800      	ldr	r0, [sp, #0]
 8005a9e:	b015      	add	sp, #84	; 0x54
 8005aa0:	ecbd 8b02 	vpop	{d8}
 8005aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aa8:	4b94      	ldr	r3, [pc, #592]	; (8005cfc <_dtoa_r+0x304>)
 8005aaa:	9300      	str	r3, [sp, #0]
 8005aac:	3303      	adds	r3, #3
 8005aae:	e7f3      	b.n	8005a98 <_dtoa_r+0xa0>
 8005ab0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	ec51 0b17 	vmov	r0, r1, d7
 8005aba:	2300      	movs	r3, #0
 8005abc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005ac0:	f7fb f80a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ac4:	4680      	mov	r8, r0
 8005ac6:	b158      	cbz	r0, 8005ae0 <_dtoa_r+0xe8>
 8005ac8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005aca:	2301      	movs	r3, #1
 8005acc:	6013      	str	r3, [r2, #0]
 8005ace:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	f000 8551 	beq.w	8006578 <_dtoa_r+0xb80>
 8005ad6:	488b      	ldr	r0, [pc, #556]	; (8005d04 <_dtoa_r+0x30c>)
 8005ad8:	6018      	str	r0, [r3, #0]
 8005ada:	1e43      	subs	r3, r0, #1
 8005adc:	9300      	str	r3, [sp, #0]
 8005ade:	e7dd      	b.n	8005a9c <_dtoa_r+0xa4>
 8005ae0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005ae4:	aa12      	add	r2, sp, #72	; 0x48
 8005ae6:	a913      	add	r1, sp, #76	; 0x4c
 8005ae8:	4620      	mov	r0, r4
 8005aea:	f001 fac3 	bl	8007074 <__d2b>
 8005aee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005af2:	4683      	mov	fp, r0
 8005af4:	2d00      	cmp	r5, #0
 8005af6:	d07c      	beq.n	8005bf2 <_dtoa_r+0x1fa>
 8005af8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005afa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005afe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b02:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005b06:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005b0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005b0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005b12:	4b7d      	ldr	r3, [pc, #500]	; (8005d08 <_dtoa_r+0x310>)
 8005b14:	2200      	movs	r2, #0
 8005b16:	4630      	mov	r0, r6
 8005b18:	4639      	mov	r1, r7
 8005b1a:	f7fa fbbd 	bl	8000298 <__aeabi_dsub>
 8005b1e:	a36e      	add	r3, pc, #440	; (adr r3, 8005cd8 <_dtoa_r+0x2e0>)
 8005b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b24:	f7fa fd70 	bl	8000608 <__aeabi_dmul>
 8005b28:	a36d      	add	r3, pc, #436	; (adr r3, 8005ce0 <_dtoa_r+0x2e8>)
 8005b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2e:	f7fa fbb5 	bl	800029c <__adddf3>
 8005b32:	4606      	mov	r6, r0
 8005b34:	4628      	mov	r0, r5
 8005b36:	460f      	mov	r7, r1
 8005b38:	f7fa fcfc 	bl	8000534 <__aeabi_i2d>
 8005b3c:	a36a      	add	r3, pc, #424	; (adr r3, 8005ce8 <_dtoa_r+0x2f0>)
 8005b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b42:	f7fa fd61 	bl	8000608 <__aeabi_dmul>
 8005b46:	4602      	mov	r2, r0
 8005b48:	460b      	mov	r3, r1
 8005b4a:	4630      	mov	r0, r6
 8005b4c:	4639      	mov	r1, r7
 8005b4e:	f7fa fba5 	bl	800029c <__adddf3>
 8005b52:	4606      	mov	r6, r0
 8005b54:	460f      	mov	r7, r1
 8005b56:	f7fb f807 	bl	8000b68 <__aeabi_d2iz>
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	4682      	mov	sl, r0
 8005b5e:	2300      	movs	r3, #0
 8005b60:	4630      	mov	r0, r6
 8005b62:	4639      	mov	r1, r7
 8005b64:	f7fa ffc2 	bl	8000aec <__aeabi_dcmplt>
 8005b68:	b148      	cbz	r0, 8005b7e <_dtoa_r+0x186>
 8005b6a:	4650      	mov	r0, sl
 8005b6c:	f7fa fce2 	bl	8000534 <__aeabi_i2d>
 8005b70:	4632      	mov	r2, r6
 8005b72:	463b      	mov	r3, r7
 8005b74:	f7fa ffb0 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b78:	b908      	cbnz	r0, 8005b7e <_dtoa_r+0x186>
 8005b7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b7e:	f1ba 0f16 	cmp.w	sl, #22
 8005b82:	d854      	bhi.n	8005c2e <_dtoa_r+0x236>
 8005b84:	4b61      	ldr	r3, [pc, #388]	; (8005d0c <_dtoa_r+0x314>)
 8005b86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b92:	f7fa ffab 	bl	8000aec <__aeabi_dcmplt>
 8005b96:	2800      	cmp	r0, #0
 8005b98:	d04b      	beq.n	8005c32 <_dtoa_r+0x23a>
 8005b9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	930e      	str	r3, [sp, #56]	; 0x38
 8005ba2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005ba4:	1b5d      	subs	r5, r3, r5
 8005ba6:	1e6b      	subs	r3, r5, #1
 8005ba8:	9304      	str	r3, [sp, #16]
 8005baa:	bf43      	ittte	mi
 8005bac:	2300      	movmi	r3, #0
 8005bae:	f1c5 0801 	rsbmi	r8, r5, #1
 8005bb2:	9304      	strmi	r3, [sp, #16]
 8005bb4:	f04f 0800 	movpl.w	r8, #0
 8005bb8:	f1ba 0f00 	cmp.w	sl, #0
 8005bbc:	db3b      	blt.n	8005c36 <_dtoa_r+0x23e>
 8005bbe:	9b04      	ldr	r3, [sp, #16]
 8005bc0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005bc4:	4453      	add	r3, sl
 8005bc6:	9304      	str	r3, [sp, #16]
 8005bc8:	2300      	movs	r3, #0
 8005bca:	9306      	str	r3, [sp, #24]
 8005bcc:	9b05      	ldr	r3, [sp, #20]
 8005bce:	2b09      	cmp	r3, #9
 8005bd0:	d869      	bhi.n	8005ca6 <_dtoa_r+0x2ae>
 8005bd2:	2b05      	cmp	r3, #5
 8005bd4:	bfc4      	itt	gt
 8005bd6:	3b04      	subgt	r3, #4
 8005bd8:	9305      	strgt	r3, [sp, #20]
 8005bda:	9b05      	ldr	r3, [sp, #20]
 8005bdc:	f1a3 0302 	sub.w	r3, r3, #2
 8005be0:	bfcc      	ite	gt
 8005be2:	2500      	movgt	r5, #0
 8005be4:	2501      	movle	r5, #1
 8005be6:	2b03      	cmp	r3, #3
 8005be8:	d869      	bhi.n	8005cbe <_dtoa_r+0x2c6>
 8005bea:	e8df f003 	tbb	[pc, r3]
 8005bee:	4e2c      	.short	0x4e2c
 8005bf0:	5a4c      	.short	0x5a4c
 8005bf2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005bf6:	441d      	add	r5, r3
 8005bf8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005bfc:	2b20      	cmp	r3, #32
 8005bfe:	bfc1      	itttt	gt
 8005c00:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c04:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005c08:	fa09 f303 	lslgt.w	r3, r9, r3
 8005c0c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005c10:	bfda      	itte	le
 8005c12:	f1c3 0320 	rsble	r3, r3, #32
 8005c16:	fa06 f003 	lslle.w	r0, r6, r3
 8005c1a:	4318      	orrgt	r0, r3
 8005c1c:	f7fa fc7a 	bl	8000514 <__aeabi_ui2d>
 8005c20:	2301      	movs	r3, #1
 8005c22:	4606      	mov	r6, r0
 8005c24:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005c28:	3d01      	subs	r5, #1
 8005c2a:	9310      	str	r3, [sp, #64]	; 0x40
 8005c2c:	e771      	b.n	8005b12 <_dtoa_r+0x11a>
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e7b6      	b.n	8005ba0 <_dtoa_r+0x1a8>
 8005c32:	900e      	str	r0, [sp, #56]	; 0x38
 8005c34:	e7b5      	b.n	8005ba2 <_dtoa_r+0x1aa>
 8005c36:	f1ca 0300 	rsb	r3, sl, #0
 8005c3a:	9306      	str	r3, [sp, #24]
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	eba8 080a 	sub.w	r8, r8, sl
 8005c42:	930d      	str	r3, [sp, #52]	; 0x34
 8005c44:	e7c2      	b.n	8005bcc <_dtoa_r+0x1d4>
 8005c46:	2300      	movs	r3, #0
 8005c48:	9308      	str	r3, [sp, #32]
 8005c4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	dc39      	bgt.n	8005cc4 <_dtoa_r+0x2cc>
 8005c50:	f04f 0901 	mov.w	r9, #1
 8005c54:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c58:	464b      	mov	r3, r9
 8005c5a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005c5e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005c60:	2200      	movs	r2, #0
 8005c62:	6042      	str	r2, [r0, #4]
 8005c64:	2204      	movs	r2, #4
 8005c66:	f102 0614 	add.w	r6, r2, #20
 8005c6a:	429e      	cmp	r6, r3
 8005c6c:	6841      	ldr	r1, [r0, #4]
 8005c6e:	d92f      	bls.n	8005cd0 <_dtoa_r+0x2d8>
 8005c70:	4620      	mov	r0, r4
 8005c72:	f000 fedd 	bl	8006a30 <_Balloc>
 8005c76:	9000      	str	r0, [sp, #0]
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	d14b      	bne.n	8005d14 <_dtoa_r+0x31c>
 8005c7c:	4b24      	ldr	r3, [pc, #144]	; (8005d10 <_dtoa_r+0x318>)
 8005c7e:	4602      	mov	r2, r0
 8005c80:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005c84:	e6d1      	b.n	8005a2a <_dtoa_r+0x32>
 8005c86:	2301      	movs	r3, #1
 8005c88:	e7de      	b.n	8005c48 <_dtoa_r+0x250>
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	9308      	str	r3, [sp, #32]
 8005c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c90:	eb0a 0903 	add.w	r9, sl, r3
 8005c94:	f109 0301 	add.w	r3, r9, #1
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	9301      	str	r3, [sp, #4]
 8005c9c:	bfb8      	it	lt
 8005c9e:	2301      	movlt	r3, #1
 8005ca0:	e7dd      	b.n	8005c5e <_dtoa_r+0x266>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e7f2      	b.n	8005c8c <_dtoa_r+0x294>
 8005ca6:	2501      	movs	r5, #1
 8005ca8:	2300      	movs	r3, #0
 8005caa:	9305      	str	r3, [sp, #20]
 8005cac:	9508      	str	r5, [sp, #32]
 8005cae:	f04f 39ff 	mov.w	r9, #4294967295
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f8cd 9004 	str.w	r9, [sp, #4]
 8005cb8:	2312      	movs	r3, #18
 8005cba:	9209      	str	r2, [sp, #36]	; 0x24
 8005cbc:	e7cf      	b.n	8005c5e <_dtoa_r+0x266>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	9308      	str	r3, [sp, #32]
 8005cc2:	e7f4      	b.n	8005cae <_dtoa_r+0x2b6>
 8005cc4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005cc8:	f8cd 9004 	str.w	r9, [sp, #4]
 8005ccc:	464b      	mov	r3, r9
 8005cce:	e7c6      	b.n	8005c5e <_dtoa_r+0x266>
 8005cd0:	3101      	adds	r1, #1
 8005cd2:	6041      	str	r1, [r0, #4]
 8005cd4:	0052      	lsls	r2, r2, #1
 8005cd6:	e7c6      	b.n	8005c66 <_dtoa_r+0x26e>
 8005cd8:	636f4361 	.word	0x636f4361
 8005cdc:	3fd287a7 	.word	0x3fd287a7
 8005ce0:	8b60c8b3 	.word	0x8b60c8b3
 8005ce4:	3fc68a28 	.word	0x3fc68a28
 8005ce8:	509f79fb 	.word	0x509f79fb
 8005cec:	3fd34413 	.word	0x3fd34413
 8005cf0:	08007d6a 	.word	0x08007d6a
 8005cf4:	08007d81 	.word	0x08007d81
 8005cf8:	7ff00000 	.word	0x7ff00000
 8005cfc:	08007d66 	.word	0x08007d66
 8005d00:	08007d5d 	.word	0x08007d5d
 8005d04:	08007d3a 	.word	0x08007d3a
 8005d08:	3ff80000 	.word	0x3ff80000
 8005d0c:	08007ee0 	.word	0x08007ee0
 8005d10:	08007de0 	.word	0x08007de0
 8005d14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d16:	9a00      	ldr	r2, [sp, #0]
 8005d18:	601a      	str	r2, [r3, #0]
 8005d1a:	9b01      	ldr	r3, [sp, #4]
 8005d1c:	2b0e      	cmp	r3, #14
 8005d1e:	f200 80ad 	bhi.w	8005e7c <_dtoa_r+0x484>
 8005d22:	2d00      	cmp	r5, #0
 8005d24:	f000 80aa 	beq.w	8005e7c <_dtoa_r+0x484>
 8005d28:	f1ba 0f00 	cmp.w	sl, #0
 8005d2c:	dd36      	ble.n	8005d9c <_dtoa_r+0x3a4>
 8005d2e:	4ac3      	ldr	r2, [pc, #780]	; (800603c <_dtoa_r+0x644>)
 8005d30:	f00a 030f 	and.w	r3, sl, #15
 8005d34:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005d38:	ed93 7b00 	vldr	d7, [r3]
 8005d3c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005d40:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005d44:	eeb0 8a47 	vmov.f32	s16, s14
 8005d48:	eef0 8a67 	vmov.f32	s17, s15
 8005d4c:	d016      	beq.n	8005d7c <_dtoa_r+0x384>
 8005d4e:	4bbc      	ldr	r3, [pc, #752]	; (8006040 <_dtoa_r+0x648>)
 8005d50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d58:	f7fa fd80 	bl	800085c <__aeabi_ddiv>
 8005d5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d60:	f007 070f 	and.w	r7, r7, #15
 8005d64:	2503      	movs	r5, #3
 8005d66:	4eb6      	ldr	r6, [pc, #728]	; (8006040 <_dtoa_r+0x648>)
 8005d68:	b957      	cbnz	r7, 8005d80 <_dtoa_r+0x388>
 8005d6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d6e:	ec53 2b18 	vmov	r2, r3, d8
 8005d72:	f7fa fd73 	bl	800085c <__aeabi_ddiv>
 8005d76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d7a:	e029      	b.n	8005dd0 <_dtoa_r+0x3d8>
 8005d7c:	2502      	movs	r5, #2
 8005d7e:	e7f2      	b.n	8005d66 <_dtoa_r+0x36e>
 8005d80:	07f9      	lsls	r1, r7, #31
 8005d82:	d508      	bpl.n	8005d96 <_dtoa_r+0x39e>
 8005d84:	ec51 0b18 	vmov	r0, r1, d8
 8005d88:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005d8c:	f7fa fc3c 	bl	8000608 <__aeabi_dmul>
 8005d90:	ec41 0b18 	vmov	d8, r0, r1
 8005d94:	3501      	adds	r5, #1
 8005d96:	107f      	asrs	r7, r7, #1
 8005d98:	3608      	adds	r6, #8
 8005d9a:	e7e5      	b.n	8005d68 <_dtoa_r+0x370>
 8005d9c:	f000 80a6 	beq.w	8005eec <_dtoa_r+0x4f4>
 8005da0:	f1ca 0600 	rsb	r6, sl, #0
 8005da4:	4ba5      	ldr	r3, [pc, #660]	; (800603c <_dtoa_r+0x644>)
 8005da6:	4fa6      	ldr	r7, [pc, #664]	; (8006040 <_dtoa_r+0x648>)
 8005da8:	f006 020f 	and.w	r2, r6, #15
 8005dac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005db8:	f7fa fc26 	bl	8000608 <__aeabi_dmul>
 8005dbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005dc0:	1136      	asrs	r6, r6, #4
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	2502      	movs	r5, #2
 8005dc6:	2e00      	cmp	r6, #0
 8005dc8:	f040 8085 	bne.w	8005ed6 <_dtoa_r+0x4de>
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1d2      	bne.n	8005d76 <_dtoa_r+0x37e>
 8005dd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 808c 	beq.w	8005ef0 <_dtoa_r+0x4f8>
 8005dd8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005ddc:	4b99      	ldr	r3, [pc, #612]	; (8006044 <_dtoa_r+0x64c>)
 8005dde:	2200      	movs	r2, #0
 8005de0:	4630      	mov	r0, r6
 8005de2:	4639      	mov	r1, r7
 8005de4:	f7fa fe82 	bl	8000aec <__aeabi_dcmplt>
 8005de8:	2800      	cmp	r0, #0
 8005dea:	f000 8081 	beq.w	8005ef0 <_dtoa_r+0x4f8>
 8005dee:	9b01      	ldr	r3, [sp, #4]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d07d      	beq.n	8005ef0 <_dtoa_r+0x4f8>
 8005df4:	f1b9 0f00 	cmp.w	r9, #0
 8005df8:	dd3c      	ble.n	8005e74 <_dtoa_r+0x47c>
 8005dfa:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005dfe:	9307      	str	r3, [sp, #28]
 8005e00:	2200      	movs	r2, #0
 8005e02:	4b91      	ldr	r3, [pc, #580]	; (8006048 <_dtoa_r+0x650>)
 8005e04:	4630      	mov	r0, r6
 8005e06:	4639      	mov	r1, r7
 8005e08:	f7fa fbfe 	bl	8000608 <__aeabi_dmul>
 8005e0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e10:	3501      	adds	r5, #1
 8005e12:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005e16:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005e1a:	4628      	mov	r0, r5
 8005e1c:	f7fa fb8a 	bl	8000534 <__aeabi_i2d>
 8005e20:	4632      	mov	r2, r6
 8005e22:	463b      	mov	r3, r7
 8005e24:	f7fa fbf0 	bl	8000608 <__aeabi_dmul>
 8005e28:	4b88      	ldr	r3, [pc, #544]	; (800604c <_dtoa_r+0x654>)
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f7fa fa36 	bl	800029c <__adddf3>
 8005e30:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005e34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e38:	9303      	str	r3, [sp, #12]
 8005e3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d15c      	bne.n	8005efa <_dtoa_r+0x502>
 8005e40:	4b83      	ldr	r3, [pc, #524]	; (8006050 <_dtoa_r+0x658>)
 8005e42:	2200      	movs	r2, #0
 8005e44:	4630      	mov	r0, r6
 8005e46:	4639      	mov	r1, r7
 8005e48:	f7fa fa26 	bl	8000298 <__aeabi_dsub>
 8005e4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e50:	4606      	mov	r6, r0
 8005e52:	460f      	mov	r7, r1
 8005e54:	f7fa fe68 	bl	8000b28 <__aeabi_dcmpgt>
 8005e58:	2800      	cmp	r0, #0
 8005e5a:	f040 8296 	bne.w	800638a <_dtoa_r+0x992>
 8005e5e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005e62:	4630      	mov	r0, r6
 8005e64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e68:	4639      	mov	r1, r7
 8005e6a:	f7fa fe3f 	bl	8000aec <__aeabi_dcmplt>
 8005e6e:	2800      	cmp	r0, #0
 8005e70:	f040 8288 	bne.w	8006384 <_dtoa_r+0x98c>
 8005e74:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005e78:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005e7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	f2c0 8158 	blt.w	8006134 <_dtoa_r+0x73c>
 8005e84:	f1ba 0f0e 	cmp.w	sl, #14
 8005e88:	f300 8154 	bgt.w	8006134 <_dtoa_r+0x73c>
 8005e8c:	4b6b      	ldr	r3, [pc, #428]	; (800603c <_dtoa_r+0x644>)
 8005e8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005e92:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f280 80e3 	bge.w	8006064 <_dtoa_r+0x66c>
 8005e9e:	9b01      	ldr	r3, [sp, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	f300 80df 	bgt.w	8006064 <_dtoa_r+0x66c>
 8005ea6:	f040 826d 	bne.w	8006384 <_dtoa_r+0x98c>
 8005eaa:	4b69      	ldr	r3, [pc, #420]	; (8006050 <_dtoa_r+0x658>)
 8005eac:	2200      	movs	r2, #0
 8005eae:	4640      	mov	r0, r8
 8005eb0:	4649      	mov	r1, r9
 8005eb2:	f7fa fba9 	bl	8000608 <__aeabi_dmul>
 8005eb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005eba:	f7fa fe2b 	bl	8000b14 <__aeabi_dcmpge>
 8005ebe:	9e01      	ldr	r6, [sp, #4]
 8005ec0:	4637      	mov	r7, r6
 8005ec2:	2800      	cmp	r0, #0
 8005ec4:	f040 8243 	bne.w	800634e <_dtoa_r+0x956>
 8005ec8:	9d00      	ldr	r5, [sp, #0]
 8005eca:	2331      	movs	r3, #49	; 0x31
 8005ecc:	f805 3b01 	strb.w	r3, [r5], #1
 8005ed0:	f10a 0a01 	add.w	sl, sl, #1
 8005ed4:	e23f      	b.n	8006356 <_dtoa_r+0x95e>
 8005ed6:	07f2      	lsls	r2, r6, #31
 8005ed8:	d505      	bpl.n	8005ee6 <_dtoa_r+0x4ee>
 8005eda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ede:	f7fa fb93 	bl	8000608 <__aeabi_dmul>
 8005ee2:	3501      	adds	r5, #1
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	1076      	asrs	r6, r6, #1
 8005ee8:	3708      	adds	r7, #8
 8005eea:	e76c      	b.n	8005dc6 <_dtoa_r+0x3ce>
 8005eec:	2502      	movs	r5, #2
 8005eee:	e76f      	b.n	8005dd0 <_dtoa_r+0x3d8>
 8005ef0:	9b01      	ldr	r3, [sp, #4]
 8005ef2:	f8cd a01c 	str.w	sl, [sp, #28]
 8005ef6:	930c      	str	r3, [sp, #48]	; 0x30
 8005ef8:	e78d      	b.n	8005e16 <_dtoa_r+0x41e>
 8005efa:	9900      	ldr	r1, [sp, #0]
 8005efc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005efe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f00:	4b4e      	ldr	r3, [pc, #312]	; (800603c <_dtoa_r+0x644>)
 8005f02:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f06:	4401      	add	r1, r0
 8005f08:	9102      	str	r1, [sp, #8]
 8005f0a:	9908      	ldr	r1, [sp, #32]
 8005f0c:	eeb0 8a47 	vmov.f32	s16, s14
 8005f10:	eef0 8a67 	vmov.f32	s17, s15
 8005f14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f1c:	2900      	cmp	r1, #0
 8005f1e:	d045      	beq.n	8005fac <_dtoa_r+0x5b4>
 8005f20:	494c      	ldr	r1, [pc, #304]	; (8006054 <_dtoa_r+0x65c>)
 8005f22:	2000      	movs	r0, #0
 8005f24:	f7fa fc9a 	bl	800085c <__aeabi_ddiv>
 8005f28:	ec53 2b18 	vmov	r2, r3, d8
 8005f2c:	f7fa f9b4 	bl	8000298 <__aeabi_dsub>
 8005f30:	9d00      	ldr	r5, [sp, #0]
 8005f32:	ec41 0b18 	vmov	d8, r0, r1
 8005f36:	4639      	mov	r1, r7
 8005f38:	4630      	mov	r0, r6
 8005f3a:	f7fa fe15 	bl	8000b68 <__aeabi_d2iz>
 8005f3e:	900c      	str	r0, [sp, #48]	; 0x30
 8005f40:	f7fa faf8 	bl	8000534 <__aeabi_i2d>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4630      	mov	r0, r6
 8005f4a:	4639      	mov	r1, r7
 8005f4c:	f7fa f9a4 	bl	8000298 <__aeabi_dsub>
 8005f50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f52:	3330      	adds	r3, #48	; 0x30
 8005f54:	f805 3b01 	strb.w	r3, [r5], #1
 8005f58:	ec53 2b18 	vmov	r2, r3, d8
 8005f5c:	4606      	mov	r6, r0
 8005f5e:	460f      	mov	r7, r1
 8005f60:	f7fa fdc4 	bl	8000aec <__aeabi_dcmplt>
 8005f64:	2800      	cmp	r0, #0
 8005f66:	d165      	bne.n	8006034 <_dtoa_r+0x63c>
 8005f68:	4632      	mov	r2, r6
 8005f6a:	463b      	mov	r3, r7
 8005f6c:	4935      	ldr	r1, [pc, #212]	; (8006044 <_dtoa_r+0x64c>)
 8005f6e:	2000      	movs	r0, #0
 8005f70:	f7fa f992 	bl	8000298 <__aeabi_dsub>
 8005f74:	ec53 2b18 	vmov	r2, r3, d8
 8005f78:	f7fa fdb8 	bl	8000aec <__aeabi_dcmplt>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	f040 80b9 	bne.w	80060f4 <_dtoa_r+0x6fc>
 8005f82:	9b02      	ldr	r3, [sp, #8]
 8005f84:	429d      	cmp	r5, r3
 8005f86:	f43f af75 	beq.w	8005e74 <_dtoa_r+0x47c>
 8005f8a:	4b2f      	ldr	r3, [pc, #188]	; (8006048 <_dtoa_r+0x650>)
 8005f8c:	ec51 0b18 	vmov	r0, r1, d8
 8005f90:	2200      	movs	r2, #0
 8005f92:	f7fa fb39 	bl	8000608 <__aeabi_dmul>
 8005f96:	4b2c      	ldr	r3, [pc, #176]	; (8006048 <_dtoa_r+0x650>)
 8005f98:	ec41 0b18 	vmov	d8, r0, r1
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	4630      	mov	r0, r6
 8005fa0:	4639      	mov	r1, r7
 8005fa2:	f7fa fb31 	bl	8000608 <__aeabi_dmul>
 8005fa6:	4606      	mov	r6, r0
 8005fa8:	460f      	mov	r7, r1
 8005faa:	e7c4      	b.n	8005f36 <_dtoa_r+0x53e>
 8005fac:	ec51 0b17 	vmov	r0, r1, d7
 8005fb0:	f7fa fb2a 	bl	8000608 <__aeabi_dmul>
 8005fb4:	9b02      	ldr	r3, [sp, #8]
 8005fb6:	9d00      	ldr	r5, [sp, #0]
 8005fb8:	930c      	str	r3, [sp, #48]	; 0x30
 8005fba:	ec41 0b18 	vmov	d8, r0, r1
 8005fbe:	4639      	mov	r1, r7
 8005fc0:	4630      	mov	r0, r6
 8005fc2:	f7fa fdd1 	bl	8000b68 <__aeabi_d2iz>
 8005fc6:	9011      	str	r0, [sp, #68]	; 0x44
 8005fc8:	f7fa fab4 	bl	8000534 <__aeabi_i2d>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	460b      	mov	r3, r1
 8005fd0:	4630      	mov	r0, r6
 8005fd2:	4639      	mov	r1, r7
 8005fd4:	f7fa f960 	bl	8000298 <__aeabi_dsub>
 8005fd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005fda:	3330      	adds	r3, #48	; 0x30
 8005fdc:	f805 3b01 	strb.w	r3, [r5], #1
 8005fe0:	9b02      	ldr	r3, [sp, #8]
 8005fe2:	429d      	cmp	r5, r3
 8005fe4:	4606      	mov	r6, r0
 8005fe6:	460f      	mov	r7, r1
 8005fe8:	f04f 0200 	mov.w	r2, #0
 8005fec:	d134      	bne.n	8006058 <_dtoa_r+0x660>
 8005fee:	4b19      	ldr	r3, [pc, #100]	; (8006054 <_dtoa_r+0x65c>)
 8005ff0:	ec51 0b18 	vmov	r0, r1, d8
 8005ff4:	f7fa f952 	bl	800029c <__adddf3>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	4630      	mov	r0, r6
 8005ffe:	4639      	mov	r1, r7
 8006000:	f7fa fd92 	bl	8000b28 <__aeabi_dcmpgt>
 8006004:	2800      	cmp	r0, #0
 8006006:	d175      	bne.n	80060f4 <_dtoa_r+0x6fc>
 8006008:	ec53 2b18 	vmov	r2, r3, d8
 800600c:	4911      	ldr	r1, [pc, #68]	; (8006054 <_dtoa_r+0x65c>)
 800600e:	2000      	movs	r0, #0
 8006010:	f7fa f942 	bl	8000298 <__aeabi_dsub>
 8006014:	4602      	mov	r2, r0
 8006016:	460b      	mov	r3, r1
 8006018:	4630      	mov	r0, r6
 800601a:	4639      	mov	r1, r7
 800601c:	f7fa fd66 	bl	8000aec <__aeabi_dcmplt>
 8006020:	2800      	cmp	r0, #0
 8006022:	f43f af27 	beq.w	8005e74 <_dtoa_r+0x47c>
 8006026:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006028:	1e6b      	subs	r3, r5, #1
 800602a:	930c      	str	r3, [sp, #48]	; 0x30
 800602c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006030:	2b30      	cmp	r3, #48	; 0x30
 8006032:	d0f8      	beq.n	8006026 <_dtoa_r+0x62e>
 8006034:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006038:	e04a      	b.n	80060d0 <_dtoa_r+0x6d8>
 800603a:	bf00      	nop
 800603c:	08007ee0 	.word	0x08007ee0
 8006040:	08007eb8 	.word	0x08007eb8
 8006044:	3ff00000 	.word	0x3ff00000
 8006048:	40240000 	.word	0x40240000
 800604c:	401c0000 	.word	0x401c0000
 8006050:	40140000 	.word	0x40140000
 8006054:	3fe00000 	.word	0x3fe00000
 8006058:	4baf      	ldr	r3, [pc, #700]	; (8006318 <_dtoa_r+0x920>)
 800605a:	f7fa fad5 	bl	8000608 <__aeabi_dmul>
 800605e:	4606      	mov	r6, r0
 8006060:	460f      	mov	r7, r1
 8006062:	e7ac      	b.n	8005fbe <_dtoa_r+0x5c6>
 8006064:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006068:	9d00      	ldr	r5, [sp, #0]
 800606a:	4642      	mov	r2, r8
 800606c:	464b      	mov	r3, r9
 800606e:	4630      	mov	r0, r6
 8006070:	4639      	mov	r1, r7
 8006072:	f7fa fbf3 	bl	800085c <__aeabi_ddiv>
 8006076:	f7fa fd77 	bl	8000b68 <__aeabi_d2iz>
 800607a:	9002      	str	r0, [sp, #8]
 800607c:	f7fa fa5a 	bl	8000534 <__aeabi_i2d>
 8006080:	4642      	mov	r2, r8
 8006082:	464b      	mov	r3, r9
 8006084:	f7fa fac0 	bl	8000608 <__aeabi_dmul>
 8006088:	4602      	mov	r2, r0
 800608a:	460b      	mov	r3, r1
 800608c:	4630      	mov	r0, r6
 800608e:	4639      	mov	r1, r7
 8006090:	f7fa f902 	bl	8000298 <__aeabi_dsub>
 8006094:	9e02      	ldr	r6, [sp, #8]
 8006096:	9f01      	ldr	r7, [sp, #4]
 8006098:	3630      	adds	r6, #48	; 0x30
 800609a:	f805 6b01 	strb.w	r6, [r5], #1
 800609e:	9e00      	ldr	r6, [sp, #0]
 80060a0:	1bae      	subs	r6, r5, r6
 80060a2:	42b7      	cmp	r7, r6
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	d137      	bne.n	800611a <_dtoa_r+0x722>
 80060aa:	f7fa f8f7 	bl	800029c <__adddf3>
 80060ae:	4642      	mov	r2, r8
 80060b0:	464b      	mov	r3, r9
 80060b2:	4606      	mov	r6, r0
 80060b4:	460f      	mov	r7, r1
 80060b6:	f7fa fd37 	bl	8000b28 <__aeabi_dcmpgt>
 80060ba:	b9c8      	cbnz	r0, 80060f0 <_dtoa_r+0x6f8>
 80060bc:	4642      	mov	r2, r8
 80060be:	464b      	mov	r3, r9
 80060c0:	4630      	mov	r0, r6
 80060c2:	4639      	mov	r1, r7
 80060c4:	f7fa fd08 	bl	8000ad8 <__aeabi_dcmpeq>
 80060c8:	b110      	cbz	r0, 80060d0 <_dtoa_r+0x6d8>
 80060ca:	9b02      	ldr	r3, [sp, #8]
 80060cc:	07d9      	lsls	r1, r3, #31
 80060ce:	d40f      	bmi.n	80060f0 <_dtoa_r+0x6f8>
 80060d0:	4620      	mov	r0, r4
 80060d2:	4659      	mov	r1, fp
 80060d4:	f000 fcec 	bl	8006ab0 <_Bfree>
 80060d8:	2300      	movs	r3, #0
 80060da:	702b      	strb	r3, [r5, #0]
 80060dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060de:	f10a 0001 	add.w	r0, sl, #1
 80060e2:	6018      	str	r0, [r3, #0]
 80060e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f43f acd8 	beq.w	8005a9c <_dtoa_r+0xa4>
 80060ec:	601d      	str	r5, [r3, #0]
 80060ee:	e4d5      	b.n	8005a9c <_dtoa_r+0xa4>
 80060f0:	f8cd a01c 	str.w	sl, [sp, #28]
 80060f4:	462b      	mov	r3, r5
 80060f6:	461d      	mov	r5, r3
 80060f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060fc:	2a39      	cmp	r2, #57	; 0x39
 80060fe:	d108      	bne.n	8006112 <_dtoa_r+0x71a>
 8006100:	9a00      	ldr	r2, [sp, #0]
 8006102:	429a      	cmp	r2, r3
 8006104:	d1f7      	bne.n	80060f6 <_dtoa_r+0x6fe>
 8006106:	9a07      	ldr	r2, [sp, #28]
 8006108:	9900      	ldr	r1, [sp, #0]
 800610a:	3201      	adds	r2, #1
 800610c:	9207      	str	r2, [sp, #28]
 800610e:	2230      	movs	r2, #48	; 0x30
 8006110:	700a      	strb	r2, [r1, #0]
 8006112:	781a      	ldrb	r2, [r3, #0]
 8006114:	3201      	adds	r2, #1
 8006116:	701a      	strb	r2, [r3, #0]
 8006118:	e78c      	b.n	8006034 <_dtoa_r+0x63c>
 800611a:	4b7f      	ldr	r3, [pc, #508]	; (8006318 <_dtoa_r+0x920>)
 800611c:	2200      	movs	r2, #0
 800611e:	f7fa fa73 	bl	8000608 <__aeabi_dmul>
 8006122:	2200      	movs	r2, #0
 8006124:	2300      	movs	r3, #0
 8006126:	4606      	mov	r6, r0
 8006128:	460f      	mov	r7, r1
 800612a:	f7fa fcd5 	bl	8000ad8 <__aeabi_dcmpeq>
 800612e:	2800      	cmp	r0, #0
 8006130:	d09b      	beq.n	800606a <_dtoa_r+0x672>
 8006132:	e7cd      	b.n	80060d0 <_dtoa_r+0x6d8>
 8006134:	9a08      	ldr	r2, [sp, #32]
 8006136:	2a00      	cmp	r2, #0
 8006138:	f000 80c4 	beq.w	80062c4 <_dtoa_r+0x8cc>
 800613c:	9a05      	ldr	r2, [sp, #20]
 800613e:	2a01      	cmp	r2, #1
 8006140:	f300 80a8 	bgt.w	8006294 <_dtoa_r+0x89c>
 8006144:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006146:	2a00      	cmp	r2, #0
 8006148:	f000 80a0 	beq.w	800628c <_dtoa_r+0x894>
 800614c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006150:	9e06      	ldr	r6, [sp, #24]
 8006152:	4645      	mov	r5, r8
 8006154:	9a04      	ldr	r2, [sp, #16]
 8006156:	2101      	movs	r1, #1
 8006158:	441a      	add	r2, r3
 800615a:	4620      	mov	r0, r4
 800615c:	4498      	add	r8, r3
 800615e:	9204      	str	r2, [sp, #16]
 8006160:	f000 fd62 	bl	8006c28 <__i2b>
 8006164:	4607      	mov	r7, r0
 8006166:	2d00      	cmp	r5, #0
 8006168:	dd0b      	ble.n	8006182 <_dtoa_r+0x78a>
 800616a:	9b04      	ldr	r3, [sp, #16]
 800616c:	2b00      	cmp	r3, #0
 800616e:	dd08      	ble.n	8006182 <_dtoa_r+0x78a>
 8006170:	42ab      	cmp	r3, r5
 8006172:	9a04      	ldr	r2, [sp, #16]
 8006174:	bfa8      	it	ge
 8006176:	462b      	movge	r3, r5
 8006178:	eba8 0803 	sub.w	r8, r8, r3
 800617c:	1aed      	subs	r5, r5, r3
 800617e:	1ad3      	subs	r3, r2, r3
 8006180:	9304      	str	r3, [sp, #16]
 8006182:	9b06      	ldr	r3, [sp, #24]
 8006184:	b1fb      	cbz	r3, 80061c6 <_dtoa_r+0x7ce>
 8006186:	9b08      	ldr	r3, [sp, #32]
 8006188:	2b00      	cmp	r3, #0
 800618a:	f000 809f 	beq.w	80062cc <_dtoa_r+0x8d4>
 800618e:	2e00      	cmp	r6, #0
 8006190:	dd11      	ble.n	80061b6 <_dtoa_r+0x7be>
 8006192:	4639      	mov	r1, r7
 8006194:	4632      	mov	r2, r6
 8006196:	4620      	mov	r0, r4
 8006198:	f000 fe02 	bl	8006da0 <__pow5mult>
 800619c:	465a      	mov	r2, fp
 800619e:	4601      	mov	r1, r0
 80061a0:	4607      	mov	r7, r0
 80061a2:	4620      	mov	r0, r4
 80061a4:	f000 fd56 	bl	8006c54 <__multiply>
 80061a8:	4659      	mov	r1, fp
 80061aa:	9007      	str	r0, [sp, #28]
 80061ac:	4620      	mov	r0, r4
 80061ae:	f000 fc7f 	bl	8006ab0 <_Bfree>
 80061b2:	9b07      	ldr	r3, [sp, #28]
 80061b4:	469b      	mov	fp, r3
 80061b6:	9b06      	ldr	r3, [sp, #24]
 80061b8:	1b9a      	subs	r2, r3, r6
 80061ba:	d004      	beq.n	80061c6 <_dtoa_r+0x7ce>
 80061bc:	4659      	mov	r1, fp
 80061be:	4620      	mov	r0, r4
 80061c0:	f000 fdee 	bl	8006da0 <__pow5mult>
 80061c4:	4683      	mov	fp, r0
 80061c6:	2101      	movs	r1, #1
 80061c8:	4620      	mov	r0, r4
 80061ca:	f000 fd2d 	bl	8006c28 <__i2b>
 80061ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	4606      	mov	r6, r0
 80061d4:	dd7c      	ble.n	80062d0 <_dtoa_r+0x8d8>
 80061d6:	461a      	mov	r2, r3
 80061d8:	4601      	mov	r1, r0
 80061da:	4620      	mov	r0, r4
 80061dc:	f000 fde0 	bl	8006da0 <__pow5mult>
 80061e0:	9b05      	ldr	r3, [sp, #20]
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	4606      	mov	r6, r0
 80061e6:	dd76      	ble.n	80062d6 <_dtoa_r+0x8de>
 80061e8:	2300      	movs	r3, #0
 80061ea:	9306      	str	r3, [sp, #24]
 80061ec:	6933      	ldr	r3, [r6, #16]
 80061ee:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80061f2:	6918      	ldr	r0, [r3, #16]
 80061f4:	f000 fcc8 	bl	8006b88 <__hi0bits>
 80061f8:	f1c0 0020 	rsb	r0, r0, #32
 80061fc:	9b04      	ldr	r3, [sp, #16]
 80061fe:	4418      	add	r0, r3
 8006200:	f010 001f 	ands.w	r0, r0, #31
 8006204:	f000 8086 	beq.w	8006314 <_dtoa_r+0x91c>
 8006208:	f1c0 0320 	rsb	r3, r0, #32
 800620c:	2b04      	cmp	r3, #4
 800620e:	dd7f      	ble.n	8006310 <_dtoa_r+0x918>
 8006210:	f1c0 001c 	rsb	r0, r0, #28
 8006214:	9b04      	ldr	r3, [sp, #16]
 8006216:	4403      	add	r3, r0
 8006218:	4480      	add	r8, r0
 800621a:	4405      	add	r5, r0
 800621c:	9304      	str	r3, [sp, #16]
 800621e:	f1b8 0f00 	cmp.w	r8, #0
 8006222:	dd05      	ble.n	8006230 <_dtoa_r+0x838>
 8006224:	4659      	mov	r1, fp
 8006226:	4642      	mov	r2, r8
 8006228:	4620      	mov	r0, r4
 800622a:	f000 fe13 	bl	8006e54 <__lshift>
 800622e:	4683      	mov	fp, r0
 8006230:	9b04      	ldr	r3, [sp, #16]
 8006232:	2b00      	cmp	r3, #0
 8006234:	dd05      	ble.n	8006242 <_dtoa_r+0x84a>
 8006236:	4631      	mov	r1, r6
 8006238:	461a      	mov	r2, r3
 800623a:	4620      	mov	r0, r4
 800623c:	f000 fe0a 	bl	8006e54 <__lshift>
 8006240:	4606      	mov	r6, r0
 8006242:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006244:	2b00      	cmp	r3, #0
 8006246:	d069      	beq.n	800631c <_dtoa_r+0x924>
 8006248:	4631      	mov	r1, r6
 800624a:	4658      	mov	r0, fp
 800624c:	f000 fe6e 	bl	8006f2c <__mcmp>
 8006250:	2800      	cmp	r0, #0
 8006252:	da63      	bge.n	800631c <_dtoa_r+0x924>
 8006254:	2300      	movs	r3, #0
 8006256:	4659      	mov	r1, fp
 8006258:	220a      	movs	r2, #10
 800625a:	4620      	mov	r0, r4
 800625c:	f000 fc4a 	bl	8006af4 <__multadd>
 8006260:	9b08      	ldr	r3, [sp, #32]
 8006262:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006266:	4683      	mov	fp, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	f000 818f 	beq.w	800658c <_dtoa_r+0xb94>
 800626e:	4639      	mov	r1, r7
 8006270:	2300      	movs	r3, #0
 8006272:	220a      	movs	r2, #10
 8006274:	4620      	mov	r0, r4
 8006276:	f000 fc3d 	bl	8006af4 <__multadd>
 800627a:	f1b9 0f00 	cmp.w	r9, #0
 800627e:	4607      	mov	r7, r0
 8006280:	f300 808e 	bgt.w	80063a0 <_dtoa_r+0x9a8>
 8006284:	9b05      	ldr	r3, [sp, #20]
 8006286:	2b02      	cmp	r3, #2
 8006288:	dc50      	bgt.n	800632c <_dtoa_r+0x934>
 800628a:	e089      	b.n	80063a0 <_dtoa_r+0x9a8>
 800628c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800628e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006292:	e75d      	b.n	8006150 <_dtoa_r+0x758>
 8006294:	9b01      	ldr	r3, [sp, #4]
 8006296:	1e5e      	subs	r6, r3, #1
 8006298:	9b06      	ldr	r3, [sp, #24]
 800629a:	42b3      	cmp	r3, r6
 800629c:	bfbf      	itttt	lt
 800629e:	9b06      	ldrlt	r3, [sp, #24]
 80062a0:	9606      	strlt	r6, [sp, #24]
 80062a2:	1af2      	sublt	r2, r6, r3
 80062a4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80062a6:	bfb6      	itet	lt
 80062a8:	189b      	addlt	r3, r3, r2
 80062aa:	1b9e      	subge	r6, r3, r6
 80062ac:	930d      	strlt	r3, [sp, #52]	; 0x34
 80062ae:	9b01      	ldr	r3, [sp, #4]
 80062b0:	bfb8      	it	lt
 80062b2:	2600      	movlt	r6, #0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	bfb5      	itete	lt
 80062b8:	eba8 0503 	sublt.w	r5, r8, r3
 80062bc:	9b01      	ldrge	r3, [sp, #4]
 80062be:	2300      	movlt	r3, #0
 80062c0:	4645      	movge	r5, r8
 80062c2:	e747      	b.n	8006154 <_dtoa_r+0x75c>
 80062c4:	9e06      	ldr	r6, [sp, #24]
 80062c6:	9f08      	ldr	r7, [sp, #32]
 80062c8:	4645      	mov	r5, r8
 80062ca:	e74c      	b.n	8006166 <_dtoa_r+0x76e>
 80062cc:	9a06      	ldr	r2, [sp, #24]
 80062ce:	e775      	b.n	80061bc <_dtoa_r+0x7c4>
 80062d0:	9b05      	ldr	r3, [sp, #20]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	dc18      	bgt.n	8006308 <_dtoa_r+0x910>
 80062d6:	9b02      	ldr	r3, [sp, #8]
 80062d8:	b9b3      	cbnz	r3, 8006308 <_dtoa_r+0x910>
 80062da:	9b03      	ldr	r3, [sp, #12]
 80062dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062e0:	b9a3      	cbnz	r3, 800630c <_dtoa_r+0x914>
 80062e2:	9b03      	ldr	r3, [sp, #12]
 80062e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062e8:	0d1b      	lsrs	r3, r3, #20
 80062ea:	051b      	lsls	r3, r3, #20
 80062ec:	b12b      	cbz	r3, 80062fa <_dtoa_r+0x902>
 80062ee:	9b04      	ldr	r3, [sp, #16]
 80062f0:	3301      	adds	r3, #1
 80062f2:	9304      	str	r3, [sp, #16]
 80062f4:	f108 0801 	add.w	r8, r8, #1
 80062f8:	2301      	movs	r3, #1
 80062fa:	9306      	str	r3, [sp, #24]
 80062fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062fe:	2b00      	cmp	r3, #0
 8006300:	f47f af74 	bne.w	80061ec <_dtoa_r+0x7f4>
 8006304:	2001      	movs	r0, #1
 8006306:	e779      	b.n	80061fc <_dtoa_r+0x804>
 8006308:	2300      	movs	r3, #0
 800630a:	e7f6      	b.n	80062fa <_dtoa_r+0x902>
 800630c:	9b02      	ldr	r3, [sp, #8]
 800630e:	e7f4      	b.n	80062fa <_dtoa_r+0x902>
 8006310:	d085      	beq.n	800621e <_dtoa_r+0x826>
 8006312:	4618      	mov	r0, r3
 8006314:	301c      	adds	r0, #28
 8006316:	e77d      	b.n	8006214 <_dtoa_r+0x81c>
 8006318:	40240000 	.word	0x40240000
 800631c:	9b01      	ldr	r3, [sp, #4]
 800631e:	2b00      	cmp	r3, #0
 8006320:	dc38      	bgt.n	8006394 <_dtoa_r+0x99c>
 8006322:	9b05      	ldr	r3, [sp, #20]
 8006324:	2b02      	cmp	r3, #2
 8006326:	dd35      	ble.n	8006394 <_dtoa_r+0x99c>
 8006328:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800632c:	f1b9 0f00 	cmp.w	r9, #0
 8006330:	d10d      	bne.n	800634e <_dtoa_r+0x956>
 8006332:	4631      	mov	r1, r6
 8006334:	464b      	mov	r3, r9
 8006336:	2205      	movs	r2, #5
 8006338:	4620      	mov	r0, r4
 800633a:	f000 fbdb 	bl	8006af4 <__multadd>
 800633e:	4601      	mov	r1, r0
 8006340:	4606      	mov	r6, r0
 8006342:	4658      	mov	r0, fp
 8006344:	f000 fdf2 	bl	8006f2c <__mcmp>
 8006348:	2800      	cmp	r0, #0
 800634a:	f73f adbd 	bgt.w	8005ec8 <_dtoa_r+0x4d0>
 800634e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006350:	9d00      	ldr	r5, [sp, #0]
 8006352:	ea6f 0a03 	mvn.w	sl, r3
 8006356:	f04f 0800 	mov.w	r8, #0
 800635a:	4631      	mov	r1, r6
 800635c:	4620      	mov	r0, r4
 800635e:	f000 fba7 	bl	8006ab0 <_Bfree>
 8006362:	2f00      	cmp	r7, #0
 8006364:	f43f aeb4 	beq.w	80060d0 <_dtoa_r+0x6d8>
 8006368:	f1b8 0f00 	cmp.w	r8, #0
 800636c:	d005      	beq.n	800637a <_dtoa_r+0x982>
 800636e:	45b8      	cmp	r8, r7
 8006370:	d003      	beq.n	800637a <_dtoa_r+0x982>
 8006372:	4641      	mov	r1, r8
 8006374:	4620      	mov	r0, r4
 8006376:	f000 fb9b 	bl	8006ab0 <_Bfree>
 800637a:	4639      	mov	r1, r7
 800637c:	4620      	mov	r0, r4
 800637e:	f000 fb97 	bl	8006ab0 <_Bfree>
 8006382:	e6a5      	b.n	80060d0 <_dtoa_r+0x6d8>
 8006384:	2600      	movs	r6, #0
 8006386:	4637      	mov	r7, r6
 8006388:	e7e1      	b.n	800634e <_dtoa_r+0x956>
 800638a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800638c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006390:	4637      	mov	r7, r6
 8006392:	e599      	b.n	8005ec8 <_dtoa_r+0x4d0>
 8006394:	9b08      	ldr	r3, [sp, #32]
 8006396:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800639a:	2b00      	cmp	r3, #0
 800639c:	f000 80fd 	beq.w	800659a <_dtoa_r+0xba2>
 80063a0:	2d00      	cmp	r5, #0
 80063a2:	dd05      	ble.n	80063b0 <_dtoa_r+0x9b8>
 80063a4:	4639      	mov	r1, r7
 80063a6:	462a      	mov	r2, r5
 80063a8:	4620      	mov	r0, r4
 80063aa:	f000 fd53 	bl	8006e54 <__lshift>
 80063ae:	4607      	mov	r7, r0
 80063b0:	9b06      	ldr	r3, [sp, #24]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d05c      	beq.n	8006470 <_dtoa_r+0xa78>
 80063b6:	6879      	ldr	r1, [r7, #4]
 80063b8:	4620      	mov	r0, r4
 80063ba:	f000 fb39 	bl	8006a30 <_Balloc>
 80063be:	4605      	mov	r5, r0
 80063c0:	b928      	cbnz	r0, 80063ce <_dtoa_r+0x9d6>
 80063c2:	4b80      	ldr	r3, [pc, #512]	; (80065c4 <_dtoa_r+0xbcc>)
 80063c4:	4602      	mov	r2, r0
 80063c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80063ca:	f7ff bb2e 	b.w	8005a2a <_dtoa_r+0x32>
 80063ce:	693a      	ldr	r2, [r7, #16]
 80063d0:	3202      	adds	r2, #2
 80063d2:	0092      	lsls	r2, r2, #2
 80063d4:	f107 010c 	add.w	r1, r7, #12
 80063d8:	300c      	adds	r0, #12
 80063da:	f7fe fa99 	bl	8004910 <memcpy>
 80063de:	2201      	movs	r2, #1
 80063e0:	4629      	mov	r1, r5
 80063e2:	4620      	mov	r0, r4
 80063e4:	f000 fd36 	bl	8006e54 <__lshift>
 80063e8:	9b00      	ldr	r3, [sp, #0]
 80063ea:	3301      	adds	r3, #1
 80063ec:	9301      	str	r3, [sp, #4]
 80063ee:	9b00      	ldr	r3, [sp, #0]
 80063f0:	444b      	add	r3, r9
 80063f2:	9307      	str	r3, [sp, #28]
 80063f4:	9b02      	ldr	r3, [sp, #8]
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	46b8      	mov	r8, r7
 80063fc:	9306      	str	r3, [sp, #24]
 80063fe:	4607      	mov	r7, r0
 8006400:	9b01      	ldr	r3, [sp, #4]
 8006402:	4631      	mov	r1, r6
 8006404:	3b01      	subs	r3, #1
 8006406:	4658      	mov	r0, fp
 8006408:	9302      	str	r3, [sp, #8]
 800640a:	f7ff fa6a 	bl	80058e2 <quorem>
 800640e:	4603      	mov	r3, r0
 8006410:	3330      	adds	r3, #48	; 0x30
 8006412:	9004      	str	r0, [sp, #16]
 8006414:	4641      	mov	r1, r8
 8006416:	4658      	mov	r0, fp
 8006418:	9308      	str	r3, [sp, #32]
 800641a:	f000 fd87 	bl	8006f2c <__mcmp>
 800641e:	463a      	mov	r2, r7
 8006420:	4681      	mov	r9, r0
 8006422:	4631      	mov	r1, r6
 8006424:	4620      	mov	r0, r4
 8006426:	f000 fd9d 	bl	8006f64 <__mdiff>
 800642a:	68c2      	ldr	r2, [r0, #12]
 800642c:	9b08      	ldr	r3, [sp, #32]
 800642e:	4605      	mov	r5, r0
 8006430:	bb02      	cbnz	r2, 8006474 <_dtoa_r+0xa7c>
 8006432:	4601      	mov	r1, r0
 8006434:	4658      	mov	r0, fp
 8006436:	f000 fd79 	bl	8006f2c <__mcmp>
 800643a:	9b08      	ldr	r3, [sp, #32]
 800643c:	4602      	mov	r2, r0
 800643e:	4629      	mov	r1, r5
 8006440:	4620      	mov	r0, r4
 8006442:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006446:	f000 fb33 	bl	8006ab0 <_Bfree>
 800644a:	9b05      	ldr	r3, [sp, #20]
 800644c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800644e:	9d01      	ldr	r5, [sp, #4]
 8006450:	ea43 0102 	orr.w	r1, r3, r2
 8006454:	9b06      	ldr	r3, [sp, #24]
 8006456:	430b      	orrs	r3, r1
 8006458:	9b08      	ldr	r3, [sp, #32]
 800645a:	d10d      	bne.n	8006478 <_dtoa_r+0xa80>
 800645c:	2b39      	cmp	r3, #57	; 0x39
 800645e:	d029      	beq.n	80064b4 <_dtoa_r+0xabc>
 8006460:	f1b9 0f00 	cmp.w	r9, #0
 8006464:	dd01      	ble.n	800646a <_dtoa_r+0xa72>
 8006466:	9b04      	ldr	r3, [sp, #16]
 8006468:	3331      	adds	r3, #49	; 0x31
 800646a:	9a02      	ldr	r2, [sp, #8]
 800646c:	7013      	strb	r3, [r2, #0]
 800646e:	e774      	b.n	800635a <_dtoa_r+0x962>
 8006470:	4638      	mov	r0, r7
 8006472:	e7b9      	b.n	80063e8 <_dtoa_r+0x9f0>
 8006474:	2201      	movs	r2, #1
 8006476:	e7e2      	b.n	800643e <_dtoa_r+0xa46>
 8006478:	f1b9 0f00 	cmp.w	r9, #0
 800647c:	db06      	blt.n	800648c <_dtoa_r+0xa94>
 800647e:	9905      	ldr	r1, [sp, #20]
 8006480:	ea41 0909 	orr.w	r9, r1, r9
 8006484:	9906      	ldr	r1, [sp, #24]
 8006486:	ea59 0101 	orrs.w	r1, r9, r1
 800648a:	d120      	bne.n	80064ce <_dtoa_r+0xad6>
 800648c:	2a00      	cmp	r2, #0
 800648e:	ddec      	ble.n	800646a <_dtoa_r+0xa72>
 8006490:	4659      	mov	r1, fp
 8006492:	2201      	movs	r2, #1
 8006494:	4620      	mov	r0, r4
 8006496:	9301      	str	r3, [sp, #4]
 8006498:	f000 fcdc 	bl	8006e54 <__lshift>
 800649c:	4631      	mov	r1, r6
 800649e:	4683      	mov	fp, r0
 80064a0:	f000 fd44 	bl	8006f2c <__mcmp>
 80064a4:	2800      	cmp	r0, #0
 80064a6:	9b01      	ldr	r3, [sp, #4]
 80064a8:	dc02      	bgt.n	80064b0 <_dtoa_r+0xab8>
 80064aa:	d1de      	bne.n	800646a <_dtoa_r+0xa72>
 80064ac:	07da      	lsls	r2, r3, #31
 80064ae:	d5dc      	bpl.n	800646a <_dtoa_r+0xa72>
 80064b0:	2b39      	cmp	r3, #57	; 0x39
 80064b2:	d1d8      	bne.n	8006466 <_dtoa_r+0xa6e>
 80064b4:	9a02      	ldr	r2, [sp, #8]
 80064b6:	2339      	movs	r3, #57	; 0x39
 80064b8:	7013      	strb	r3, [r2, #0]
 80064ba:	462b      	mov	r3, r5
 80064bc:	461d      	mov	r5, r3
 80064be:	3b01      	subs	r3, #1
 80064c0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80064c4:	2a39      	cmp	r2, #57	; 0x39
 80064c6:	d050      	beq.n	800656a <_dtoa_r+0xb72>
 80064c8:	3201      	adds	r2, #1
 80064ca:	701a      	strb	r2, [r3, #0]
 80064cc:	e745      	b.n	800635a <_dtoa_r+0x962>
 80064ce:	2a00      	cmp	r2, #0
 80064d0:	dd03      	ble.n	80064da <_dtoa_r+0xae2>
 80064d2:	2b39      	cmp	r3, #57	; 0x39
 80064d4:	d0ee      	beq.n	80064b4 <_dtoa_r+0xabc>
 80064d6:	3301      	adds	r3, #1
 80064d8:	e7c7      	b.n	800646a <_dtoa_r+0xa72>
 80064da:	9a01      	ldr	r2, [sp, #4]
 80064dc:	9907      	ldr	r1, [sp, #28]
 80064de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80064e2:	428a      	cmp	r2, r1
 80064e4:	d02a      	beq.n	800653c <_dtoa_r+0xb44>
 80064e6:	4659      	mov	r1, fp
 80064e8:	2300      	movs	r3, #0
 80064ea:	220a      	movs	r2, #10
 80064ec:	4620      	mov	r0, r4
 80064ee:	f000 fb01 	bl	8006af4 <__multadd>
 80064f2:	45b8      	cmp	r8, r7
 80064f4:	4683      	mov	fp, r0
 80064f6:	f04f 0300 	mov.w	r3, #0
 80064fa:	f04f 020a 	mov.w	r2, #10
 80064fe:	4641      	mov	r1, r8
 8006500:	4620      	mov	r0, r4
 8006502:	d107      	bne.n	8006514 <_dtoa_r+0xb1c>
 8006504:	f000 faf6 	bl	8006af4 <__multadd>
 8006508:	4680      	mov	r8, r0
 800650a:	4607      	mov	r7, r0
 800650c:	9b01      	ldr	r3, [sp, #4]
 800650e:	3301      	adds	r3, #1
 8006510:	9301      	str	r3, [sp, #4]
 8006512:	e775      	b.n	8006400 <_dtoa_r+0xa08>
 8006514:	f000 faee 	bl	8006af4 <__multadd>
 8006518:	4639      	mov	r1, r7
 800651a:	4680      	mov	r8, r0
 800651c:	2300      	movs	r3, #0
 800651e:	220a      	movs	r2, #10
 8006520:	4620      	mov	r0, r4
 8006522:	f000 fae7 	bl	8006af4 <__multadd>
 8006526:	4607      	mov	r7, r0
 8006528:	e7f0      	b.n	800650c <_dtoa_r+0xb14>
 800652a:	f1b9 0f00 	cmp.w	r9, #0
 800652e:	9a00      	ldr	r2, [sp, #0]
 8006530:	bfcc      	ite	gt
 8006532:	464d      	movgt	r5, r9
 8006534:	2501      	movle	r5, #1
 8006536:	4415      	add	r5, r2
 8006538:	f04f 0800 	mov.w	r8, #0
 800653c:	4659      	mov	r1, fp
 800653e:	2201      	movs	r2, #1
 8006540:	4620      	mov	r0, r4
 8006542:	9301      	str	r3, [sp, #4]
 8006544:	f000 fc86 	bl	8006e54 <__lshift>
 8006548:	4631      	mov	r1, r6
 800654a:	4683      	mov	fp, r0
 800654c:	f000 fcee 	bl	8006f2c <__mcmp>
 8006550:	2800      	cmp	r0, #0
 8006552:	dcb2      	bgt.n	80064ba <_dtoa_r+0xac2>
 8006554:	d102      	bne.n	800655c <_dtoa_r+0xb64>
 8006556:	9b01      	ldr	r3, [sp, #4]
 8006558:	07db      	lsls	r3, r3, #31
 800655a:	d4ae      	bmi.n	80064ba <_dtoa_r+0xac2>
 800655c:	462b      	mov	r3, r5
 800655e:	461d      	mov	r5, r3
 8006560:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006564:	2a30      	cmp	r2, #48	; 0x30
 8006566:	d0fa      	beq.n	800655e <_dtoa_r+0xb66>
 8006568:	e6f7      	b.n	800635a <_dtoa_r+0x962>
 800656a:	9a00      	ldr	r2, [sp, #0]
 800656c:	429a      	cmp	r2, r3
 800656e:	d1a5      	bne.n	80064bc <_dtoa_r+0xac4>
 8006570:	f10a 0a01 	add.w	sl, sl, #1
 8006574:	2331      	movs	r3, #49	; 0x31
 8006576:	e779      	b.n	800646c <_dtoa_r+0xa74>
 8006578:	4b13      	ldr	r3, [pc, #76]	; (80065c8 <_dtoa_r+0xbd0>)
 800657a:	f7ff baaf 	b.w	8005adc <_dtoa_r+0xe4>
 800657e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006580:	2b00      	cmp	r3, #0
 8006582:	f47f aa86 	bne.w	8005a92 <_dtoa_r+0x9a>
 8006586:	4b11      	ldr	r3, [pc, #68]	; (80065cc <_dtoa_r+0xbd4>)
 8006588:	f7ff baa8 	b.w	8005adc <_dtoa_r+0xe4>
 800658c:	f1b9 0f00 	cmp.w	r9, #0
 8006590:	dc03      	bgt.n	800659a <_dtoa_r+0xba2>
 8006592:	9b05      	ldr	r3, [sp, #20]
 8006594:	2b02      	cmp	r3, #2
 8006596:	f73f aec9 	bgt.w	800632c <_dtoa_r+0x934>
 800659a:	9d00      	ldr	r5, [sp, #0]
 800659c:	4631      	mov	r1, r6
 800659e:	4658      	mov	r0, fp
 80065a0:	f7ff f99f 	bl	80058e2 <quorem>
 80065a4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80065a8:	f805 3b01 	strb.w	r3, [r5], #1
 80065ac:	9a00      	ldr	r2, [sp, #0]
 80065ae:	1aaa      	subs	r2, r5, r2
 80065b0:	4591      	cmp	r9, r2
 80065b2:	ddba      	ble.n	800652a <_dtoa_r+0xb32>
 80065b4:	4659      	mov	r1, fp
 80065b6:	2300      	movs	r3, #0
 80065b8:	220a      	movs	r2, #10
 80065ba:	4620      	mov	r0, r4
 80065bc:	f000 fa9a 	bl	8006af4 <__multadd>
 80065c0:	4683      	mov	fp, r0
 80065c2:	e7eb      	b.n	800659c <_dtoa_r+0xba4>
 80065c4:	08007de0 	.word	0x08007de0
 80065c8:	08007d39 	.word	0x08007d39
 80065cc:	08007d5d 	.word	0x08007d5d

080065d0 <__sflush_r>:
 80065d0:	898a      	ldrh	r2, [r1, #12]
 80065d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065d6:	4605      	mov	r5, r0
 80065d8:	0710      	lsls	r0, r2, #28
 80065da:	460c      	mov	r4, r1
 80065dc:	d458      	bmi.n	8006690 <__sflush_r+0xc0>
 80065de:	684b      	ldr	r3, [r1, #4]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	dc05      	bgt.n	80065f0 <__sflush_r+0x20>
 80065e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	dc02      	bgt.n	80065f0 <__sflush_r+0x20>
 80065ea:	2000      	movs	r0, #0
 80065ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80065f2:	2e00      	cmp	r6, #0
 80065f4:	d0f9      	beq.n	80065ea <__sflush_r+0x1a>
 80065f6:	2300      	movs	r3, #0
 80065f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80065fc:	682f      	ldr	r7, [r5, #0]
 80065fe:	602b      	str	r3, [r5, #0]
 8006600:	d032      	beq.n	8006668 <__sflush_r+0x98>
 8006602:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006604:	89a3      	ldrh	r3, [r4, #12]
 8006606:	075a      	lsls	r2, r3, #29
 8006608:	d505      	bpl.n	8006616 <__sflush_r+0x46>
 800660a:	6863      	ldr	r3, [r4, #4]
 800660c:	1ac0      	subs	r0, r0, r3
 800660e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006610:	b10b      	cbz	r3, 8006616 <__sflush_r+0x46>
 8006612:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006614:	1ac0      	subs	r0, r0, r3
 8006616:	2300      	movs	r3, #0
 8006618:	4602      	mov	r2, r0
 800661a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800661c:	6a21      	ldr	r1, [r4, #32]
 800661e:	4628      	mov	r0, r5
 8006620:	47b0      	blx	r6
 8006622:	1c43      	adds	r3, r0, #1
 8006624:	89a3      	ldrh	r3, [r4, #12]
 8006626:	d106      	bne.n	8006636 <__sflush_r+0x66>
 8006628:	6829      	ldr	r1, [r5, #0]
 800662a:	291d      	cmp	r1, #29
 800662c:	d82c      	bhi.n	8006688 <__sflush_r+0xb8>
 800662e:	4a2a      	ldr	r2, [pc, #168]	; (80066d8 <__sflush_r+0x108>)
 8006630:	40ca      	lsrs	r2, r1
 8006632:	07d6      	lsls	r6, r2, #31
 8006634:	d528      	bpl.n	8006688 <__sflush_r+0xb8>
 8006636:	2200      	movs	r2, #0
 8006638:	6062      	str	r2, [r4, #4]
 800663a:	04d9      	lsls	r1, r3, #19
 800663c:	6922      	ldr	r2, [r4, #16]
 800663e:	6022      	str	r2, [r4, #0]
 8006640:	d504      	bpl.n	800664c <__sflush_r+0x7c>
 8006642:	1c42      	adds	r2, r0, #1
 8006644:	d101      	bne.n	800664a <__sflush_r+0x7a>
 8006646:	682b      	ldr	r3, [r5, #0]
 8006648:	b903      	cbnz	r3, 800664c <__sflush_r+0x7c>
 800664a:	6560      	str	r0, [r4, #84]	; 0x54
 800664c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800664e:	602f      	str	r7, [r5, #0]
 8006650:	2900      	cmp	r1, #0
 8006652:	d0ca      	beq.n	80065ea <__sflush_r+0x1a>
 8006654:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006658:	4299      	cmp	r1, r3
 800665a:	d002      	beq.n	8006662 <__sflush_r+0x92>
 800665c:	4628      	mov	r0, r5
 800665e:	f7fe f96d 	bl	800493c <_free_r>
 8006662:	2000      	movs	r0, #0
 8006664:	6360      	str	r0, [r4, #52]	; 0x34
 8006666:	e7c1      	b.n	80065ec <__sflush_r+0x1c>
 8006668:	6a21      	ldr	r1, [r4, #32]
 800666a:	2301      	movs	r3, #1
 800666c:	4628      	mov	r0, r5
 800666e:	47b0      	blx	r6
 8006670:	1c41      	adds	r1, r0, #1
 8006672:	d1c7      	bne.n	8006604 <__sflush_r+0x34>
 8006674:	682b      	ldr	r3, [r5, #0]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d0c4      	beq.n	8006604 <__sflush_r+0x34>
 800667a:	2b1d      	cmp	r3, #29
 800667c:	d001      	beq.n	8006682 <__sflush_r+0xb2>
 800667e:	2b16      	cmp	r3, #22
 8006680:	d101      	bne.n	8006686 <__sflush_r+0xb6>
 8006682:	602f      	str	r7, [r5, #0]
 8006684:	e7b1      	b.n	80065ea <__sflush_r+0x1a>
 8006686:	89a3      	ldrh	r3, [r4, #12]
 8006688:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800668c:	81a3      	strh	r3, [r4, #12]
 800668e:	e7ad      	b.n	80065ec <__sflush_r+0x1c>
 8006690:	690f      	ldr	r7, [r1, #16]
 8006692:	2f00      	cmp	r7, #0
 8006694:	d0a9      	beq.n	80065ea <__sflush_r+0x1a>
 8006696:	0793      	lsls	r3, r2, #30
 8006698:	680e      	ldr	r6, [r1, #0]
 800669a:	bf08      	it	eq
 800669c:	694b      	ldreq	r3, [r1, #20]
 800669e:	600f      	str	r7, [r1, #0]
 80066a0:	bf18      	it	ne
 80066a2:	2300      	movne	r3, #0
 80066a4:	eba6 0807 	sub.w	r8, r6, r7
 80066a8:	608b      	str	r3, [r1, #8]
 80066aa:	f1b8 0f00 	cmp.w	r8, #0
 80066ae:	dd9c      	ble.n	80065ea <__sflush_r+0x1a>
 80066b0:	6a21      	ldr	r1, [r4, #32]
 80066b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80066b4:	4643      	mov	r3, r8
 80066b6:	463a      	mov	r2, r7
 80066b8:	4628      	mov	r0, r5
 80066ba:	47b0      	blx	r6
 80066bc:	2800      	cmp	r0, #0
 80066be:	dc06      	bgt.n	80066ce <__sflush_r+0xfe>
 80066c0:	89a3      	ldrh	r3, [r4, #12]
 80066c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066c6:	81a3      	strh	r3, [r4, #12]
 80066c8:	f04f 30ff 	mov.w	r0, #4294967295
 80066cc:	e78e      	b.n	80065ec <__sflush_r+0x1c>
 80066ce:	4407      	add	r7, r0
 80066d0:	eba8 0800 	sub.w	r8, r8, r0
 80066d4:	e7e9      	b.n	80066aa <__sflush_r+0xda>
 80066d6:	bf00      	nop
 80066d8:	20400001 	.word	0x20400001

080066dc <_fflush_r>:
 80066dc:	b538      	push	{r3, r4, r5, lr}
 80066de:	690b      	ldr	r3, [r1, #16]
 80066e0:	4605      	mov	r5, r0
 80066e2:	460c      	mov	r4, r1
 80066e4:	b913      	cbnz	r3, 80066ec <_fflush_r+0x10>
 80066e6:	2500      	movs	r5, #0
 80066e8:	4628      	mov	r0, r5
 80066ea:	bd38      	pop	{r3, r4, r5, pc}
 80066ec:	b118      	cbz	r0, 80066f6 <_fflush_r+0x1a>
 80066ee:	6983      	ldr	r3, [r0, #24]
 80066f0:	b90b      	cbnz	r3, 80066f6 <_fflush_r+0x1a>
 80066f2:	f000 f887 	bl	8006804 <__sinit>
 80066f6:	4b14      	ldr	r3, [pc, #80]	; (8006748 <_fflush_r+0x6c>)
 80066f8:	429c      	cmp	r4, r3
 80066fa:	d11b      	bne.n	8006734 <_fflush_r+0x58>
 80066fc:	686c      	ldr	r4, [r5, #4]
 80066fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d0ef      	beq.n	80066e6 <_fflush_r+0xa>
 8006706:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006708:	07d0      	lsls	r0, r2, #31
 800670a:	d404      	bmi.n	8006716 <_fflush_r+0x3a>
 800670c:	0599      	lsls	r1, r3, #22
 800670e:	d402      	bmi.n	8006716 <_fflush_r+0x3a>
 8006710:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006712:	f000 f91a 	bl	800694a <__retarget_lock_acquire_recursive>
 8006716:	4628      	mov	r0, r5
 8006718:	4621      	mov	r1, r4
 800671a:	f7ff ff59 	bl	80065d0 <__sflush_r>
 800671e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006720:	07da      	lsls	r2, r3, #31
 8006722:	4605      	mov	r5, r0
 8006724:	d4e0      	bmi.n	80066e8 <_fflush_r+0xc>
 8006726:	89a3      	ldrh	r3, [r4, #12]
 8006728:	059b      	lsls	r3, r3, #22
 800672a:	d4dd      	bmi.n	80066e8 <_fflush_r+0xc>
 800672c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800672e:	f000 f90d 	bl	800694c <__retarget_lock_release_recursive>
 8006732:	e7d9      	b.n	80066e8 <_fflush_r+0xc>
 8006734:	4b05      	ldr	r3, [pc, #20]	; (800674c <_fflush_r+0x70>)
 8006736:	429c      	cmp	r4, r3
 8006738:	d101      	bne.n	800673e <_fflush_r+0x62>
 800673a:	68ac      	ldr	r4, [r5, #8]
 800673c:	e7df      	b.n	80066fe <_fflush_r+0x22>
 800673e:	4b04      	ldr	r3, [pc, #16]	; (8006750 <_fflush_r+0x74>)
 8006740:	429c      	cmp	r4, r3
 8006742:	bf08      	it	eq
 8006744:	68ec      	ldreq	r4, [r5, #12]
 8006746:	e7da      	b.n	80066fe <_fflush_r+0x22>
 8006748:	08007e14 	.word	0x08007e14
 800674c:	08007e34 	.word	0x08007e34
 8006750:	08007df4 	.word	0x08007df4

08006754 <std>:
 8006754:	2300      	movs	r3, #0
 8006756:	b510      	push	{r4, lr}
 8006758:	4604      	mov	r4, r0
 800675a:	e9c0 3300 	strd	r3, r3, [r0]
 800675e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006762:	6083      	str	r3, [r0, #8]
 8006764:	8181      	strh	r1, [r0, #12]
 8006766:	6643      	str	r3, [r0, #100]	; 0x64
 8006768:	81c2      	strh	r2, [r0, #14]
 800676a:	6183      	str	r3, [r0, #24]
 800676c:	4619      	mov	r1, r3
 800676e:	2208      	movs	r2, #8
 8006770:	305c      	adds	r0, #92	; 0x5c
 8006772:	f7fe f8db 	bl	800492c <memset>
 8006776:	4b05      	ldr	r3, [pc, #20]	; (800678c <std+0x38>)
 8006778:	6263      	str	r3, [r4, #36]	; 0x24
 800677a:	4b05      	ldr	r3, [pc, #20]	; (8006790 <std+0x3c>)
 800677c:	62a3      	str	r3, [r4, #40]	; 0x28
 800677e:	4b05      	ldr	r3, [pc, #20]	; (8006794 <std+0x40>)
 8006780:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006782:	4b05      	ldr	r3, [pc, #20]	; (8006798 <std+0x44>)
 8006784:	6224      	str	r4, [r4, #32]
 8006786:	6323      	str	r3, [r4, #48]	; 0x30
 8006788:	bd10      	pop	{r4, pc}
 800678a:	bf00      	nop
 800678c:	080071d5 	.word	0x080071d5
 8006790:	080071f7 	.word	0x080071f7
 8006794:	0800722f 	.word	0x0800722f
 8006798:	08007253 	.word	0x08007253

0800679c <_cleanup_r>:
 800679c:	4901      	ldr	r1, [pc, #4]	; (80067a4 <_cleanup_r+0x8>)
 800679e:	f000 b8af 	b.w	8006900 <_fwalk_reent>
 80067a2:	bf00      	nop
 80067a4:	080066dd 	.word	0x080066dd

080067a8 <__sfmoreglue>:
 80067a8:	b570      	push	{r4, r5, r6, lr}
 80067aa:	1e4a      	subs	r2, r1, #1
 80067ac:	2568      	movs	r5, #104	; 0x68
 80067ae:	4355      	muls	r5, r2
 80067b0:	460e      	mov	r6, r1
 80067b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80067b6:	f7fe f911 	bl	80049dc <_malloc_r>
 80067ba:	4604      	mov	r4, r0
 80067bc:	b140      	cbz	r0, 80067d0 <__sfmoreglue+0x28>
 80067be:	2100      	movs	r1, #0
 80067c0:	e9c0 1600 	strd	r1, r6, [r0]
 80067c4:	300c      	adds	r0, #12
 80067c6:	60a0      	str	r0, [r4, #8]
 80067c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80067cc:	f7fe f8ae 	bl	800492c <memset>
 80067d0:	4620      	mov	r0, r4
 80067d2:	bd70      	pop	{r4, r5, r6, pc}

080067d4 <__sfp_lock_acquire>:
 80067d4:	4801      	ldr	r0, [pc, #4]	; (80067dc <__sfp_lock_acquire+0x8>)
 80067d6:	f000 b8b8 	b.w	800694a <__retarget_lock_acquire_recursive>
 80067da:	bf00      	nop
 80067dc:	20000d10 	.word	0x20000d10

080067e0 <__sfp_lock_release>:
 80067e0:	4801      	ldr	r0, [pc, #4]	; (80067e8 <__sfp_lock_release+0x8>)
 80067e2:	f000 b8b3 	b.w	800694c <__retarget_lock_release_recursive>
 80067e6:	bf00      	nop
 80067e8:	20000d10 	.word	0x20000d10

080067ec <__sinit_lock_acquire>:
 80067ec:	4801      	ldr	r0, [pc, #4]	; (80067f4 <__sinit_lock_acquire+0x8>)
 80067ee:	f000 b8ac 	b.w	800694a <__retarget_lock_acquire_recursive>
 80067f2:	bf00      	nop
 80067f4:	20000d0b 	.word	0x20000d0b

080067f8 <__sinit_lock_release>:
 80067f8:	4801      	ldr	r0, [pc, #4]	; (8006800 <__sinit_lock_release+0x8>)
 80067fa:	f000 b8a7 	b.w	800694c <__retarget_lock_release_recursive>
 80067fe:	bf00      	nop
 8006800:	20000d0b 	.word	0x20000d0b

08006804 <__sinit>:
 8006804:	b510      	push	{r4, lr}
 8006806:	4604      	mov	r4, r0
 8006808:	f7ff fff0 	bl	80067ec <__sinit_lock_acquire>
 800680c:	69a3      	ldr	r3, [r4, #24]
 800680e:	b11b      	cbz	r3, 8006818 <__sinit+0x14>
 8006810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006814:	f7ff bff0 	b.w	80067f8 <__sinit_lock_release>
 8006818:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800681c:	6523      	str	r3, [r4, #80]	; 0x50
 800681e:	4b13      	ldr	r3, [pc, #76]	; (800686c <__sinit+0x68>)
 8006820:	4a13      	ldr	r2, [pc, #76]	; (8006870 <__sinit+0x6c>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	62a2      	str	r2, [r4, #40]	; 0x28
 8006826:	42a3      	cmp	r3, r4
 8006828:	bf04      	itt	eq
 800682a:	2301      	moveq	r3, #1
 800682c:	61a3      	streq	r3, [r4, #24]
 800682e:	4620      	mov	r0, r4
 8006830:	f000 f820 	bl	8006874 <__sfp>
 8006834:	6060      	str	r0, [r4, #4]
 8006836:	4620      	mov	r0, r4
 8006838:	f000 f81c 	bl	8006874 <__sfp>
 800683c:	60a0      	str	r0, [r4, #8]
 800683e:	4620      	mov	r0, r4
 8006840:	f000 f818 	bl	8006874 <__sfp>
 8006844:	2200      	movs	r2, #0
 8006846:	60e0      	str	r0, [r4, #12]
 8006848:	2104      	movs	r1, #4
 800684a:	6860      	ldr	r0, [r4, #4]
 800684c:	f7ff ff82 	bl	8006754 <std>
 8006850:	68a0      	ldr	r0, [r4, #8]
 8006852:	2201      	movs	r2, #1
 8006854:	2109      	movs	r1, #9
 8006856:	f7ff ff7d 	bl	8006754 <std>
 800685a:	68e0      	ldr	r0, [r4, #12]
 800685c:	2202      	movs	r2, #2
 800685e:	2112      	movs	r1, #18
 8006860:	f7ff ff78 	bl	8006754 <std>
 8006864:	2301      	movs	r3, #1
 8006866:	61a3      	str	r3, [r4, #24]
 8006868:	e7d2      	b.n	8006810 <__sinit+0xc>
 800686a:	bf00      	nop
 800686c:	08007d14 	.word	0x08007d14
 8006870:	0800679d 	.word	0x0800679d

08006874 <__sfp>:
 8006874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006876:	4607      	mov	r7, r0
 8006878:	f7ff ffac 	bl	80067d4 <__sfp_lock_acquire>
 800687c:	4b1e      	ldr	r3, [pc, #120]	; (80068f8 <__sfp+0x84>)
 800687e:	681e      	ldr	r6, [r3, #0]
 8006880:	69b3      	ldr	r3, [r6, #24]
 8006882:	b913      	cbnz	r3, 800688a <__sfp+0x16>
 8006884:	4630      	mov	r0, r6
 8006886:	f7ff ffbd 	bl	8006804 <__sinit>
 800688a:	3648      	adds	r6, #72	; 0x48
 800688c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006890:	3b01      	subs	r3, #1
 8006892:	d503      	bpl.n	800689c <__sfp+0x28>
 8006894:	6833      	ldr	r3, [r6, #0]
 8006896:	b30b      	cbz	r3, 80068dc <__sfp+0x68>
 8006898:	6836      	ldr	r6, [r6, #0]
 800689a:	e7f7      	b.n	800688c <__sfp+0x18>
 800689c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80068a0:	b9d5      	cbnz	r5, 80068d8 <__sfp+0x64>
 80068a2:	4b16      	ldr	r3, [pc, #88]	; (80068fc <__sfp+0x88>)
 80068a4:	60e3      	str	r3, [r4, #12]
 80068a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80068aa:	6665      	str	r5, [r4, #100]	; 0x64
 80068ac:	f000 f84c 	bl	8006948 <__retarget_lock_init_recursive>
 80068b0:	f7ff ff96 	bl	80067e0 <__sfp_lock_release>
 80068b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80068b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80068bc:	6025      	str	r5, [r4, #0]
 80068be:	61a5      	str	r5, [r4, #24]
 80068c0:	2208      	movs	r2, #8
 80068c2:	4629      	mov	r1, r5
 80068c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80068c8:	f7fe f830 	bl	800492c <memset>
 80068cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80068d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80068d4:	4620      	mov	r0, r4
 80068d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068d8:	3468      	adds	r4, #104	; 0x68
 80068da:	e7d9      	b.n	8006890 <__sfp+0x1c>
 80068dc:	2104      	movs	r1, #4
 80068de:	4638      	mov	r0, r7
 80068e0:	f7ff ff62 	bl	80067a8 <__sfmoreglue>
 80068e4:	4604      	mov	r4, r0
 80068e6:	6030      	str	r0, [r6, #0]
 80068e8:	2800      	cmp	r0, #0
 80068ea:	d1d5      	bne.n	8006898 <__sfp+0x24>
 80068ec:	f7ff ff78 	bl	80067e0 <__sfp_lock_release>
 80068f0:	230c      	movs	r3, #12
 80068f2:	603b      	str	r3, [r7, #0]
 80068f4:	e7ee      	b.n	80068d4 <__sfp+0x60>
 80068f6:	bf00      	nop
 80068f8:	08007d14 	.word	0x08007d14
 80068fc:	ffff0001 	.word	0xffff0001

08006900 <_fwalk_reent>:
 8006900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006904:	4606      	mov	r6, r0
 8006906:	4688      	mov	r8, r1
 8006908:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800690c:	2700      	movs	r7, #0
 800690e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006912:	f1b9 0901 	subs.w	r9, r9, #1
 8006916:	d505      	bpl.n	8006924 <_fwalk_reent+0x24>
 8006918:	6824      	ldr	r4, [r4, #0]
 800691a:	2c00      	cmp	r4, #0
 800691c:	d1f7      	bne.n	800690e <_fwalk_reent+0xe>
 800691e:	4638      	mov	r0, r7
 8006920:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006924:	89ab      	ldrh	r3, [r5, #12]
 8006926:	2b01      	cmp	r3, #1
 8006928:	d907      	bls.n	800693a <_fwalk_reent+0x3a>
 800692a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800692e:	3301      	adds	r3, #1
 8006930:	d003      	beq.n	800693a <_fwalk_reent+0x3a>
 8006932:	4629      	mov	r1, r5
 8006934:	4630      	mov	r0, r6
 8006936:	47c0      	blx	r8
 8006938:	4307      	orrs	r7, r0
 800693a:	3568      	adds	r5, #104	; 0x68
 800693c:	e7e9      	b.n	8006912 <_fwalk_reent+0x12>
	...

08006940 <_localeconv_r>:
 8006940:	4800      	ldr	r0, [pc, #0]	; (8006944 <_localeconv_r+0x4>)
 8006942:	4770      	bx	lr
 8006944:	20000160 	.word	0x20000160

08006948 <__retarget_lock_init_recursive>:
 8006948:	4770      	bx	lr

0800694a <__retarget_lock_acquire_recursive>:
 800694a:	4770      	bx	lr

0800694c <__retarget_lock_release_recursive>:
 800694c:	4770      	bx	lr

0800694e <__swhatbuf_r>:
 800694e:	b570      	push	{r4, r5, r6, lr}
 8006950:	460e      	mov	r6, r1
 8006952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006956:	2900      	cmp	r1, #0
 8006958:	b096      	sub	sp, #88	; 0x58
 800695a:	4614      	mov	r4, r2
 800695c:	461d      	mov	r5, r3
 800695e:	da07      	bge.n	8006970 <__swhatbuf_r+0x22>
 8006960:	2300      	movs	r3, #0
 8006962:	602b      	str	r3, [r5, #0]
 8006964:	89b3      	ldrh	r3, [r6, #12]
 8006966:	061a      	lsls	r2, r3, #24
 8006968:	d410      	bmi.n	800698c <__swhatbuf_r+0x3e>
 800696a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800696e:	e00e      	b.n	800698e <__swhatbuf_r+0x40>
 8006970:	466a      	mov	r2, sp
 8006972:	f000 fc95 	bl	80072a0 <_fstat_r>
 8006976:	2800      	cmp	r0, #0
 8006978:	dbf2      	blt.n	8006960 <__swhatbuf_r+0x12>
 800697a:	9a01      	ldr	r2, [sp, #4]
 800697c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006980:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006984:	425a      	negs	r2, r3
 8006986:	415a      	adcs	r2, r3
 8006988:	602a      	str	r2, [r5, #0]
 800698a:	e7ee      	b.n	800696a <__swhatbuf_r+0x1c>
 800698c:	2340      	movs	r3, #64	; 0x40
 800698e:	2000      	movs	r0, #0
 8006990:	6023      	str	r3, [r4, #0]
 8006992:	b016      	add	sp, #88	; 0x58
 8006994:	bd70      	pop	{r4, r5, r6, pc}
	...

08006998 <__smakebuf_r>:
 8006998:	898b      	ldrh	r3, [r1, #12]
 800699a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800699c:	079d      	lsls	r5, r3, #30
 800699e:	4606      	mov	r6, r0
 80069a0:	460c      	mov	r4, r1
 80069a2:	d507      	bpl.n	80069b4 <__smakebuf_r+0x1c>
 80069a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80069a8:	6023      	str	r3, [r4, #0]
 80069aa:	6123      	str	r3, [r4, #16]
 80069ac:	2301      	movs	r3, #1
 80069ae:	6163      	str	r3, [r4, #20]
 80069b0:	b002      	add	sp, #8
 80069b2:	bd70      	pop	{r4, r5, r6, pc}
 80069b4:	ab01      	add	r3, sp, #4
 80069b6:	466a      	mov	r2, sp
 80069b8:	f7ff ffc9 	bl	800694e <__swhatbuf_r>
 80069bc:	9900      	ldr	r1, [sp, #0]
 80069be:	4605      	mov	r5, r0
 80069c0:	4630      	mov	r0, r6
 80069c2:	f7fe f80b 	bl	80049dc <_malloc_r>
 80069c6:	b948      	cbnz	r0, 80069dc <__smakebuf_r+0x44>
 80069c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069cc:	059a      	lsls	r2, r3, #22
 80069ce:	d4ef      	bmi.n	80069b0 <__smakebuf_r+0x18>
 80069d0:	f023 0303 	bic.w	r3, r3, #3
 80069d4:	f043 0302 	orr.w	r3, r3, #2
 80069d8:	81a3      	strh	r3, [r4, #12]
 80069da:	e7e3      	b.n	80069a4 <__smakebuf_r+0xc>
 80069dc:	4b0d      	ldr	r3, [pc, #52]	; (8006a14 <__smakebuf_r+0x7c>)
 80069de:	62b3      	str	r3, [r6, #40]	; 0x28
 80069e0:	89a3      	ldrh	r3, [r4, #12]
 80069e2:	6020      	str	r0, [r4, #0]
 80069e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069e8:	81a3      	strh	r3, [r4, #12]
 80069ea:	9b00      	ldr	r3, [sp, #0]
 80069ec:	6163      	str	r3, [r4, #20]
 80069ee:	9b01      	ldr	r3, [sp, #4]
 80069f0:	6120      	str	r0, [r4, #16]
 80069f2:	b15b      	cbz	r3, 8006a0c <__smakebuf_r+0x74>
 80069f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069f8:	4630      	mov	r0, r6
 80069fa:	f000 fc63 	bl	80072c4 <_isatty_r>
 80069fe:	b128      	cbz	r0, 8006a0c <__smakebuf_r+0x74>
 8006a00:	89a3      	ldrh	r3, [r4, #12]
 8006a02:	f023 0303 	bic.w	r3, r3, #3
 8006a06:	f043 0301 	orr.w	r3, r3, #1
 8006a0a:	81a3      	strh	r3, [r4, #12]
 8006a0c:	89a0      	ldrh	r0, [r4, #12]
 8006a0e:	4305      	orrs	r5, r0
 8006a10:	81a5      	strh	r5, [r4, #12]
 8006a12:	e7cd      	b.n	80069b0 <__smakebuf_r+0x18>
 8006a14:	0800679d 	.word	0x0800679d

08006a18 <__malloc_lock>:
 8006a18:	4801      	ldr	r0, [pc, #4]	; (8006a20 <__malloc_lock+0x8>)
 8006a1a:	f7ff bf96 	b.w	800694a <__retarget_lock_acquire_recursive>
 8006a1e:	bf00      	nop
 8006a20:	20000d0c 	.word	0x20000d0c

08006a24 <__malloc_unlock>:
 8006a24:	4801      	ldr	r0, [pc, #4]	; (8006a2c <__malloc_unlock+0x8>)
 8006a26:	f7ff bf91 	b.w	800694c <__retarget_lock_release_recursive>
 8006a2a:	bf00      	nop
 8006a2c:	20000d0c 	.word	0x20000d0c

08006a30 <_Balloc>:
 8006a30:	b570      	push	{r4, r5, r6, lr}
 8006a32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a34:	4604      	mov	r4, r0
 8006a36:	460d      	mov	r5, r1
 8006a38:	b976      	cbnz	r6, 8006a58 <_Balloc+0x28>
 8006a3a:	2010      	movs	r0, #16
 8006a3c:	f7fd ff60 	bl	8004900 <malloc>
 8006a40:	4602      	mov	r2, r0
 8006a42:	6260      	str	r0, [r4, #36]	; 0x24
 8006a44:	b920      	cbnz	r0, 8006a50 <_Balloc+0x20>
 8006a46:	4b18      	ldr	r3, [pc, #96]	; (8006aa8 <_Balloc+0x78>)
 8006a48:	4818      	ldr	r0, [pc, #96]	; (8006aac <_Balloc+0x7c>)
 8006a4a:	2166      	movs	r1, #102	; 0x66
 8006a4c:	f7fd fefe 	bl	800484c <__assert_func>
 8006a50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a54:	6006      	str	r6, [r0, #0]
 8006a56:	60c6      	str	r6, [r0, #12]
 8006a58:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006a5a:	68f3      	ldr	r3, [r6, #12]
 8006a5c:	b183      	cbz	r3, 8006a80 <_Balloc+0x50>
 8006a5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a66:	b9b8      	cbnz	r0, 8006a98 <_Balloc+0x68>
 8006a68:	2101      	movs	r1, #1
 8006a6a:	fa01 f605 	lsl.w	r6, r1, r5
 8006a6e:	1d72      	adds	r2, r6, #5
 8006a70:	0092      	lsls	r2, r2, #2
 8006a72:	4620      	mov	r0, r4
 8006a74:	f000 fb5a 	bl	800712c <_calloc_r>
 8006a78:	b160      	cbz	r0, 8006a94 <_Balloc+0x64>
 8006a7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a7e:	e00e      	b.n	8006a9e <_Balloc+0x6e>
 8006a80:	2221      	movs	r2, #33	; 0x21
 8006a82:	2104      	movs	r1, #4
 8006a84:	4620      	mov	r0, r4
 8006a86:	f000 fb51 	bl	800712c <_calloc_r>
 8006a8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a8c:	60f0      	str	r0, [r6, #12]
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d1e4      	bne.n	8006a5e <_Balloc+0x2e>
 8006a94:	2000      	movs	r0, #0
 8006a96:	bd70      	pop	{r4, r5, r6, pc}
 8006a98:	6802      	ldr	r2, [r0, #0]
 8006a9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006aa4:	e7f7      	b.n	8006a96 <_Balloc+0x66>
 8006aa6:	bf00      	nop
 8006aa8:	08007d6a 	.word	0x08007d6a
 8006aac:	08007e54 	.word	0x08007e54

08006ab0 <_Bfree>:
 8006ab0:	b570      	push	{r4, r5, r6, lr}
 8006ab2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006ab4:	4605      	mov	r5, r0
 8006ab6:	460c      	mov	r4, r1
 8006ab8:	b976      	cbnz	r6, 8006ad8 <_Bfree+0x28>
 8006aba:	2010      	movs	r0, #16
 8006abc:	f7fd ff20 	bl	8004900 <malloc>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	6268      	str	r0, [r5, #36]	; 0x24
 8006ac4:	b920      	cbnz	r0, 8006ad0 <_Bfree+0x20>
 8006ac6:	4b09      	ldr	r3, [pc, #36]	; (8006aec <_Bfree+0x3c>)
 8006ac8:	4809      	ldr	r0, [pc, #36]	; (8006af0 <_Bfree+0x40>)
 8006aca:	218a      	movs	r1, #138	; 0x8a
 8006acc:	f7fd febe 	bl	800484c <__assert_func>
 8006ad0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ad4:	6006      	str	r6, [r0, #0]
 8006ad6:	60c6      	str	r6, [r0, #12]
 8006ad8:	b13c      	cbz	r4, 8006aea <_Bfree+0x3a>
 8006ada:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006adc:	6862      	ldr	r2, [r4, #4]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ae4:	6021      	str	r1, [r4, #0]
 8006ae6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006aea:	bd70      	pop	{r4, r5, r6, pc}
 8006aec:	08007d6a 	.word	0x08007d6a
 8006af0:	08007e54 	.word	0x08007e54

08006af4 <__multadd>:
 8006af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006af8:	690e      	ldr	r6, [r1, #16]
 8006afa:	4607      	mov	r7, r0
 8006afc:	4698      	mov	r8, r3
 8006afe:	460c      	mov	r4, r1
 8006b00:	f101 0014 	add.w	r0, r1, #20
 8006b04:	2300      	movs	r3, #0
 8006b06:	6805      	ldr	r5, [r0, #0]
 8006b08:	b2a9      	uxth	r1, r5
 8006b0a:	fb02 8101 	mla	r1, r2, r1, r8
 8006b0e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006b12:	0c2d      	lsrs	r5, r5, #16
 8006b14:	fb02 c505 	mla	r5, r2, r5, ip
 8006b18:	b289      	uxth	r1, r1
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006b20:	429e      	cmp	r6, r3
 8006b22:	f840 1b04 	str.w	r1, [r0], #4
 8006b26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006b2a:	dcec      	bgt.n	8006b06 <__multadd+0x12>
 8006b2c:	f1b8 0f00 	cmp.w	r8, #0
 8006b30:	d022      	beq.n	8006b78 <__multadd+0x84>
 8006b32:	68a3      	ldr	r3, [r4, #8]
 8006b34:	42b3      	cmp	r3, r6
 8006b36:	dc19      	bgt.n	8006b6c <__multadd+0x78>
 8006b38:	6861      	ldr	r1, [r4, #4]
 8006b3a:	4638      	mov	r0, r7
 8006b3c:	3101      	adds	r1, #1
 8006b3e:	f7ff ff77 	bl	8006a30 <_Balloc>
 8006b42:	4605      	mov	r5, r0
 8006b44:	b928      	cbnz	r0, 8006b52 <__multadd+0x5e>
 8006b46:	4602      	mov	r2, r0
 8006b48:	4b0d      	ldr	r3, [pc, #52]	; (8006b80 <__multadd+0x8c>)
 8006b4a:	480e      	ldr	r0, [pc, #56]	; (8006b84 <__multadd+0x90>)
 8006b4c:	21b5      	movs	r1, #181	; 0xb5
 8006b4e:	f7fd fe7d 	bl	800484c <__assert_func>
 8006b52:	6922      	ldr	r2, [r4, #16]
 8006b54:	3202      	adds	r2, #2
 8006b56:	f104 010c 	add.w	r1, r4, #12
 8006b5a:	0092      	lsls	r2, r2, #2
 8006b5c:	300c      	adds	r0, #12
 8006b5e:	f7fd fed7 	bl	8004910 <memcpy>
 8006b62:	4621      	mov	r1, r4
 8006b64:	4638      	mov	r0, r7
 8006b66:	f7ff ffa3 	bl	8006ab0 <_Bfree>
 8006b6a:	462c      	mov	r4, r5
 8006b6c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006b70:	3601      	adds	r6, #1
 8006b72:	f8c3 8014 	str.w	r8, [r3, #20]
 8006b76:	6126      	str	r6, [r4, #16]
 8006b78:	4620      	mov	r0, r4
 8006b7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b7e:	bf00      	nop
 8006b80:	08007de0 	.word	0x08007de0
 8006b84:	08007e54 	.word	0x08007e54

08006b88 <__hi0bits>:
 8006b88:	0c03      	lsrs	r3, r0, #16
 8006b8a:	041b      	lsls	r3, r3, #16
 8006b8c:	b9d3      	cbnz	r3, 8006bc4 <__hi0bits+0x3c>
 8006b8e:	0400      	lsls	r0, r0, #16
 8006b90:	2310      	movs	r3, #16
 8006b92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006b96:	bf04      	itt	eq
 8006b98:	0200      	lsleq	r0, r0, #8
 8006b9a:	3308      	addeq	r3, #8
 8006b9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006ba0:	bf04      	itt	eq
 8006ba2:	0100      	lsleq	r0, r0, #4
 8006ba4:	3304      	addeq	r3, #4
 8006ba6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006baa:	bf04      	itt	eq
 8006bac:	0080      	lsleq	r0, r0, #2
 8006bae:	3302      	addeq	r3, #2
 8006bb0:	2800      	cmp	r0, #0
 8006bb2:	db05      	blt.n	8006bc0 <__hi0bits+0x38>
 8006bb4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006bb8:	f103 0301 	add.w	r3, r3, #1
 8006bbc:	bf08      	it	eq
 8006bbe:	2320      	moveq	r3, #32
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	4770      	bx	lr
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	e7e4      	b.n	8006b92 <__hi0bits+0xa>

08006bc8 <__lo0bits>:
 8006bc8:	6803      	ldr	r3, [r0, #0]
 8006bca:	f013 0207 	ands.w	r2, r3, #7
 8006bce:	4601      	mov	r1, r0
 8006bd0:	d00b      	beq.n	8006bea <__lo0bits+0x22>
 8006bd2:	07da      	lsls	r2, r3, #31
 8006bd4:	d424      	bmi.n	8006c20 <__lo0bits+0x58>
 8006bd6:	0798      	lsls	r0, r3, #30
 8006bd8:	bf49      	itett	mi
 8006bda:	085b      	lsrmi	r3, r3, #1
 8006bdc:	089b      	lsrpl	r3, r3, #2
 8006bde:	2001      	movmi	r0, #1
 8006be0:	600b      	strmi	r3, [r1, #0]
 8006be2:	bf5c      	itt	pl
 8006be4:	600b      	strpl	r3, [r1, #0]
 8006be6:	2002      	movpl	r0, #2
 8006be8:	4770      	bx	lr
 8006bea:	b298      	uxth	r0, r3
 8006bec:	b9b0      	cbnz	r0, 8006c1c <__lo0bits+0x54>
 8006bee:	0c1b      	lsrs	r3, r3, #16
 8006bf0:	2010      	movs	r0, #16
 8006bf2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006bf6:	bf04      	itt	eq
 8006bf8:	0a1b      	lsreq	r3, r3, #8
 8006bfa:	3008      	addeq	r0, #8
 8006bfc:	071a      	lsls	r2, r3, #28
 8006bfe:	bf04      	itt	eq
 8006c00:	091b      	lsreq	r3, r3, #4
 8006c02:	3004      	addeq	r0, #4
 8006c04:	079a      	lsls	r2, r3, #30
 8006c06:	bf04      	itt	eq
 8006c08:	089b      	lsreq	r3, r3, #2
 8006c0a:	3002      	addeq	r0, #2
 8006c0c:	07da      	lsls	r2, r3, #31
 8006c0e:	d403      	bmi.n	8006c18 <__lo0bits+0x50>
 8006c10:	085b      	lsrs	r3, r3, #1
 8006c12:	f100 0001 	add.w	r0, r0, #1
 8006c16:	d005      	beq.n	8006c24 <__lo0bits+0x5c>
 8006c18:	600b      	str	r3, [r1, #0]
 8006c1a:	4770      	bx	lr
 8006c1c:	4610      	mov	r0, r2
 8006c1e:	e7e8      	b.n	8006bf2 <__lo0bits+0x2a>
 8006c20:	2000      	movs	r0, #0
 8006c22:	4770      	bx	lr
 8006c24:	2020      	movs	r0, #32
 8006c26:	4770      	bx	lr

08006c28 <__i2b>:
 8006c28:	b510      	push	{r4, lr}
 8006c2a:	460c      	mov	r4, r1
 8006c2c:	2101      	movs	r1, #1
 8006c2e:	f7ff feff 	bl	8006a30 <_Balloc>
 8006c32:	4602      	mov	r2, r0
 8006c34:	b928      	cbnz	r0, 8006c42 <__i2b+0x1a>
 8006c36:	4b05      	ldr	r3, [pc, #20]	; (8006c4c <__i2b+0x24>)
 8006c38:	4805      	ldr	r0, [pc, #20]	; (8006c50 <__i2b+0x28>)
 8006c3a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006c3e:	f7fd fe05 	bl	800484c <__assert_func>
 8006c42:	2301      	movs	r3, #1
 8006c44:	6144      	str	r4, [r0, #20]
 8006c46:	6103      	str	r3, [r0, #16]
 8006c48:	bd10      	pop	{r4, pc}
 8006c4a:	bf00      	nop
 8006c4c:	08007de0 	.word	0x08007de0
 8006c50:	08007e54 	.word	0x08007e54

08006c54 <__multiply>:
 8006c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c58:	4614      	mov	r4, r2
 8006c5a:	690a      	ldr	r2, [r1, #16]
 8006c5c:	6923      	ldr	r3, [r4, #16]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	bfb8      	it	lt
 8006c62:	460b      	movlt	r3, r1
 8006c64:	460d      	mov	r5, r1
 8006c66:	bfbc      	itt	lt
 8006c68:	4625      	movlt	r5, r4
 8006c6a:	461c      	movlt	r4, r3
 8006c6c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006c70:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006c74:	68ab      	ldr	r3, [r5, #8]
 8006c76:	6869      	ldr	r1, [r5, #4]
 8006c78:	eb0a 0709 	add.w	r7, sl, r9
 8006c7c:	42bb      	cmp	r3, r7
 8006c7e:	b085      	sub	sp, #20
 8006c80:	bfb8      	it	lt
 8006c82:	3101      	addlt	r1, #1
 8006c84:	f7ff fed4 	bl	8006a30 <_Balloc>
 8006c88:	b930      	cbnz	r0, 8006c98 <__multiply+0x44>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	4b42      	ldr	r3, [pc, #264]	; (8006d98 <__multiply+0x144>)
 8006c8e:	4843      	ldr	r0, [pc, #268]	; (8006d9c <__multiply+0x148>)
 8006c90:	f240 115d 	movw	r1, #349	; 0x15d
 8006c94:	f7fd fdda 	bl	800484c <__assert_func>
 8006c98:	f100 0614 	add.w	r6, r0, #20
 8006c9c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006ca0:	4633      	mov	r3, r6
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	4543      	cmp	r3, r8
 8006ca6:	d31e      	bcc.n	8006ce6 <__multiply+0x92>
 8006ca8:	f105 0c14 	add.w	ip, r5, #20
 8006cac:	f104 0314 	add.w	r3, r4, #20
 8006cb0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006cb4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006cb8:	9202      	str	r2, [sp, #8]
 8006cba:	ebac 0205 	sub.w	r2, ip, r5
 8006cbe:	3a15      	subs	r2, #21
 8006cc0:	f022 0203 	bic.w	r2, r2, #3
 8006cc4:	3204      	adds	r2, #4
 8006cc6:	f105 0115 	add.w	r1, r5, #21
 8006cca:	458c      	cmp	ip, r1
 8006ccc:	bf38      	it	cc
 8006cce:	2204      	movcc	r2, #4
 8006cd0:	9201      	str	r2, [sp, #4]
 8006cd2:	9a02      	ldr	r2, [sp, #8]
 8006cd4:	9303      	str	r3, [sp, #12]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d808      	bhi.n	8006cec <__multiply+0x98>
 8006cda:	2f00      	cmp	r7, #0
 8006cdc:	dc55      	bgt.n	8006d8a <__multiply+0x136>
 8006cde:	6107      	str	r7, [r0, #16]
 8006ce0:	b005      	add	sp, #20
 8006ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ce6:	f843 2b04 	str.w	r2, [r3], #4
 8006cea:	e7db      	b.n	8006ca4 <__multiply+0x50>
 8006cec:	f8b3 a000 	ldrh.w	sl, [r3]
 8006cf0:	f1ba 0f00 	cmp.w	sl, #0
 8006cf4:	d020      	beq.n	8006d38 <__multiply+0xe4>
 8006cf6:	f105 0e14 	add.w	lr, r5, #20
 8006cfa:	46b1      	mov	r9, r6
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006d02:	f8d9 b000 	ldr.w	fp, [r9]
 8006d06:	b2a1      	uxth	r1, r4
 8006d08:	fa1f fb8b 	uxth.w	fp, fp
 8006d0c:	fb0a b101 	mla	r1, sl, r1, fp
 8006d10:	4411      	add	r1, r2
 8006d12:	f8d9 2000 	ldr.w	r2, [r9]
 8006d16:	0c24      	lsrs	r4, r4, #16
 8006d18:	0c12      	lsrs	r2, r2, #16
 8006d1a:	fb0a 2404 	mla	r4, sl, r4, r2
 8006d1e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006d22:	b289      	uxth	r1, r1
 8006d24:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006d28:	45f4      	cmp	ip, lr
 8006d2a:	f849 1b04 	str.w	r1, [r9], #4
 8006d2e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006d32:	d8e4      	bhi.n	8006cfe <__multiply+0xaa>
 8006d34:	9901      	ldr	r1, [sp, #4]
 8006d36:	5072      	str	r2, [r6, r1]
 8006d38:	9a03      	ldr	r2, [sp, #12]
 8006d3a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006d3e:	3304      	adds	r3, #4
 8006d40:	f1b9 0f00 	cmp.w	r9, #0
 8006d44:	d01f      	beq.n	8006d86 <__multiply+0x132>
 8006d46:	6834      	ldr	r4, [r6, #0]
 8006d48:	f105 0114 	add.w	r1, r5, #20
 8006d4c:	46b6      	mov	lr, r6
 8006d4e:	f04f 0a00 	mov.w	sl, #0
 8006d52:	880a      	ldrh	r2, [r1, #0]
 8006d54:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006d58:	fb09 b202 	mla	r2, r9, r2, fp
 8006d5c:	4492      	add	sl, r2
 8006d5e:	b2a4      	uxth	r4, r4
 8006d60:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006d64:	f84e 4b04 	str.w	r4, [lr], #4
 8006d68:	f851 4b04 	ldr.w	r4, [r1], #4
 8006d6c:	f8be 2000 	ldrh.w	r2, [lr]
 8006d70:	0c24      	lsrs	r4, r4, #16
 8006d72:	fb09 2404 	mla	r4, r9, r4, r2
 8006d76:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006d7a:	458c      	cmp	ip, r1
 8006d7c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006d80:	d8e7      	bhi.n	8006d52 <__multiply+0xfe>
 8006d82:	9a01      	ldr	r2, [sp, #4]
 8006d84:	50b4      	str	r4, [r6, r2]
 8006d86:	3604      	adds	r6, #4
 8006d88:	e7a3      	b.n	8006cd2 <__multiply+0x7e>
 8006d8a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d1a5      	bne.n	8006cde <__multiply+0x8a>
 8006d92:	3f01      	subs	r7, #1
 8006d94:	e7a1      	b.n	8006cda <__multiply+0x86>
 8006d96:	bf00      	nop
 8006d98:	08007de0 	.word	0x08007de0
 8006d9c:	08007e54 	.word	0x08007e54

08006da0 <__pow5mult>:
 8006da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006da4:	4615      	mov	r5, r2
 8006da6:	f012 0203 	ands.w	r2, r2, #3
 8006daa:	4606      	mov	r6, r0
 8006dac:	460f      	mov	r7, r1
 8006dae:	d007      	beq.n	8006dc0 <__pow5mult+0x20>
 8006db0:	4c25      	ldr	r4, [pc, #148]	; (8006e48 <__pow5mult+0xa8>)
 8006db2:	3a01      	subs	r2, #1
 8006db4:	2300      	movs	r3, #0
 8006db6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006dba:	f7ff fe9b 	bl	8006af4 <__multadd>
 8006dbe:	4607      	mov	r7, r0
 8006dc0:	10ad      	asrs	r5, r5, #2
 8006dc2:	d03d      	beq.n	8006e40 <__pow5mult+0xa0>
 8006dc4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006dc6:	b97c      	cbnz	r4, 8006de8 <__pow5mult+0x48>
 8006dc8:	2010      	movs	r0, #16
 8006dca:	f7fd fd99 	bl	8004900 <malloc>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	6270      	str	r0, [r6, #36]	; 0x24
 8006dd2:	b928      	cbnz	r0, 8006de0 <__pow5mult+0x40>
 8006dd4:	4b1d      	ldr	r3, [pc, #116]	; (8006e4c <__pow5mult+0xac>)
 8006dd6:	481e      	ldr	r0, [pc, #120]	; (8006e50 <__pow5mult+0xb0>)
 8006dd8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006ddc:	f7fd fd36 	bl	800484c <__assert_func>
 8006de0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006de4:	6004      	str	r4, [r0, #0]
 8006de6:	60c4      	str	r4, [r0, #12]
 8006de8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006dec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006df0:	b94c      	cbnz	r4, 8006e06 <__pow5mult+0x66>
 8006df2:	f240 2171 	movw	r1, #625	; 0x271
 8006df6:	4630      	mov	r0, r6
 8006df8:	f7ff ff16 	bl	8006c28 <__i2b>
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e02:	4604      	mov	r4, r0
 8006e04:	6003      	str	r3, [r0, #0]
 8006e06:	f04f 0900 	mov.w	r9, #0
 8006e0a:	07eb      	lsls	r3, r5, #31
 8006e0c:	d50a      	bpl.n	8006e24 <__pow5mult+0x84>
 8006e0e:	4639      	mov	r1, r7
 8006e10:	4622      	mov	r2, r4
 8006e12:	4630      	mov	r0, r6
 8006e14:	f7ff ff1e 	bl	8006c54 <__multiply>
 8006e18:	4639      	mov	r1, r7
 8006e1a:	4680      	mov	r8, r0
 8006e1c:	4630      	mov	r0, r6
 8006e1e:	f7ff fe47 	bl	8006ab0 <_Bfree>
 8006e22:	4647      	mov	r7, r8
 8006e24:	106d      	asrs	r5, r5, #1
 8006e26:	d00b      	beq.n	8006e40 <__pow5mult+0xa0>
 8006e28:	6820      	ldr	r0, [r4, #0]
 8006e2a:	b938      	cbnz	r0, 8006e3c <__pow5mult+0x9c>
 8006e2c:	4622      	mov	r2, r4
 8006e2e:	4621      	mov	r1, r4
 8006e30:	4630      	mov	r0, r6
 8006e32:	f7ff ff0f 	bl	8006c54 <__multiply>
 8006e36:	6020      	str	r0, [r4, #0]
 8006e38:	f8c0 9000 	str.w	r9, [r0]
 8006e3c:	4604      	mov	r4, r0
 8006e3e:	e7e4      	b.n	8006e0a <__pow5mult+0x6a>
 8006e40:	4638      	mov	r0, r7
 8006e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e46:	bf00      	nop
 8006e48:	08007fa8 	.word	0x08007fa8
 8006e4c:	08007d6a 	.word	0x08007d6a
 8006e50:	08007e54 	.word	0x08007e54

08006e54 <__lshift>:
 8006e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e58:	460c      	mov	r4, r1
 8006e5a:	6849      	ldr	r1, [r1, #4]
 8006e5c:	6923      	ldr	r3, [r4, #16]
 8006e5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006e62:	68a3      	ldr	r3, [r4, #8]
 8006e64:	4607      	mov	r7, r0
 8006e66:	4691      	mov	r9, r2
 8006e68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006e6c:	f108 0601 	add.w	r6, r8, #1
 8006e70:	42b3      	cmp	r3, r6
 8006e72:	db0b      	blt.n	8006e8c <__lshift+0x38>
 8006e74:	4638      	mov	r0, r7
 8006e76:	f7ff fddb 	bl	8006a30 <_Balloc>
 8006e7a:	4605      	mov	r5, r0
 8006e7c:	b948      	cbnz	r0, 8006e92 <__lshift+0x3e>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	4b28      	ldr	r3, [pc, #160]	; (8006f24 <__lshift+0xd0>)
 8006e82:	4829      	ldr	r0, [pc, #164]	; (8006f28 <__lshift+0xd4>)
 8006e84:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006e88:	f7fd fce0 	bl	800484c <__assert_func>
 8006e8c:	3101      	adds	r1, #1
 8006e8e:	005b      	lsls	r3, r3, #1
 8006e90:	e7ee      	b.n	8006e70 <__lshift+0x1c>
 8006e92:	2300      	movs	r3, #0
 8006e94:	f100 0114 	add.w	r1, r0, #20
 8006e98:	f100 0210 	add.w	r2, r0, #16
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	4553      	cmp	r3, sl
 8006ea0:	db33      	blt.n	8006f0a <__lshift+0xb6>
 8006ea2:	6920      	ldr	r0, [r4, #16]
 8006ea4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ea8:	f104 0314 	add.w	r3, r4, #20
 8006eac:	f019 091f 	ands.w	r9, r9, #31
 8006eb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006eb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006eb8:	d02b      	beq.n	8006f12 <__lshift+0xbe>
 8006eba:	f1c9 0e20 	rsb	lr, r9, #32
 8006ebe:	468a      	mov	sl, r1
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	6818      	ldr	r0, [r3, #0]
 8006ec4:	fa00 f009 	lsl.w	r0, r0, r9
 8006ec8:	4302      	orrs	r2, r0
 8006eca:	f84a 2b04 	str.w	r2, [sl], #4
 8006ece:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ed2:	459c      	cmp	ip, r3
 8006ed4:	fa22 f20e 	lsr.w	r2, r2, lr
 8006ed8:	d8f3      	bhi.n	8006ec2 <__lshift+0x6e>
 8006eda:	ebac 0304 	sub.w	r3, ip, r4
 8006ede:	3b15      	subs	r3, #21
 8006ee0:	f023 0303 	bic.w	r3, r3, #3
 8006ee4:	3304      	adds	r3, #4
 8006ee6:	f104 0015 	add.w	r0, r4, #21
 8006eea:	4584      	cmp	ip, r0
 8006eec:	bf38      	it	cc
 8006eee:	2304      	movcc	r3, #4
 8006ef0:	50ca      	str	r2, [r1, r3]
 8006ef2:	b10a      	cbz	r2, 8006ef8 <__lshift+0xa4>
 8006ef4:	f108 0602 	add.w	r6, r8, #2
 8006ef8:	3e01      	subs	r6, #1
 8006efa:	4638      	mov	r0, r7
 8006efc:	612e      	str	r6, [r5, #16]
 8006efe:	4621      	mov	r1, r4
 8006f00:	f7ff fdd6 	bl	8006ab0 <_Bfree>
 8006f04:	4628      	mov	r0, r5
 8006f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f0e:	3301      	adds	r3, #1
 8006f10:	e7c5      	b.n	8006e9e <__lshift+0x4a>
 8006f12:	3904      	subs	r1, #4
 8006f14:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f18:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f1c:	459c      	cmp	ip, r3
 8006f1e:	d8f9      	bhi.n	8006f14 <__lshift+0xc0>
 8006f20:	e7ea      	b.n	8006ef8 <__lshift+0xa4>
 8006f22:	bf00      	nop
 8006f24:	08007de0 	.word	0x08007de0
 8006f28:	08007e54 	.word	0x08007e54

08006f2c <__mcmp>:
 8006f2c:	b530      	push	{r4, r5, lr}
 8006f2e:	6902      	ldr	r2, [r0, #16]
 8006f30:	690c      	ldr	r4, [r1, #16]
 8006f32:	1b12      	subs	r2, r2, r4
 8006f34:	d10e      	bne.n	8006f54 <__mcmp+0x28>
 8006f36:	f100 0314 	add.w	r3, r0, #20
 8006f3a:	3114      	adds	r1, #20
 8006f3c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006f40:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006f44:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006f48:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006f4c:	42a5      	cmp	r5, r4
 8006f4e:	d003      	beq.n	8006f58 <__mcmp+0x2c>
 8006f50:	d305      	bcc.n	8006f5e <__mcmp+0x32>
 8006f52:	2201      	movs	r2, #1
 8006f54:	4610      	mov	r0, r2
 8006f56:	bd30      	pop	{r4, r5, pc}
 8006f58:	4283      	cmp	r3, r0
 8006f5a:	d3f3      	bcc.n	8006f44 <__mcmp+0x18>
 8006f5c:	e7fa      	b.n	8006f54 <__mcmp+0x28>
 8006f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8006f62:	e7f7      	b.n	8006f54 <__mcmp+0x28>

08006f64 <__mdiff>:
 8006f64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f68:	460c      	mov	r4, r1
 8006f6a:	4606      	mov	r6, r0
 8006f6c:	4611      	mov	r1, r2
 8006f6e:	4620      	mov	r0, r4
 8006f70:	4617      	mov	r7, r2
 8006f72:	f7ff ffdb 	bl	8006f2c <__mcmp>
 8006f76:	1e05      	subs	r5, r0, #0
 8006f78:	d110      	bne.n	8006f9c <__mdiff+0x38>
 8006f7a:	4629      	mov	r1, r5
 8006f7c:	4630      	mov	r0, r6
 8006f7e:	f7ff fd57 	bl	8006a30 <_Balloc>
 8006f82:	b930      	cbnz	r0, 8006f92 <__mdiff+0x2e>
 8006f84:	4b39      	ldr	r3, [pc, #228]	; (800706c <__mdiff+0x108>)
 8006f86:	4602      	mov	r2, r0
 8006f88:	f240 2132 	movw	r1, #562	; 0x232
 8006f8c:	4838      	ldr	r0, [pc, #224]	; (8007070 <__mdiff+0x10c>)
 8006f8e:	f7fd fc5d 	bl	800484c <__assert_func>
 8006f92:	2301      	movs	r3, #1
 8006f94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006f98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f9c:	bfa4      	itt	ge
 8006f9e:	463b      	movge	r3, r7
 8006fa0:	4627      	movge	r7, r4
 8006fa2:	4630      	mov	r0, r6
 8006fa4:	6879      	ldr	r1, [r7, #4]
 8006fa6:	bfa6      	itte	ge
 8006fa8:	461c      	movge	r4, r3
 8006faa:	2500      	movge	r5, #0
 8006fac:	2501      	movlt	r5, #1
 8006fae:	f7ff fd3f 	bl	8006a30 <_Balloc>
 8006fb2:	b920      	cbnz	r0, 8006fbe <__mdiff+0x5a>
 8006fb4:	4b2d      	ldr	r3, [pc, #180]	; (800706c <__mdiff+0x108>)
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006fbc:	e7e6      	b.n	8006f8c <__mdiff+0x28>
 8006fbe:	693e      	ldr	r6, [r7, #16]
 8006fc0:	60c5      	str	r5, [r0, #12]
 8006fc2:	6925      	ldr	r5, [r4, #16]
 8006fc4:	f107 0114 	add.w	r1, r7, #20
 8006fc8:	f104 0914 	add.w	r9, r4, #20
 8006fcc:	f100 0e14 	add.w	lr, r0, #20
 8006fd0:	f107 0210 	add.w	r2, r7, #16
 8006fd4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006fd8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006fdc:	46f2      	mov	sl, lr
 8006fde:	2700      	movs	r7, #0
 8006fe0:	f859 3b04 	ldr.w	r3, [r9], #4
 8006fe4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006fe8:	fa1f f883 	uxth.w	r8, r3
 8006fec:	fa17 f78b 	uxtah	r7, r7, fp
 8006ff0:	0c1b      	lsrs	r3, r3, #16
 8006ff2:	eba7 0808 	sub.w	r8, r7, r8
 8006ff6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006ffa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006ffe:	fa1f f888 	uxth.w	r8, r8
 8007002:	141f      	asrs	r7, r3, #16
 8007004:	454d      	cmp	r5, r9
 8007006:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800700a:	f84a 3b04 	str.w	r3, [sl], #4
 800700e:	d8e7      	bhi.n	8006fe0 <__mdiff+0x7c>
 8007010:	1b2b      	subs	r3, r5, r4
 8007012:	3b15      	subs	r3, #21
 8007014:	f023 0303 	bic.w	r3, r3, #3
 8007018:	3304      	adds	r3, #4
 800701a:	3415      	adds	r4, #21
 800701c:	42a5      	cmp	r5, r4
 800701e:	bf38      	it	cc
 8007020:	2304      	movcc	r3, #4
 8007022:	4419      	add	r1, r3
 8007024:	4473      	add	r3, lr
 8007026:	469e      	mov	lr, r3
 8007028:	460d      	mov	r5, r1
 800702a:	4565      	cmp	r5, ip
 800702c:	d30e      	bcc.n	800704c <__mdiff+0xe8>
 800702e:	f10c 0203 	add.w	r2, ip, #3
 8007032:	1a52      	subs	r2, r2, r1
 8007034:	f022 0203 	bic.w	r2, r2, #3
 8007038:	3903      	subs	r1, #3
 800703a:	458c      	cmp	ip, r1
 800703c:	bf38      	it	cc
 800703e:	2200      	movcc	r2, #0
 8007040:	441a      	add	r2, r3
 8007042:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007046:	b17b      	cbz	r3, 8007068 <__mdiff+0x104>
 8007048:	6106      	str	r6, [r0, #16]
 800704a:	e7a5      	b.n	8006f98 <__mdiff+0x34>
 800704c:	f855 8b04 	ldr.w	r8, [r5], #4
 8007050:	fa17 f488 	uxtah	r4, r7, r8
 8007054:	1422      	asrs	r2, r4, #16
 8007056:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800705a:	b2a4      	uxth	r4, r4
 800705c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007060:	f84e 4b04 	str.w	r4, [lr], #4
 8007064:	1417      	asrs	r7, r2, #16
 8007066:	e7e0      	b.n	800702a <__mdiff+0xc6>
 8007068:	3e01      	subs	r6, #1
 800706a:	e7ea      	b.n	8007042 <__mdiff+0xde>
 800706c:	08007de0 	.word	0x08007de0
 8007070:	08007e54 	.word	0x08007e54

08007074 <__d2b>:
 8007074:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007078:	4689      	mov	r9, r1
 800707a:	2101      	movs	r1, #1
 800707c:	ec57 6b10 	vmov	r6, r7, d0
 8007080:	4690      	mov	r8, r2
 8007082:	f7ff fcd5 	bl	8006a30 <_Balloc>
 8007086:	4604      	mov	r4, r0
 8007088:	b930      	cbnz	r0, 8007098 <__d2b+0x24>
 800708a:	4602      	mov	r2, r0
 800708c:	4b25      	ldr	r3, [pc, #148]	; (8007124 <__d2b+0xb0>)
 800708e:	4826      	ldr	r0, [pc, #152]	; (8007128 <__d2b+0xb4>)
 8007090:	f240 310a 	movw	r1, #778	; 0x30a
 8007094:	f7fd fbda 	bl	800484c <__assert_func>
 8007098:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800709c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80070a0:	bb35      	cbnz	r5, 80070f0 <__d2b+0x7c>
 80070a2:	2e00      	cmp	r6, #0
 80070a4:	9301      	str	r3, [sp, #4]
 80070a6:	d028      	beq.n	80070fa <__d2b+0x86>
 80070a8:	4668      	mov	r0, sp
 80070aa:	9600      	str	r6, [sp, #0]
 80070ac:	f7ff fd8c 	bl	8006bc8 <__lo0bits>
 80070b0:	9900      	ldr	r1, [sp, #0]
 80070b2:	b300      	cbz	r0, 80070f6 <__d2b+0x82>
 80070b4:	9a01      	ldr	r2, [sp, #4]
 80070b6:	f1c0 0320 	rsb	r3, r0, #32
 80070ba:	fa02 f303 	lsl.w	r3, r2, r3
 80070be:	430b      	orrs	r3, r1
 80070c0:	40c2      	lsrs	r2, r0
 80070c2:	6163      	str	r3, [r4, #20]
 80070c4:	9201      	str	r2, [sp, #4]
 80070c6:	9b01      	ldr	r3, [sp, #4]
 80070c8:	61a3      	str	r3, [r4, #24]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	bf14      	ite	ne
 80070ce:	2202      	movne	r2, #2
 80070d0:	2201      	moveq	r2, #1
 80070d2:	6122      	str	r2, [r4, #16]
 80070d4:	b1d5      	cbz	r5, 800710c <__d2b+0x98>
 80070d6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80070da:	4405      	add	r5, r0
 80070dc:	f8c9 5000 	str.w	r5, [r9]
 80070e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80070e4:	f8c8 0000 	str.w	r0, [r8]
 80070e8:	4620      	mov	r0, r4
 80070ea:	b003      	add	sp, #12
 80070ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80070f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80070f4:	e7d5      	b.n	80070a2 <__d2b+0x2e>
 80070f6:	6161      	str	r1, [r4, #20]
 80070f8:	e7e5      	b.n	80070c6 <__d2b+0x52>
 80070fa:	a801      	add	r0, sp, #4
 80070fc:	f7ff fd64 	bl	8006bc8 <__lo0bits>
 8007100:	9b01      	ldr	r3, [sp, #4]
 8007102:	6163      	str	r3, [r4, #20]
 8007104:	2201      	movs	r2, #1
 8007106:	6122      	str	r2, [r4, #16]
 8007108:	3020      	adds	r0, #32
 800710a:	e7e3      	b.n	80070d4 <__d2b+0x60>
 800710c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007110:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007114:	f8c9 0000 	str.w	r0, [r9]
 8007118:	6918      	ldr	r0, [r3, #16]
 800711a:	f7ff fd35 	bl	8006b88 <__hi0bits>
 800711e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007122:	e7df      	b.n	80070e4 <__d2b+0x70>
 8007124:	08007de0 	.word	0x08007de0
 8007128:	08007e54 	.word	0x08007e54

0800712c <_calloc_r>:
 800712c:	b513      	push	{r0, r1, r4, lr}
 800712e:	434a      	muls	r2, r1
 8007130:	4611      	mov	r1, r2
 8007132:	9201      	str	r2, [sp, #4]
 8007134:	f7fd fc52 	bl	80049dc <_malloc_r>
 8007138:	4604      	mov	r4, r0
 800713a:	b118      	cbz	r0, 8007144 <_calloc_r+0x18>
 800713c:	9a01      	ldr	r2, [sp, #4]
 800713e:	2100      	movs	r1, #0
 8007140:	f7fd fbf4 	bl	800492c <memset>
 8007144:	4620      	mov	r0, r4
 8007146:	b002      	add	sp, #8
 8007148:	bd10      	pop	{r4, pc}

0800714a <_raise_r>:
 800714a:	291f      	cmp	r1, #31
 800714c:	b538      	push	{r3, r4, r5, lr}
 800714e:	4604      	mov	r4, r0
 8007150:	460d      	mov	r5, r1
 8007152:	d904      	bls.n	800715e <_raise_r+0x14>
 8007154:	2316      	movs	r3, #22
 8007156:	6003      	str	r3, [r0, #0]
 8007158:	f04f 30ff 	mov.w	r0, #4294967295
 800715c:	bd38      	pop	{r3, r4, r5, pc}
 800715e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007160:	b112      	cbz	r2, 8007168 <_raise_r+0x1e>
 8007162:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007166:	b94b      	cbnz	r3, 800717c <_raise_r+0x32>
 8007168:	4620      	mov	r0, r4
 800716a:	f000 f831 	bl	80071d0 <_getpid_r>
 800716e:	462a      	mov	r2, r5
 8007170:	4601      	mov	r1, r0
 8007172:	4620      	mov	r0, r4
 8007174:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007178:	f000 b818 	b.w	80071ac <_kill_r>
 800717c:	2b01      	cmp	r3, #1
 800717e:	d00a      	beq.n	8007196 <_raise_r+0x4c>
 8007180:	1c59      	adds	r1, r3, #1
 8007182:	d103      	bne.n	800718c <_raise_r+0x42>
 8007184:	2316      	movs	r3, #22
 8007186:	6003      	str	r3, [r0, #0]
 8007188:	2001      	movs	r0, #1
 800718a:	e7e7      	b.n	800715c <_raise_r+0x12>
 800718c:	2400      	movs	r4, #0
 800718e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007192:	4628      	mov	r0, r5
 8007194:	4798      	blx	r3
 8007196:	2000      	movs	r0, #0
 8007198:	e7e0      	b.n	800715c <_raise_r+0x12>
	...

0800719c <raise>:
 800719c:	4b02      	ldr	r3, [pc, #8]	; (80071a8 <raise+0xc>)
 800719e:	4601      	mov	r1, r0
 80071a0:	6818      	ldr	r0, [r3, #0]
 80071a2:	f7ff bfd2 	b.w	800714a <_raise_r>
 80071a6:	bf00      	nop
 80071a8:	2000000c 	.word	0x2000000c

080071ac <_kill_r>:
 80071ac:	b538      	push	{r3, r4, r5, lr}
 80071ae:	4d07      	ldr	r5, [pc, #28]	; (80071cc <_kill_r+0x20>)
 80071b0:	2300      	movs	r3, #0
 80071b2:	4604      	mov	r4, r0
 80071b4:	4608      	mov	r0, r1
 80071b6:	4611      	mov	r1, r2
 80071b8:	602b      	str	r3, [r5, #0]
 80071ba:	f7fb fb25 	bl	8002808 <_kill>
 80071be:	1c43      	adds	r3, r0, #1
 80071c0:	d102      	bne.n	80071c8 <_kill_r+0x1c>
 80071c2:	682b      	ldr	r3, [r5, #0]
 80071c4:	b103      	cbz	r3, 80071c8 <_kill_r+0x1c>
 80071c6:	6023      	str	r3, [r4, #0]
 80071c8:	bd38      	pop	{r3, r4, r5, pc}
 80071ca:	bf00      	nop
 80071cc:	20000d14 	.word	0x20000d14

080071d0 <_getpid_r>:
 80071d0:	f7fb bb12 	b.w	80027f8 <_getpid>

080071d4 <__sread>:
 80071d4:	b510      	push	{r4, lr}
 80071d6:	460c      	mov	r4, r1
 80071d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071dc:	f000 f8a6 	bl	800732c <_read_r>
 80071e0:	2800      	cmp	r0, #0
 80071e2:	bfab      	itete	ge
 80071e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80071e6:	89a3      	ldrhlt	r3, [r4, #12]
 80071e8:	181b      	addge	r3, r3, r0
 80071ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80071ee:	bfac      	ite	ge
 80071f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80071f2:	81a3      	strhlt	r3, [r4, #12]
 80071f4:	bd10      	pop	{r4, pc}

080071f6 <__swrite>:
 80071f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071fa:	461f      	mov	r7, r3
 80071fc:	898b      	ldrh	r3, [r1, #12]
 80071fe:	05db      	lsls	r3, r3, #23
 8007200:	4605      	mov	r5, r0
 8007202:	460c      	mov	r4, r1
 8007204:	4616      	mov	r6, r2
 8007206:	d505      	bpl.n	8007214 <__swrite+0x1e>
 8007208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800720c:	2302      	movs	r3, #2
 800720e:	2200      	movs	r2, #0
 8007210:	f000 f868 	bl	80072e4 <_lseek_r>
 8007214:	89a3      	ldrh	r3, [r4, #12]
 8007216:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800721a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800721e:	81a3      	strh	r3, [r4, #12]
 8007220:	4632      	mov	r2, r6
 8007222:	463b      	mov	r3, r7
 8007224:	4628      	mov	r0, r5
 8007226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800722a:	f000 b817 	b.w	800725c <_write_r>

0800722e <__sseek>:
 800722e:	b510      	push	{r4, lr}
 8007230:	460c      	mov	r4, r1
 8007232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007236:	f000 f855 	bl	80072e4 <_lseek_r>
 800723a:	1c43      	adds	r3, r0, #1
 800723c:	89a3      	ldrh	r3, [r4, #12]
 800723e:	bf15      	itete	ne
 8007240:	6560      	strne	r0, [r4, #84]	; 0x54
 8007242:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007246:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800724a:	81a3      	strheq	r3, [r4, #12]
 800724c:	bf18      	it	ne
 800724e:	81a3      	strhne	r3, [r4, #12]
 8007250:	bd10      	pop	{r4, pc}

08007252 <__sclose>:
 8007252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007256:	f000 b813 	b.w	8007280 <_close_r>
	...

0800725c <_write_r>:
 800725c:	b538      	push	{r3, r4, r5, lr}
 800725e:	4d07      	ldr	r5, [pc, #28]	; (800727c <_write_r+0x20>)
 8007260:	4604      	mov	r4, r0
 8007262:	4608      	mov	r0, r1
 8007264:	4611      	mov	r1, r2
 8007266:	2200      	movs	r2, #0
 8007268:	602a      	str	r2, [r5, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	f7fa f87c 	bl	8001368 <_write>
 8007270:	1c43      	adds	r3, r0, #1
 8007272:	d102      	bne.n	800727a <_write_r+0x1e>
 8007274:	682b      	ldr	r3, [r5, #0]
 8007276:	b103      	cbz	r3, 800727a <_write_r+0x1e>
 8007278:	6023      	str	r3, [r4, #0]
 800727a:	bd38      	pop	{r3, r4, r5, pc}
 800727c:	20000d14 	.word	0x20000d14

08007280 <_close_r>:
 8007280:	b538      	push	{r3, r4, r5, lr}
 8007282:	4d06      	ldr	r5, [pc, #24]	; (800729c <_close_r+0x1c>)
 8007284:	2300      	movs	r3, #0
 8007286:	4604      	mov	r4, r0
 8007288:	4608      	mov	r0, r1
 800728a:	602b      	str	r3, [r5, #0]
 800728c:	f7fb faf3 	bl	8002876 <_close>
 8007290:	1c43      	adds	r3, r0, #1
 8007292:	d102      	bne.n	800729a <_close_r+0x1a>
 8007294:	682b      	ldr	r3, [r5, #0]
 8007296:	b103      	cbz	r3, 800729a <_close_r+0x1a>
 8007298:	6023      	str	r3, [r4, #0]
 800729a:	bd38      	pop	{r3, r4, r5, pc}
 800729c:	20000d14 	.word	0x20000d14

080072a0 <_fstat_r>:
 80072a0:	b538      	push	{r3, r4, r5, lr}
 80072a2:	4d07      	ldr	r5, [pc, #28]	; (80072c0 <_fstat_r+0x20>)
 80072a4:	2300      	movs	r3, #0
 80072a6:	4604      	mov	r4, r0
 80072a8:	4608      	mov	r0, r1
 80072aa:	4611      	mov	r1, r2
 80072ac:	602b      	str	r3, [r5, #0]
 80072ae:	f7fb faee 	bl	800288e <_fstat>
 80072b2:	1c43      	adds	r3, r0, #1
 80072b4:	d102      	bne.n	80072bc <_fstat_r+0x1c>
 80072b6:	682b      	ldr	r3, [r5, #0]
 80072b8:	b103      	cbz	r3, 80072bc <_fstat_r+0x1c>
 80072ba:	6023      	str	r3, [r4, #0]
 80072bc:	bd38      	pop	{r3, r4, r5, pc}
 80072be:	bf00      	nop
 80072c0:	20000d14 	.word	0x20000d14

080072c4 <_isatty_r>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	4d06      	ldr	r5, [pc, #24]	; (80072e0 <_isatty_r+0x1c>)
 80072c8:	2300      	movs	r3, #0
 80072ca:	4604      	mov	r4, r0
 80072cc:	4608      	mov	r0, r1
 80072ce:	602b      	str	r3, [r5, #0]
 80072d0:	f7fb faed 	bl	80028ae <_isatty>
 80072d4:	1c43      	adds	r3, r0, #1
 80072d6:	d102      	bne.n	80072de <_isatty_r+0x1a>
 80072d8:	682b      	ldr	r3, [r5, #0]
 80072da:	b103      	cbz	r3, 80072de <_isatty_r+0x1a>
 80072dc:	6023      	str	r3, [r4, #0]
 80072de:	bd38      	pop	{r3, r4, r5, pc}
 80072e0:	20000d14 	.word	0x20000d14

080072e4 <_lseek_r>:
 80072e4:	b538      	push	{r3, r4, r5, lr}
 80072e6:	4d07      	ldr	r5, [pc, #28]	; (8007304 <_lseek_r+0x20>)
 80072e8:	4604      	mov	r4, r0
 80072ea:	4608      	mov	r0, r1
 80072ec:	4611      	mov	r1, r2
 80072ee:	2200      	movs	r2, #0
 80072f0:	602a      	str	r2, [r5, #0]
 80072f2:	461a      	mov	r2, r3
 80072f4:	f7fb fae6 	bl	80028c4 <_lseek>
 80072f8:	1c43      	adds	r3, r0, #1
 80072fa:	d102      	bne.n	8007302 <_lseek_r+0x1e>
 80072fc:	682b      	ldr	r3, [r5, #0]
 80072fe:	b103      	cbz	r3, 8007302 <_lseek_r+0x1e>
 8007300:	6023      	str	r3, [r4, #0]
 8007302:	bd38      	pop	{r3, r4, r5, pc}
 8007304:	20000d14 	.word	0x20000d14

08007308 <__ascii_mbtowc>:
 8007308:	b082      	sub	sp, #8
 800730a:	b901      	cbnz	r1, 800730e <__ascii_mbtowc+0x6>
 800730c:	a901      	add	r1, sp, #4
 800730e:	b142      	cbz	r2, 8007322 <__ascii_mbtowc+0x1a>
 8007310:	b14b      	cbz	r3, 8007326 <__ascii_mbtowc+0x1e>
 8007312:	7813      	ldrb	r3, [r2, #0]
 8007314:	600b      	str	r3, [r1, #0]
 8007316:	7812      	ldrb	r2, [r2, #0]
 8007318:	1e10      	subs	r0, r2, #0
 800731a:	bf18      	it	ne
 800731c:	2001      	movne	r0, #1
 800731e:	b002      	add	sp, #8
 8007320:	4770      	bx	lr
 8007322:	4610      	mov	r0, r2
 8007324:	e7fb      	b.n	800731e <__ascii_mbtowc+0x16>
 8007326:	f06f 0001 	mvn.w	r0, #1
 800732a:	e7f8      	b.n	800731e <__ascii_mbtowc+0x16>

0800732c <_read_r>:
 800732c:	b538      	push	{r3, r4, r5, lr}
 800732e:	4d07      	ldr	r5, [pc, #28]	; (800734c <_read_r+0x20>)
 8007330:	4604      	mov	r4, r0
 8007332:	4608      	mov	r0, r1
 8007334:	4611      	mov	r1, r2
 8007336:	2200      	movs	r2, #0
 8007338:	602a      	str	r2, [r5, #0]
 800733a:	461a      	mov	r2, r3
 800733c:	f7fb fa7e 	bl	800283c <_read>
 8007340:	1c43      	adds	r3, r0, #1
 8007342:	d102      	bne.n	800734a <_read_r+0x1e>
 8007344:	682b      	ldr	r3, [r5, #0]
 8007346:	b103      	cbz	r3, 800734a <_read_r+0x1e>
 8007348:	6023      	str	r3, [r4, #0]
 800734a:	bd38      	pop	{r3, r4, r5, pc}
 800734c:	20000d14 	.word	0x20000d14

08007350 <__ascii_wctomb>:
 8007350:	b149      	cbz	r1, 8007366 <__ascii_wctomb+0x16>
 8007352:	2aff      	cmp	r2, #255	; 0xff
 8007354:	bf85      	ittet	hi
 8007356:	238a      	movhi	r3, #138	; 0x8a
 8007358:	6003      	strhi	r3, [r0, #0]
 800735a:	700a      	strbls	r2, [r1, #0]
 800735c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007360:	bf98      	it	ls
 8007362:	2001      	movls	r0, #1
 8007364:	4770      	bx	lr
 8007366:	4608      	mov	r0, r1
 8007368:	4770      	bx	lr
	...

0800736c <_init>:
 800736c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800736e:	bf00      	nop
 8007370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007372:	bc08      	pop	{r3}
 8007374:	469e      	mov	lr, r3
 8007376:	4770      	bx	lr

08007378 <_fini>:
 8007378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800737a:	bf00      	nop
 800737c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800737e:	bc08      	pop	{r3}
 8007380:	469e      	mov	lr, r3
 8007382:	4770      	bx	lr
