
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version L-2016.03-SP4-1 for linux64 - Sep 10, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list additionLogic.v alu.v alu_branch.v alu_op.v alu_op_branch.v cache.v data_mem_system.v dff.v extendImm.v final_memory.syn.v four_bank_mem.v fourBitCLA.v inst_mem_system.v memc.syn.v memory2c.syn.v memv.syn.v op_control.v pc_control.v PFA.v proc.v readEnOp_Control.v reg16bit.v rf.v rf_bypass.v shifter.v simpleAlu.v sixteenBitCLA.v   ]
additionLogic.v alu.v alu_branch.v alu_op.v alu_op_branch.v cache.v data_mem_system.v dff.v extendImm.v final_memory.syn.v four_bank_mem.v fourBitCLA.v inst_mem_system.v memc.syn.v memory2c.syn.v memv.syn.v op_control.v pc_control.v PFA.v proc.v readEnOp_Control.v reg16bit.v rf.v rf_bypass.v shifter.v simpleAlu.v sixteenBitCLA.v
set my_toplevel proc
proc
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./additionLogic.v
Compiling source file ./alu.v
Warning:  ./alu.v:21: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./alu_branch.v
Warning:  ./alu_branch.v:20: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./alu_op.v
Compiling source file ./alu_op_branch.v
Compiling source file ./cache.v
Warning:  ./cache.v:47: the undeclared symbol 'go' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:48: the undeclared symbol 'match' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:52: the undeclared symbol 'wr_word0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:53: the undeclared symbol 'wr_word1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:54: the undeclared symbol 'wr_word2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:55: the undeclared symbol 'wr_word3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:57: the undeclared symbol 'wr_dirty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:58: the undeclared symbol 'wr_tag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:59: the undeclared symbol 'wr_valid' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:60: the undeclared symbol 'dirty_in' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:68: the undeclared symbol 'dirtybit' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:69: the undeclared symbol 'validbit' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./data_mem_system.v
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./extendImm.v
Compiling source file ./final_memory.syn.v
Warning:  ./final_memory.syn.v:80: the undeclared symbol 'rd0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:81: the undeclared symbol 'wr0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:86: the undeclared symbol 'rd1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:87: the undeclared symbol 'wr1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:96: the undeclared symbol 'rd2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:97: the undeclared symbol 'wr2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:98: the undeclared symbol 'rd3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:99: the undeclared symbol 'wr3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:101: the undeclared symbol 'busy' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./four_bank_mem.v
Warning:  ./final_memory.syn.v:110: The statements in initial blocks are ignored. (VER-281)
Warning:  ./four_bank_mem.v:81: the undeclared symbol 'sel0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:82: the undeclared symbol 'sel1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:83: the undeclared symbol 'sel2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:84: the undeclared symbol 'sel3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:98: the undeclared symbol 'err0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:100: the undeclared symbol 'err1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:102: the undeclared symbol 'err2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:104: the undeclared symbol 'err3' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./fourBitCLA.v
Compiling source file ./inst_mem_system.v
Compiling source file ./memc.syn.v
Compiling source file ./memory2c.syn.v
Compiling source file ./memv.syn.v
Warning:  ./memory2c.syn.v:71: The statements in initial blocks are ignored. (VER-281)
Compiling source file ./op_control.v
Compiling source file ./pc_control.v
Compiling source file ./PFA.v
Compiling source file ./proc.v
Warning:  ./proc.v:149: the undeclared symbol 'regFileErr' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:161: the undeclared symbol 'aluOfl' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:161: the undeclared symbol 'aluZero' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./readEnOp_Control.v
Compiling source file ./reg16bit.v
Compiling source file ./rf.v
Compiling source file ./rf_bypass.v
Compiling source file ./shifter.v
Compiling source file ./simpleAlu.v
Compiling source file ./sixteenBitCLA.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2016_09_23/@sys/L-2016.03-SP4-1/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2016_09_23/@sys/L-2016.03-SP4-1/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./proc.v:93: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:94: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:143: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:144: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:145: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:168: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:169: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:170: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:171: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:172: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:173: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:175: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:176: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:177: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:192: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:255: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:256: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:257: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:258: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:259: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:260: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:288: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:320: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:339: signed to unsigned assignment occurs. (VER-318)
Warning:  ./proc.v:123: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 123 in file
	'./proc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           123            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'proc'.
Information: Building the design 'inst_mem_system'. (HDL-193)
Warning:  ./inst_mem_system.v:112: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:113: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:114: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:125: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:126: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:128: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:129: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:130: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:137: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:138: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:140: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:206: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:207: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:209: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:210: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:229: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:230: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:232: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:233: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:252: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:253: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:255: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:256: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:275: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:276: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:278: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:279: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:299: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:300: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:322: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:323: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:345: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:346: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:368: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:369: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:411: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:412: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:413: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:414: signed to unsigned assignment occurs. (VER-318)
Warning:  ./inst_mem_system.v:415: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 107 in file
	'./inst_mem_system.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inst_mem_system line 107 in file
		'./inst_mem_system.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    mem_addr_reg     | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|     enable0_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   mem_data_in_reg   | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|     mem_wr_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     mem_rd_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    valid_in_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  cache_write0_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  cache_data_in_reg  | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|     offset_reg      | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|     tag_in_reg      | Latch |   5   |  Y  | N  | N  | N  | -  | -  | -  |
|      index_reg      | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|     enable1_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      comp_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  cache_write1_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     victim_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   controlErr_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      retry_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     DataOut_reg     | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'pc_control'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'readEnOp_Control'. (HDL-193)

Statistics for case statements in always block at line 6 in file
	'./readEnOp_Control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            8             |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine readEnOp_Control line 6 in file
		'./readEnOp_Control.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     branch_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      jump_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     readEn1_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     readEn2_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'op_control'. (HDL-193)
Warning:  ./op_control.v:16: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 11 in file
	'./op_control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine op_control line 11 in file
		'./op_control.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     jriSel_reg      | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|      r7Sel_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       err_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      halt_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    regDesSel_reg    | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|      jump_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     branch_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     memRdEn_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    regWrSel_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     memWrEn_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    aluSrcSel_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     regWrEn_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   extendSign_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    data1Sel_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'rf_bypass'. (HDL-193)
Warning:  ./rf_bypass.v:31: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./rf_bypass.v:63: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 29 in file
	'./rf_bypass.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 61 in file
	'./rf_bypass.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            63            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'extendImm'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'simpleAlu'. (HDL-193)
Warning:  ./simpleAlu.v:12: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'alu_op_branch'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'./alu_op_branch.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine alu_op_branch line 8 in file
		'./alu_op_branch.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       Op_reg        | Latch |   5   |  Y  | N  | N  | N  | -  | -  | -  |
|      invA_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      invB_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      sign_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       err_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       Cin_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'alu_branch'. (HDL-193)
Warning:  ./alu_branch.v:35: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_branch.v:36: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_branch.v:39: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_branch.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_branch.v:44: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_branch.v:47: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_branch.v:48: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 29 in file
	'./alu_branch.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            30            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine alu_branch line 29 in file
		'./alu_branch.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       err_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      value_reg      | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|       ofl_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'alu_op'. (HDL-193)
Warning:  ./alu_op.v:107: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_op.v:115: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_op.v:116: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_op.v:117: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 8 in file
	'./alu_op.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine alu_op line 8 in file
		'./alu_op.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      invA_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      invB_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      sign_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       err_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       Cin_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       Op_reg        | Latch |   5   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'alu'. (HDL-193)
Warning:  ./alu.v:64: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu.v:76: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu.v:79: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 38 in file
	'./alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine alu line 38 in file
		'./alu.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    shiftType_reg    | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|       ofl_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      value_reg      | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|       cnt_reg       | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
|       err_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'data_mem_system'. (HDL-193)
Warning:  ./data_mem_system.v:114: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:115: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:116: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:127: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:128: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:130: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:131: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:132: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:139: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:140: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:142: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:143: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:208: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:209: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:211: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:212: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:231: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:232: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:234: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:235: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:254: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:255: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:257: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:258: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:277: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:278: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:280: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:281: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:301: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:302: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:324: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:325: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:347: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:348: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:370: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:371: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:413: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:414: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:415: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:416: signed to unsigned assignment occurs. (VER-318)
Warning:  ./data_mem_system.v:417: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 109 in file
	'./data_mem_system.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           109            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_mem_system line 109 in file
		'./data_mem_system.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    mem_addr_reg     | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|     enable0_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   mem_data_in_reg   | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|     mem_wr_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     mem_rd_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    valid_in_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  cache_write0_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  cache_data_in_reg  | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|     offset_reg      | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|     tag_in_reg      | Latch |   5   |  Y  | N  | N  | N  | -  | -  | -  |
|      index_reg      | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|     enable1_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      comp_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  cache_write1_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     victim_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   controlErr_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      retry_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     DataOut_reg     | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'cache' instantiated from design 'inst_mem_system' with
	the parameters "0". (HDL-193)
Warning:  ./cache.v:39: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:42: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:43: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:44: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'cache' instantiated from design 'inst_mem_system' with
	the parameters "2". (HDL-193)
Warning:  ./cache.v:39: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:42: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:43: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:44: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'four_bank_mem'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rf'. (HDL-193)
Warning:  ./rf.v:47: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./rf.v:79: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 45 in file
	'./rf.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            47            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 77 in file
	'./rf.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'additionLogic'. (HDL-193)
Warning:  ./additionLogic.v:22: signed to unsigned assignment occurs. (VER-318)
Warning:  ./additionLogic.v:23: signed to unsigned assignment occurs. (VER-318)
Warning:  ./additionLogic.v:24: signed to unsigned assignment occurs. (VER-318)
Warning:  ./additionLogic.v:26: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'sixteenBitCLA'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shifter'. (HDL-193)
Warning:  ./shifter.v:10: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 9 in file
	'./shifter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'cache' instantiated from design 'data_mem_system' with
	the parameters "1". (HDL-193)
Warning:  ./cache.v:39: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:42: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:43: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:44: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'cache' instantiated from design 'data_mem_system' with
	the parameters "3". (HDL-193)
Warning:  ./cache.v:39: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:42: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:43: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:44: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "16". (HDL-193)

Inferred memory devices in process
	in routine memc_Size16 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size16/23  |   32   |   16    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine memc_Size5 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size5/23   |   32   |    5    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine memc_Size1 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  memc_Size1/23   |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'memv'. (HDL-193)

Inferred memory devices in process
	in routine memv line 24 in file
		'./memv.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     memv/22      |  256   |    1    |      8       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'final_memory'. (HDL-193)

Inferred memory devices in process
	in routine final_memory line 110 in file
		'./final_memory.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  264  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'reg16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fourBitCLA'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PFA'. (HDL-193)
Presto compilation completed successfully.
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design proc
Current design is 'proc'.
{proc}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : proc
Version: L-2016.03-SP4-1
Date   : Tue May  9 16:16:18 2017
****************************************

Information: This design contains unmapped logic. (RPT-7)

proc
    GTECH_AND2                                   gtech
    GTECH_BUF                                    gtech
    GTECH_NOT                                    gtech
    GTECH_OR2                                    gtech
    GTECH_XOR2                                   gtech
    alu
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        GTECH_XOR2                               gtech
        shifter
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
        sixteenBitCLA
            GTECH_AND2                           gtech
            GTECH_OR2                            gtech
            fourBitCLA
                GTECH_AND2                       gtech
                GTECH_OR2                        gtech
                PFA
                    GTECH_AND2                   gtech
                    GTECH_XOR2                   gtech
    alu_branch
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        GTECH_XOR2                               gtech
        sixteenBitCLA
            ...
    alu_op
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
    alu_op_branch
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
    data_mem_system
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        cache_cache_id1
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
            memc_Size1
                GTECH_AND2                       gtech
                GTECH_AND3                       gtech
                GTECH_BUF                        gtech
                GTECH_NOT                        gtech
                GTECH_OR2                        gtech
            memc_Size5
                GTECH_AND2                       gtech
                GTECH_AND3                       gtech
                GTECH_BUF                        gtech
                GTECH_NOT                        gtech
                GTECH_OR2                        gtech
            memc_Size16
                GTECH_AND2                       gtech
                GTECH_AND3                       gtech
                GTECH_BUF                        gtech
                GTECH_NOT                        gtech
                GTECH_OR2                        gtech
            memv
                GTECH_AND2                       gtech
                GTECH_BUF                        gtech
                GTECH_NOT                        gtech
                GTECH_OR2                        gtech
        cache_cache_id3
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
            memc_Size1
                ...
            memc_Size5
                ...
            memc_Size16
                ...
            memv
                ...
        dff
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
        four_bank_mem
            GTECH_AND2                           gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
            dff
                ...
            final_memory
                GTECH_AND2                       gtech
                GTECH_AND8                       gtech
                GTECH_BUF                        gtech
                GTECH_NOT                        gtech
                GTECH_OR2                        gtech
                dff
                    ...
    dff
        ...
    extendImm
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
    inst_mem_system
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        cache_cache_id0
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
            memc_Size1
                ...
            memc_Size5
                ...
            memc_Size16
                ...
            memv
                ...
        cache_cache_id2
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
            memc_Size1
                ...
            memc_Size5
                ...
            memc_Size16
                ...
            memv
                ...
        dff
            ...
        four_bank_mem
            ...
    op_control
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
    pc_control
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        simpleAlu
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
            additionLogic
                GTECH_AND2                       gtech
                GTECH_BUF                        gtech
                GTECH_NOT                        gtech
                GTECH_OR2                        gtech
                GTECH_XOR2                       gtech
                sixteenBitCLA
                    ...
    readEnOp_Control
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
    rf_bypass
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        rf
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
            reg16bit
                dff
                    ...
    simpleAlu
        ...
1
link

  Linking design 'proc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 909 instances of design 'dff'. (OPT-1056)
Information: Uniquified 2 instances of design 'simpleAlu'. (OPT-1056)
Information: Uniquified 2 instances of design 'four_bank_mem'. (OPT-1056)
Information: Uniquified 2 instances of design 'additionLogic'. (OPT-1056)
Information: Uniquified 4 instances of design 'sixteenBitCLA'. (OPT-1056)
Information: Uniquified 16 instances of design 'memc_Size16'. (OPT-1056)
Information: Uniquified 4 instances of design 'memc_Size5'. (OPT-1056)
Information: Uniquified 4 instances of design 'memc_Size1'. (OPT-1056)
Information: Uniquified 4 instances of design 'memv'. (OPT-1056)
Information: Uniquified 8 instances of design 'final_memory'. (OPT-1056)
Information: Uniquified 8 instances of design 'reg16bit'. (OPT-1056)
Information: Uniquified 16 instances of design 'fourBitCLA'. (OPT-1056)
Information: Uniquified 64 instances of design 'PFA'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'proc'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 516 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dff_583'
  Processing 'final_memory_0'
  Processing 'four_bank_mem_0'
  Processing 'memv_0'
  Processing 'memc_Size1_0'
  Processing 'memc_Size5_0'
  Processing 'memc_Size16_0'
  Processing 'cache_cache_id3'
  Processing 'cache_cache_id1'
  Processing 'data_mem_system'
Information: The register 'mem_addr_reg<0>' is a constant and will be removed. (OPT-1206)
Information: The register 'offset_reg<0>' is a constant and will be removed. (OPT-1206)
Information: The register 'controlErr_reg' is a constant and will be removed. (OPT-1206)
  Processing 'shifter'
  Processing 'PFA_32'
  Processing 'fourBitCLA_8'
  Processing 'sixteenBitCLA_2'
  Processing 'alu'
Information: The register 'err_reg' is a constant and will be removed. (OPT-1206)
  Processing 'alu_op'
Information: The register 'err_reg' is a constant and will be removed. (OPT-1206)
  Processing 'alu_branch'
Information: The register 'err_reg' is a constant and will be removed. (OPT-1206)
  Processing 'alu_op_branch'
Information: The register 'Op_reg<4>' is a constant and will be removed. (OPT-1206)
Information: The register 'invA_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'sign_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'err_reg' is a constant and will be removed. (OPT-1206)
  Processing 'additionLogic_1'
  Processing 'simpleAlu_1'
  Processing 'extendImm'
  Processing 'reg16bit_0'
  Processing 'reg16bit_7'
  Processing 'rf'
  Processing 'rf_bypass'
  Processing 'op_control'
Information: The register 'err_reg' is a constant and will be removed. (OPT-1206)
  Processing 'readEnOp_Control'
  Processing 'pc_control'
  Processing 'final_memory_7'
  Processing 'four_bank_mem_1'
  Processing 'cache_cache_id2'
  Processing 'cache_cache_id0'
  Processing 'inst_mem_system'
Information: The register 'mem_addr_reg<0>' is a constant and will be removed. (OPT-1206)
Information: The register 'offset_reg<0>' is a constant and will be removed. (OPT-1206)
Information: The register 'controlErr_reg' is a constant and will be removed. (OPT-1206)
  Processing 'proc'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cache_cache_id3_DW01_cmp6_0'
  Processing 'cache_cache_id1_DW01_cmp6_0'
  Processing 'alu_DW01_cmp6_0'
  Processing 'alu_DW01_cmp6_1'
  Processing 'alu_branch_DW01_cmp6_0'
  Processing 'cache_cache_id2_DW01_cmp6_0'
  Processing 'cache_cache_id0_DW01_cmp6_0'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16  232850.2     13.62  110169.6     141.5                          
    0:00:16  232850.2     13.62  110169.6     141.5                          
    0:00:17  232846.9     13.62  110169.6     141.5                          
    0:00:17  232840.4     13.62  110169.6     141.5                          

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41  236983.8      3.31    5783.6     125.6                          
    0:00:41  236983.8      3.31    5783.6     125.6                          
    0:00:42  237881.6      1.42    5011.6     124.6                          
    0:00:44  239262.3      1.42    4860.0     122.6                          
    0:00:44  242641.7      1.42    4324.5     111.2                          
    0:00:44  245926.8      1.42    3747.5     101.2                          
    0:00:45  250373.0      1.42    3452.7      84.3                          
    0:00:55  256591.6      0.85     774.6      60.0                          
    0:00:55  256657.8      0.85     774.6      60.0                          
    0:00:55  256657.8      0.85     774.6      60.0                          
    0:00:55  256657.8      0.85     774.6      60.0                          
    0:00:55  256655.0      0.85     774.6      60.0                          
    0:00:56  256655.0      0.85     774.6      60.0                          
    0:01:03  241714.8      0.93    1803.7      50.2                          
    0:01:05  241662.7      0.84    1498.7      50.2                          
    0:01:07  241657.1      0.82    1400.7      50.2                          
    0:01:08  241669.3      0.82    1259.7      50.2                          
    0:01:09  241663.7      0.82    1213.9      50.2                          
    0:01:09  241669.3      0.82    1199.5      50.2                          
    0:01:10  241671.2      0.81    1190.4      50.2                          
    0:01:11  241672.1      0.81    1190.0      50.2                          
    0:01:11  241671.7      0.81    1190.0      50.2                          
    0:01:12  241672.1      0.81    1190.0      50.2                          
    0:01:12  241672.1      0.81    1190.0      50.2                          
    0:01:13  241672.1      0.81    1190.0      50.2                          
    0:01:13  241672.1      0.81    1190.0      50.2                          
    0:01:31  242050.9      0.92    1200.7      48.4                          
    0:01:52  242382.7      0.94    1225.4      47.2                          
    0:01:58  242598.1      1.02    1411.9      46.4                          
    0:01:59  242741.7      1.01    1433.8      45.8                          
    0:02:01  242806.4      1.01    1452.8      45.3                          
    0:02:02  242847.3      1.04    1453.2      44.8                          
    0:02:03  242868.8      1.04    1442.5      44.5                          
    0:02:03  242886.2      1.04    1432.2      44.1                          
    0:02:04  242891.8      1.04    1432.1      43.9                          
    0:02:04  242882.9      1.04    1449.7      43.8                          
    0:02:04  242882.9      1.04    1449.7      43.8                          
    0:02:05  242880.6      0.90    1470.2      43.9 pc[14]/state_reg/D       
    0:02:05  242878.2      0.85    1430.1      43.9                          
    0:02:06  242890.4      0.79    1422.9      43.9                          
    0:02:06  242901.2      0.77    1408.7      43.9                          
    0:02:06  242912.0      0.74    1295.8      43.9                          
    0:02:06  242924.2      0.72    1289.3      43.9                          
    0:02:07  242935.5      0.70    1289.3      43.9                          
    0:02:07  242953.3      0.67    1289.1      43.9                          
    0:02:07  242982.4      0.66    1289.1      43.9                          
    0:02:07  242997.0      0.66    1278.9      43.9                          
    0:02:07  243004.9      0.65    1256.3      43.9                          
    0:02:08  243018.1      0.64    1202.8      43.9                          
    0:02:08  243020.9      0.64    1202.0      43.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:08  243020.9      0.64    1202.0      43.9                          
    0:02:08  243022.8      0.64    1202.0      43.9 pc[14]/state_reg/D       
    0:02:08  243023.2      0.63    1197.1      43.9 pc[14]/state_reg/D       
    0:02:08  243043.9      0.62    1151.8      43.9 pc[14]/state_reg/D       
    0:02:09  243050.0      0.62    1151.8      43.9 pc[14]/state_reg/D       
    0:02:09  243051.9      0.61    1151.8      43.9 pc[14]/state_reg/D       
    0:02:09  243060.3      0.61    1144.5      43.9 pc[14]/state_reg/D       
    0:02:09  243065.5      0.61    1144.5      43.9 pc[14]/state_reg/D       
    0:02:09  243074.9      0.60    1144.5      43.9 pc[14]/state_reg/D       
    0:02:09  243095.5      0.60    1144.5      43.9 pc[14]/state_reg/D       
    0:02:09  243110.5      0.60    1122.0      43.9 pc[14]/state_reg/D       
    0:02:10  243127.4      0.60    1121.6      44.0 pc[14]/state_reg/D       
    0:02:10  243122.3      0.59    1120.9      44.0 pc[14]/state_reg/D       
    0:02:10  243142.9      0.59    1120.9      44.0 pc[14]/state_reg/D       
    0:02:10  243143.9      0.59    1120.2      44.0 pc[14]/state_reg/D       
    0:02:10  243152.8      0.58    1120.2      44.0 pc[14]/state_reg/D       
    0:02:10  243155.6      0.58    1113.4      44.0 pc[14]/state_reg/D       
    0:02:10  243157.9      0.58    1112.3      44.0 pc[14]/state_reg/D       
    0:02:10  243180.5      0.58    1110.7      44.0 pc[14]/state_reg/D       
    0:02:11  243180.5      0.58    1110.7      44.0 pc[14]/state_reg/D       
    0:02:11  243189.8      0.58    1110.7      44.0 pc[14]/state_reg/D       
    0:02:11  243206.7      0.58    1110.7      44.0 pc[14]/state_reg/D       
    0:02:11  243212.8      0.57    1109.7      44.0 pc[14]/state_reg/D       
    0:02:11  243225.5      0.57    1106.2      44.0 pc[14]/state_reg/D       
    0:02:11  243243.3      0.56    1105.0      44.0 pc[14]/state_reg/D       
    0:02:11  243241.9      0.56    1104.9      44.0 pc[14]/state_reg/D       
    0:02:11  243247.6      0.56    1103.7      44.0 pc[14]/state_reg/D       
    0:02:11  243248.5      0.56    1103.7      44.0 pc[14]/state_reg/D       
    0:02:12  243252.3      0.56    1103.7      44.0 pc[14]/state_reg/D       
    0:02:12  243253.7      0.56    1103.7      44.0 pc[14]/state_reg/D       
    0:02:12  243257.4      0.55    1100.7      44.0 pc[14]/state_reg/D       
    0:02:12  243259.8      0.55    1147.2      44.0 pc[14]/state_reg/D       
    0:02:12  243254.6      0.55    1144.6      44.0 pc[14]/state_reg/D       
    0:02:12  243269.2      0.54    1143.1      44.0 pc[14]/state_reg/D       
    0:02:13  243277.1      0.54    1113.2      44.0 pc[14]/state_reg/D       
    0:02:13  243280.4      0.54    1113.2      44.0 pc[14]/state_reg/D       
    0:02:14  243350.8      0.48    1097.9      44.0 pc[8]/state_reg/D        
    0:02:14  243350.8      0.48    1098.6      44.0                          
    0:02:15  243350.8      0.48    1098.6      44.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:15  243350.8      0.48    1098.6      44.0                          
    0:02:15  243429.7      0.48    1098.5      43.7 data_mem/c0/mem_dr/n40   
    0:02:15  243504.3      0.48    1098.3      43.4 inst_mem/c0/mem_dr/n23   
    0:02:15  243601.4      0.48    1098.2      43.1 data_mem/c0/mem_dr/n25   
    0:02:15  243684.5      0.48    1098.1      42.8 data_mem/c1/mem_dr/n9    
    0:02:15  243749.3      0.48    1098.1      42.6 mainALU_branch/CLA/cla2/pfa2/P
    0:02:15  243842.2      0.48    1098.1      42.4 data_mem/n84             
    0:02:15  243978.3      0.48    1098.1      42.2 data_mem/c1/mem_vl/n240  
    0:02:16  244101.7      0.48    1098.1      41.9 inst_mem/mem/data_out<1> 
    0:02:16  244254.2      0.48    1098.1      41.8 mainALU/n191             
    0:02:16  244273.9      0.48    1098.1      41.8 pcALU/addlogic/Out<6>    
    0:02:16  244444.8      0.48    1098.1      41.6 inst_mem/net151332       
    0:02:16  244581.3      0.48    1098.1      41.6 mainALU/n133             
    0:02:16  244685.0      0.48    1098.1      41.5 mainALU/shift/n62        
    0:02:17  244802.8      0.48    1098.1      41.4 data_mem/c0/data_out<6>  
    0:02:17  244934.7      0.48    1086.2      41.3 pcCtrl/plus2/addlogic/cla/cla2/net148272
    0:02:17  245035.1      0.48    1086.2      41.2 opCtrl/n18               
    0:02:17  245124.8      0.48    1080.1      41.2 inst_mem/net151389       
    0:02:17  245185.8      0.48    1087.5      41.2 opCtrl/n44               
    0:02:17  245195.6      0.48    1078.7      41.1 data_mem/c0/net147256    
    0:02:17  245378.2      0.48    1078.7      41.0 data_mem/c1/data_out<13> 
    0:02:17  245497.4      0.48    1078.7      41.0 inst_mem/c1/mem_vl/n130  
    0:02:17  245666.3      0.48    1078.7      40.8 data_mem/c1/mem_vl/n206  
    0:02:18  245737.7      0.48    1078.7      40.8 mainALU/shift/n100       
    0:02:18  245871.9      0.48    1078.7      40.8 inst_mem/mem/m2/n748     
    0:02:18  246001.0      0.48    1078.7      40.7 data_mem/mem/m1/n763     
    0:02:18  246119.7      0.48    1078.7      40.7 inst_mem/mem/n11         
    0:02:18  246135.6      0.48    1078.7      40.7 inst_mem/c1/mem_vl/C854/net148712
    0:02:18  246135.6      0.48    1078.1      40.7 inst_mem/c0/mem_tg/C451/net150556
    0:02:20  246140.8      0.48    1078.1      40.7 mainALU/shift/n99        
    0:02:21  246207.0      0.48    1078.1      40.6 mainALU/eq_70/net51978   
    0:02:21  246349.2      0.48    1078.1      40.6 inst_mem/mem/m2/n746     
    0:02:21  246483.4      0.48    1078.1      40.6 data_mem/mem/m1/n761     
    0:02:21  246589.9      0.48    1078.1      40.5 inst_mem/c0/mem_vl/C854/net150094
    0:02:21  246634.0      0.48    1078.1      40.5 inst_mem/net151411       
    0:02:21  246745.7      0.48    1078.1      40.5 mainALU/shift/n206       
    0:02:21  246874.8      0.48    1078.1      40.4 data_mem/U4/net26996     
    0:02:21  247086.0      0.48    1078.1      40.4 inst_mem/c1/mem_tg/C451/net149084
    0:02:22  247286.8      0.48    1078.1      40.3 data_mem/mem/m0/n739     
    0:02:22  247464.2      0.48    1078.1      40.2 inst_mem/c0/mem_w0/C1166/net21982
    0:02:22  247641.6      0.48    1078.1      40.0 inst_mem/c0/mem_w1/C1166/net22192
    0:02:22  247819.0      0.48    1078.1      39.9 inst_mem/c0/mem_w2/C1166/net22402
    0:02:22  247996.4      0.48    1078.1      39.8 inst_mem/c1/mem_w0/C1166/net21940
    0:02:22  248173.8      0.48    1078.1      39.7 inst_mem/c1/mem_w1/C1166/net22150
    0:02:22  248351.2      0.48    1078.1      39.6 inst_mem/c1/mem_w2/C1166/net22360
    0:02:22  248528.6      0.48    1078.1      39.4 data_mem/c0/mem_w0/C1166/net21898
    0:02:22  248706.0      0.48    1078.1      39.3 data_mem/c0/mem_w1/C1166/net22108
    0:02:22  248883.4      0.48    1078.1      39.2 data_mem/c0/mem_w2/C1166/net22318
    0:02:22  249060.8      0.48    1078.1      39.1 data_mem/c1/mem_w0/C1166/net21856
    0:02:23  249238.2      0.48    1078.1      39.0 data_mem/c1/mem_w1/C1166/net22066
    0:02:23  249415.6      0.48    1078.1      38.8 data_mem/c1/mem_w2/C1166/net22276
    0:02:23  249593.0      0.48    1078.1      38.7 inst_mem/N243            
    0:02:23  249739.4      0.48    1078.1      38.6 data_mem/N411            
    0:02:23  249935.6      0.48    1078.1      38.6 inst_mem/mem/m0/n610     
    0:02:23  250328.4      0.48    1078.1      38.5 inst_mem/mem/m3/n649     
    0:02:23  250721.2      0.48    1078.1      38.5 data_mem/mem/m2/n688     
    0:02:23  250889.2      0.48    1078.1      38.4 inst_mem/c0/mem_vl/C854/net150012
    0:02:23  250970.8      0.48    1078.1      38.4 inst_mem/U4/net40343     
    0:02:23  251159.0      0.48    1078.1      38.3 mainALU/n186             
    0:02:24  251219.6      0.48    1078.1      38.2 mainALU/shift/n155       
    0:02:24  251233.2      0.48    1078.1      38.2 inst_mem/c0/mem_w0/C1166/net21800
    0:02:24  251397.9      0.48    1078.1      38.1 inst_mem/c0/mem_w1/C1166/net21958
    0:02:24  251562.6      0.48    1078.1      38.0 inst_mem/c0/mem_w2/C1166/net22106
    0:02:24  251727.4      0.48    1078.1      37.9 inst_mem/c0/mem_w3/C1166/net22252
    0:02:24  251892.1      0.48    1078.1      37.8 inst_mem/c1/mem_w0/C1166/net22400
    0:02:24  252056.8      0.48    1078.1      37.7 inst_mem/c1/mem_w2/C1166/net21874
    0:02:24  252221.5      0.48    1078.1      37.5 inst_mem/c1/mem_w3/C1166/net22022
    0:02:24  252386.3      0.48    1078.1      37.4 data_mem/c0/mem_w0/C1166/net22168
    0:02:25  252551.0      0.48    1078.1      37.3 data_mem/c0/mem_w1/C1166/net22316
    0:02:25  252715.7      0.48    1078.1      37.2 data_mem/c0/mem_w2/C1166/net22463
    0:02:25  252880.4      0.48    1078.1      37.1 data_mem/c1/mem_w0/C1166/net21938
    0:02:25  253045.1      0.48    1078.1      37.0 data_mem/c1/mem_w1/C1166/net22084
    0:02:25  253209.9      0.48    1078.1      36.9 data_mem/c1/mem_w2/C1166/net22232
    0:02:25  253374.6      0.48    1078.1      36.8 data_mem/c1/mem_w3/C1166/net22378
    0:02:25  253506.0      0.48    1078.1      36.7 inst_mem/mem/m0/n708     
    0:02:25  253707.3      0.48    1078.1      36.6 data_mem/mem/m1/n602     
    0:02:25  253856.6      0.48    1078.1      36.5 regFile/regfile/read1data<10>
    0:02:25  253994.1      0.48    1078.1      36.5 pcALU/addlogic/cla/cla1/n9
    0:02:25  254106.7      0.48    1078.1      36.4 inst_mem/mem/m0/n609     
    0:02:26  254499.5      0.48    1078.1      36.4 inst_mem/mem/m3/n648     
    0:02:26  254892.3      0.48    1078.1      36.3 data_mem/mem/m2/n687     
    0:02:26  255147.6      0.48    1078.1      36.3 inst_mem/c1/mem_vl/C854/net148500
    0:02:26  255273.4      0.48    1078.1      36.3 inst_mem/mem/m0/n699     
    0:02:26  255330.2      0.48    1078.1      36.2 inst_mem/mem/m1/n744     
    0:02:26  255387.0      0.48    1078.1      36.2 inst_mem/mem/m3/n576     
    0:02:26  255443.7      0.48    1078.1      36.2 data_mem/mem/m0/n714     
    0:02:26  255500.5      0.48    1078.1      36.2 data_mem/mem/m1/n759     
    0:02:26  255557.3      0.48    1078.1      36.2 data_mem/mem/m3/n593     
    0:02:26  255636.2      0.48    1078.1      36.1 inst_mem/U4/net40276     
    0:02:27  255782.6      0.48    1078.1      36.1 inst_mem/c0/mem_dr/C191/net14212
    0:02:27  255817.8      0.48    1078.1      36.1 mainALU_branch/sA<8>     
    0:02:27  255852.5      0.48    1078.1      36.0 pcCtrl/plus2/addlogic/cla/cla2/net148273
    0:02:27  255905.1      0.48    1078.1      36.0 mainALU/shift/n217       
    0:02:27  255942.6      0.48    1078.1      36.0 mainALU/shift/n78        
    0:02:28  256087.2      0.48    1078.1      36.0 data_mem/U4/net26988     
    0:02:28  256240.1      0.48    1078.1      36.0 inst_mem/c0/mem_dr/C191/net14209
    0:02:28  256293.2      0.48    1078.1      35.9 mainALU/shift/net211032  
    0:02:28  256464.5      0.48    1078.1      35.9 inst_mem/c1/net149865    
    0:02:28  256561.6      0.48    1077.4      35.8 mainALU/shift/n60        
    0:02:29  256671.9      0.48    1077.4      35.8 mainALU/shift/net211031  
    0:02:29  256833.8      0.48    1077.4      35.7 mainALU/shift/net196833  
    0:02:30  256900.4      0.48    1077.4      35.7 pcCtrl/plus2/addlogic/cla/cla3/net148245
    0:02:30  256952.1      0.48    1077.4      35.7 regFile/regfile/net147850
    0:02:31  256992.0      0.48    1077.4      35.6 aluCtrl_branch/n4        
    0:02:31  257067.0      0.48    1077.4      35.6 inst_mem/c0/mem_tg/n57   
    0:02:31  257165.6      0.48    1077.4      35.5 inst_mem/c0/mem_tg/n111  
    0:02:31  257259.5      0.48    1077.4      35.4 inst_mem/c0/mem_tg/n163  
    0:02:31  257358.0      0.48    1077.2      35.3 inst_mem/c0/mem_tg/n214  
    0:02:32  257451.9      0.48    1077.0      35.2 inst_mem/c1/mem_tg/n67   
    0:02:32  257550.4      0.48    1077.0      35.2 inst_mem/c1/mem_tg/n121  
    0:02:32  257644.3      0.48    1077.0      35.1 inst_mem/c1/mem_tg/n172  
    0:02:32  257733.5      0.48    1077.0      35.0 data_mem/c0/mem_tg/n14   
    0:02:32  257832.0      0.48    1077.0      34.9 data_mem/c0/mem_tg/n74   
    0:02:32  257930.6      0.48    1077.0      34.8 data_mem/c0/mem_tg/n127  
    0:02:33  258029.1      0.48    1077.0      34.7 data_mem/c0/mem_tg/n178  
    0:02:33  258127.7      0.48    1077.0      34.7 data_mem/c1/mem_tg/n25   
    0:02:33  258226.2      0.48    1077.0      34.6 data_mem/c1/mem_tg/n85   
    0:02:33  258324.8      0.48    1077.0      34.5 data_mem/c1/mem_tg/n136  
    0:02:33  258423.3      0.48    1077.0      34.4 data_mem/c1/mem_tg/n188  
    0:02:34  258567.9      0.48    1077.0      34.3 mainALU/shift/n311       
    0:02:34  258594.2      0.48    1076.4      34.3 inst_mem/c0/mem_w0/n63   
    0:02:39  258599.3      0.48    1075.5      34.3 inst_mem/c1/mem_w0/n446  
    0:02:39  258612.0      0.48    1074.0      34.3 inst_mem/c1/mem_w0/n498  
    0:02:40  258624.7      0.48    1072.6      34.3 inst_mem/c1/mem_w0/n549  
    0:02:40  258629.8      0.48    1071.5      34.3 inst_mem/c1/mem_w1/n45   
    0:02:40  258631.2      0.48    1070.5      34.3 inst_mem/c1/mem_w1/n99   
    0:02:43  258633.6      0.48    1070.5      34.3 data_mem/c0/mem_w0/n24   
    0:02:43  258712.4      0.48    1069.4      34.2 data_mem/c0/mem_w0/n70   
    0:02:44  258781.9      0.48    1068.2      34.2 data_mem/c0/mem_w0/n117  
    0:02:44  258860.2      0.48    1067.4      34.1 data_mem/c0/mem_w0/n162  
    0:02:44  258929.7      0.48    1066.2      34.0 data_mem/c0/mem_w0/n483  
    0:02:44  259005.7      0.48    1065.4      34.0 data_mem/c0/mem_w0/n530  
    0:02:44  259084.6      0.48    1064.2      33.9 data_mem/c0/mem_w0/n573  
    0:02:44  259154.0      0.48    1063.0      33.9 data_mem/c0/mem_w1/n63   
    0:02:44  259232.4      0.48    1062.1      33.8 data_mem/c0/mem_w1/n108  
    0:02:44  259301.9      0.48    1060.7      33.7 data_mem/c0/mem_w1/n155  
    0:02:44  259377.9      0.48    1059.7      33.7 data_mem/c0/mem_w1/n205  
    0:02:44  259456.7      0.48    1058.2      33.6 data_mem/c0/mem_w1/n248  
    0:02:45  259526.2      0.48    1056.7      33.5 data_mem/c0/mem_w1/n292  
    0:02:45  259604.6      0.48    1055.7      33.5 data_mem/c0/mem_w1/n336  
    0:02:45  259674.0      0.48    1054.2      33.4 data_mem/c0/mem_w1/n380  
    0:02:45  259750.0      0.48    1053.2      33.4 data_mem/c0/mem_w1/n427  
    0:02:45  259828.9      0.48    1051.9      33.3 data_mem/c0/mem_w1/n471  
    0:02:45  259898.3      0.48    1050.7      33.2 data_mem/c0/mem_w1/n515  
    0:02:45  259976.7      0.48    1049.8      33.2 data_mem/c0/mem_w1/n558  
    0:02:45  260046.2      0.48    1048.6      33.1 data_mem/c0/mem_w2/n47   
    0:02:45  260122.2      0.48    1047.7      33.0 data_mem/c0/mem_w2/n97   
    0:02:45  260201.0      0.48    1046.4      33.0 data_mem/c0/mem_w2/n142  
    0:02:45  260270.5      0.48    1044.9      32.9 data_mem/c0/mem_w2/n190  
    0:02:46  260348.9      0.48    1043.9      32.9 data_mem/c0/mem_w2/n233  
    0:02:46  260418.3      0.48    1042.4      32.8 data_mem/c0/mem_w2/n277  
    0:02:46  260494.3      0.48    1041.5      32.7 data_mem/c0/mem_w2/n325  
    0:02:46  260573.2      0.48    1040.0      32.7 data_mem/c0/mem_w2/n368  
    0:02:46  260642.6      0.48    1038.5      32.6 data_mem/c0/mem_w2/n412  
    0:02:46  260721.0      0.48    1037.6      32.5 data_mem/c0/mem_w2/n455  
    0:02:46  260790.5      0.48    1036.3      32.5 data_mem/c0/mem_w2/n500  
    0:02:46  260866.5      0.48    1035.5      32.4 data_mem/c0/mem_w2/n547  
    0:02:46  260944.9      0.48    1034.7      32.3 data_mem/c0/mem_w3/n33   
    0:02:46  261029.3      0.48    1034.7      32.3 data_mem/c0/mem_w3/n82   
    0:02:46  261116.2      0.48    1034.6      32.2 data_mem/c0/mem_w3/n129  
    0:02:47  261205.3      0.48    1034.6      32.1 data_mem/c0/mem_w3/n452  
    0:02:47  261289.8      0.48    1034.6      32.1 data_mem/c0/mem_w3/n498  
    0:02:47  261379.0      0.48    1034.6      32.0 data_mem/c0/mem_w3/n544  
    0:02:47  261468.6      0.48    1034.2      31.9 data_mem/c1/mem_w0/n32   
    0:02:47  261537.6      0.48    1033.4      31.8 data_mem/c1/mem_w0/n80   
    0:02:47  261616.4      0.48    1032.2      31.8 data_mem/c1/mem_w0/n125  
    0:02:47  261685.9      0.48    1031.0      31.7 data_mem/c1/mem_w0/n447  
    0:02:47  261764.3      0.48    1030.2      31.7 data_mem/c1/mem_w0/n496  
    0:02:47  261843.1      0.48    1029.0      31.6 data_mem/c1/mem_w0/n539  
    0:02:47  261912.1      0.48    1028.2      31.5 data_mem/c1/mem_w1/n26   
    0:02:47  261990.9      0.48    1026.9      31.5 data_mem/c1/mem_w1/n72   
    0:02:48  262060.4      0.48    1025.6      31.4 data_mem/c1/mem_w1/n119  
    0:02:48  262136.4      0.48    1024.7      31.3 data_mem/c1/mem_w1/n170  
    0:02:48  262215.3      0.48    1023.2      31.3 data_mem/c1/mem_w1/n214  
    0:02:48  262284.7      0.48    1021.7      31.2 data_mem/c1/mem_w1/n258  
    0:02:48  262363.1      0.48    1020.7      31.1 data_mem/c1/mem_w1/n301  
    0:02:48  262432.6      0.48    1019.2      31.1 data_mem/c1/mem_w1/n346  
    0:02:48  262508.6      0.48    1018.2      31.0 data_mem/c1/mem_w1/n393  
    0:02:48  262587.4      0.48    1016.7      31.0 data_mem/c1/mem_w1/n436  
    0:02:48  262656.9      0.48    1015.5      30.9 data_mem/c1/mem_w1/n481  
    0:02:48  262735.3      0.48    1014.7      30.8 data_mem/c1/mem_w1/n524  
    0:02:48  262804.7      0.48    1013.4      30.8 data_mem/c1/mem_w1/n568  
    0:02:49  262880.7      0.48    1012.6      30.7 data_mem/c1/mem_w2/n61   
    0:02:49  262959.6      0.48    1011.3      30.6 data_mem/c1/mem_w2/n106  
    0:02:49  263029.0      0.48    1009.9      30.6 data_mem/c1/mem_w2/n153  
    0:02:49  263107.4      0.48    1008.9      30.5 data_mem/c1/mem_w2/n199  
    0:02:49  263176.9      0.48    1007.4      30.5 data_mem/c1/mem_w2/n243  
    0:02:49  263252.9      0.48    1006.4      30.4 data_mem/c1/mem_w2/n290  
    0:02:49  263331.7      0.48    1004.9      30.3 data_mem/c1/mem_w2/n334  
    0:02:49  263401.2      0.48    1003.5      30.3 data_mem/c1/mem_w2/n378  
    0:02:49  263479.6      0.48    1002.5      30.2 data_mem/c1/mem_w2/n421  
    0:02:49  263549.0      0.48    1001.1      30.1 data_mem/c1/mem_w2/n466  
    0:02:49  263625.0      0.48    1000.3      30.1 data_mem/c1/mem_w2/n513  
    0:02:49  263703.9      0.48     999.1      30.0 data_mem/c1/mem_w2/n556  
    0:02:50  263756.5      0.48     998.4      30.0 data_mem/c1/mem_w3/n45   
    0:02:50  263846.6      0.48     998.0      29.9 data_mem/c1/mem_w3/n93   
    0:02:50  263937.1      0.48     997.3      29.8 data_mem/c1/mem_w3/n141  
    0:02:50  264023.0      0.48     996.6      29.7 data_mem/c1/mem_w3/n464  
    0:02:50  264113.1      0.48     996.2      29.7 data_mem/c1/mem_w3/n510  
    0:02:50  264203.7      0.48     995.5      29.6 data_mem/c1/mem_w3/n555  
    0:02:51  264253.9      0.48     995.2      29.6 data_mem/mem/m0/n240     
    0:02:51  264263.3      0.48     995.2      29.5 data_mem/mem/m0/n293     
    0:02:51  264271.7      0.48     994.2      29.5 data_mem/mem/m0/n341     
    0:02:51  264280.7      0.48     993.8      29.5 data_mem/mem/m0/n390     
    0:02:51  264332.3      0.48     993.7      29.5 data_mem/mem/m0/n440     
    0:02:51  264376.9      0.48     993.6      29.5 data_mem/mem/m0/n490     
    0:02:51  264454.3      0.48     993.5      29.4 data_mem/mem/m0/n539     
    0:02:52  264500.8      0.48     993.3      29.3 data_mem/mem/m2/n240     
    0:02:52  264510.1      0.48     993.3      29.3 data_mem/mem/m2/n293     
    0:02:52  264520.9      0.48     992.3      29.3 data_mem/mem/m2/n352     
    0:02:52  264541.6      0.48     991.7      29.3 data_mem/mem/m2/n397     
    0:02:52  264583.4      0.48     991.2      29.3 data_mem/mem/m2/n451     
    0:02:52  264595.1      0.48     991.2      29.3 data_mem/mem/m2/n499     
    0:02:52  264686.1      0.48     991.1      29.2 data_mem/mem/m2/n548     
    0:02:52  264721.3      0.48     990.9      29.2 data_mem/mem/m3/n273     
    0:02:52  264732.1      0.48     989.9      29.2 data_mem/mem/m3/n322     
    0:02:52  264741.0      0.48     989.4      29.2 data_mem/mem/m3/n371     
    0:02:52  264775.8      0.48     988.9      29.1 data_mem/mem/m3/n416     
    0:02:52  264803.9      0.48     988.8      29.1 data_mem/mem/m3/n470     
    0:02:52  264848.5      0.48     988.7      29.1 data_mem/mem/m3/n519     
    0:02:52  264950.8      0.48     988.6      29.0 inst_mem/n180            
    0:02:52  265101.0      0.48     988.6      28.9 data_mem/net147277       
    0:02:52  265159.7      0.48     988.6      28.9 regFile/regfile/n244     
    0:02:53  265265.2      0.48     988.6      28.8 regFile/regfile/n286     
    0:02:53  265366.6      0.48     988.6      28.7 regFile/regfile/n333     
    0:02:53  265428.1      0.48     988.6      28.7 mainALU/shift/n209       
    0:02:53  265476.4      0.48     988.6      28.7 mainALU/n176             
    0:02:53  265610.7      0.48     988.6      28.7 mainALU/shift/net226908  
    0:02:53  265638.8      0.48     988.6      28.7 pcCtrl/plus2/addlogic/cla/cla1/net194984
    0:02:55  265697.9      0.48     982.3      28.6 data_mem/mem/m0/reg2[8]/N3
    0:02:55  265703.1      0.48     982.3      28.6 data_mem/c0/mem_tg/N17   
    0:02:55  265914.8      0.48     982.3      28.5 inst_mem/c0/mem_w1/N32   
    0:02:55  266131.6      0.48     982.3      28.5 inst_mem/c1/mem_w0/N26   
    0:02:55  266348.4      0.48     982.3      28.4 inst_mem/c1/mem_w3/N20   
    0:02:55  266565.2      0.48     982.3      28.3 data_mem/c0/mem_w1/N30   
    0:02:55  266782.0      0.48     982.3      28.2 data_mem/c1/mem_w0/N24   
    0:02:55  266998.8      0.48     982.3      28.1 data_mem/c1/mem_w3/N18   
    0:02:56  267085.2      0.48     982.3      28.0 pcALU/addlogic/n21       
    0:02:56  267113.8      0.48     982.3      28.0 readEnOps/net192923      
    0:02:57  267120.4      0.48     981.7      28.0 data_mem/c0/mem_tg/net146584
    0:02:57  267151.4      0.48     979.7      28.0 pcCtrl/plus2/addlogic/net194628
    0:02:57  267209.1      0.48     979.7      27.9 inst_mem/mem/m1/net204413
    0:02:57  267268.2      0.48     979.7      27.9 inst_mem/mem/m2/net204634
    0:02:57  267327.4      0.48     979.7      27.8 inst_mem/mem/m3/net210412
    0:02:57  267386.5      0.48     979.7      27.7 data_mem/mem/m1/net204940
    0:02:57  267445.6      0.48     979.7      27.7 data_mem/mem/m2/net205161
    0:02:57  267504.7      0.48     979.7      27.6 data_mem/mem/m3/net210939
    0:02:57  267526.8      0.48     979.7      27.6 data_mem/net196227       
    0:02:58  267561.5      0.48     979.7      27.6 mainALU/shift/n138       
    0:02:58  267581.2      0.48     974.5      27.6 inst_mem/c0/mem_w3/net150943
    0:02:59  267590.6      0.48     970.9      27.6 data_mem/mem/m2/n555     
    0:03:00  267601.9      0.48     967.4      27.6 mainALU/shift/n122       
    0:03:00  267661.0      0.48     967.4      27.5 mainALU/n101             
    0:03:01  267683.1      0.48     967.4      27.5 inst_mem/c1/mem_tg/C451/net165193
    0:03:01  267676.0      0.48     967.4      27.5 readEnOps/N99            
    0:03:02  267724.4      0.48     967.4      27.4 data_mem/N434            
    0:03:02  267740.3      0.48     967.4      27.4 data_mem/N458            
    0:03:02  267757.7      0.48     967.4      27.4 aluA<4>                  
    0:03:02  268020.5      0.48     967.4      27.1 net152289                
    0:03:02  268061.3      0.48     967.4      27.0 net152287                
    0:03:02  268094.7      0.48     967.4      27.0 n827                     
    0:03:02  268140.7      0.48     967.4      27.0 net151543                
    0:03:02  268213.9      0.48     967.4      26.9 net151737                
    0:03:02  268295.1      0.48     967.3      26.9 net151710                
    0:03:02  268384.7      0.48     967.2      26.8 net152006                
    0:03:03  268476.2      0.48     967.2      26.8 net152076                
    0:03:03  268518.4      0.48     967.2      26.7 net195053                
    0:03:03  268541.9      0.48     967.2      26.7 net151517                
    0:03:03  268586.5      0.48     967.2      26.7 net231657                
    0:03:03  268623.6      0.48     967.1      26.7 net151629                
    0:03:04  268624.5      0.48     967.1      26.7 pcCtrl/net196218         
    0:03:04  268636.7      0.48     967.1      26.6 data_mem/net147302       
    0:03:04  268640.9      0.48     965.9      26.6 data_mem/mem/m2/n556     
    0:03:07  268640.9      0.48     965.9      26.6 inst_mem/net151406       
    0:03:07  268643.7      0.48     965.9      26.6 data_mem/c1/mem_vl/C854/net144689
    0:03:08  268649.4      0.48     965.9      26.6 mainALU_branch/CLA/cla4/net147540
    0:03:09  268652.2      0.48     965.9      26.6 inst_mem/c0/mem_vl/C854/net150379
    0:03:09  268683.2      0.48     965.9      26.6 inst_mem/c1/mem_vl/C854/net148654
    0:03:09  268687.9      0.48     965.9      26.6 regFile/regfile/net147982
    0:03:10  268693.5      0.48     965.7      26.6 inst_mem/c0/mem_w0/n117  
    0:03:10  268694.9      0.48     965.0      26.6 inst_mem/c0/mem_w0/n446  
    0:03:10  268696.3      0.48     964.3      26.6 inst_mem/c0/mem_w0/n498  
    0:03:10  268697.7      0.48     963.5      26.6 inst_mem/c0/mem_w0/n549  
    0:03:19  268700.5      0.48     963.3      26.6 data_mem/mem/m3/n391     
    0:03:19  268707.6      0.48     963.3      26.6 data_mem/mem/m3/n509     
    0:03:19  268717.0      0.48     963.3      26.6 pcCtrl/plus2/addlogic/cla/cla3/net148231
    0:03:19  268722.6      0.48     963.3      26.6 inst_mem/c1/mem_vl/C854/net148589
    0:03:20  268797.7      0.48     963.3      26.6 mainALU/n126             
    0:03:20  268911.2      0.48     963.3      26.6 inst_mem/net151365       
    0:03:20  269009.3      0.48     963.3      26.6 opCtrl/n26               
    0:03:20  269086.8      0.48     963.3      26.6 inst_mem/c0/mem_w0/C1166/net22231
    0:03:20  269226.1      0.48     963.3      26.6 inst_mem/c0/mem_w2/C1166/net22021
    0:03:20  269365.5      0.48     963.3      26.6 inst_mem/c1/mem_w0/C1166/net21799
    0:03:20  269504.9      0.48     963.3      26.6 inst_mem/c1/mem_w1/C1166/net22273
    0:03:20  269644.3      0.48     963.3      26.5 inst_mem/c1/mem_w3/C1166/net22063
    0:03:20  269783.7      0.48     963.3      26.5 data_mem/c0/mem_w1/C1166/net21853
    0:03:20  269923.1      0.48     963.3      26.5 data_mem/c0/mem_w2/C1166/net22315
    0:03:20  270062.4      0.48     963.3      26.5 data_mem/c1/mem_w0/C1166/net22105
    0:03:20  270201.8      0.48     963.3      26.5 data_mem/c1/mem_w2/C1166/net21895
    0:03:20  270341.2      0.48     963.3      26.5 data_mem/c1/mem_w3/C1166/net22357
    0:03:21  270356.7      0.48     963.3      26.5 inst_mem/U4/net40371     
    0:03:21  270423.8      0.48     963.3      26.5 inst_mem/c0/n42          
    0:03:21  270563.2      0.48     963.3      26.5 data_mem/c0/n32          
    0:03:21  270702.6      0.48     963.3      26.5 data_mem/c1/n54          
    0:03:22  270704.4      0.48     962.0      26.5 data_mem/mem/m3/reg2[8]/N3
    0:03:23  270705.8      0.48     962.0      26.5 data_mem/mem/m2/net231112
    0:03:24  270696.5      0.48     944.9      26.5 inst_mem/c0/mem_w0/net150983
    0:03:24  270698.3      0.48     935.4      26.5 inst_mem/c0/mem_w0/net151002
    0:03:28  270696.9      0.48     935.4      26.5 net151496                
    0:03:28  270695.1      0.48     935.4      26.5 net151560                
    0:03:28  270699.7      0.48     935.4      26.5 net152063                
    0:03:29  270708.2      0.48     934.8      26.5 pc[14]/state_reg/D       
    0:03:29  270706.8      0.48     933.8      26.5 pc[14]/state_reg/D       
    0:03:29  270723.2      0.47     932.3      26.5 pc[14]/state_reg/D       
    0:03:29  270732.6      0.47     929.5      26.5 pc[14]/state_reg/D       
    0:03:30  270754.7      0.47     928.0      26.5 pc[14]/state_reg/D       
    0:03:30  270756.1      0.47     928.0      26.5 pc[14]/state_reg/D       
    0:03:30  270757.5      0.47     927.2      26.5 pc[14]/state_reg/D       
    0:03:30  270763.1      0.47     922.0      26.5 pc[14]/state_reg/D       
    0:03:31  270769.2      0.47     921.1      26.5 pc[14]/state_reg/D       
    0:03:31  270769.2      0.47     920.8      26.5 pc[14]/state_reg/D       
    0:03:32  270771.5      0.47     920.8      26.5 pcALU/addlogic/B<9>      
    0:03:32  270780.9      0.47     920.8      26.5 pcCtrl/plus2/Out<14>     
    0:03:32  270782.8      0.47     920.8      26.5 pcCtrl/plus2/Out<1>      
    0:03:32  270784.2      0.47     920.8      26.5 mainALU_branch/CLA/cla3/g0
    0:03:32  270789.4      0.47     920.8      26.5 inst_mem/c1/mem_tg/C451/net149079
    0:03:34  270791.3      0.47     920.8      26.5 inst_mem/c1/mem_vl/C854/net148711
    0:03:35  270794.1      0.47     920.8      26.5 inst_mem/c0/mem_vl/C854/net150109
    0:03:35  270796.9      0.47     920.7      26.5 inst_mem/c1/mem_tg/C451/net148967
    0:03:36  270798.8      0.47     897.3      26.5 data_mem/c0/net147246    
    0:03:36  270800.2      0.47     884.7      26.4 inst_mem/c0/mem_tg/net195308
    0:03:36  270802.5      0.47     884.7      26.4 inst_mem/c1/mem_tg/C451/net149097
    0:03:36  270804.9      0.47     884.7      26.4 extend/net147835         
    0:03:37  270805.3      0.47     884.6      26.4 inst_mem/c0/mem_w1/n45   
    0:03:37  270807.2      0.47     884.5      26.4 inst_mem/c0/mem_w1/n117  
    0:03:45  270810.5      0.47     884.4      26.4 inst_mem/c1/mem_vl/C854/net148929
    0:03:48  270811.0      0.47     876.2      26.4 data_mem/c1/mem_tg/net145294
    0:03:48  270809.1      0.47     872.2      26.4 inst_mem/U4/net40315     
    0:03:48  270802.5      0.47     840.0      26.4 data_mem/c0/net147246    
    0:03:52  270804.4      0.47     833.9      26.4 dataRW_final             
    0:03:52  270803.9      0.47     833.9      26.4 net151717                
    0:03:55  270804.4      0.47     833.8      26.4 inst_mem/c0/mem_w1/n153  
    0:04:03  270808.2      0.48     833.3      26.4 pc[11]/state_reg/D       
    0:04:06  270808.6      0.48     833.2      26.4 inst_mem/c0/mem_w1/n258  
    0:04:06  270812.4      0.48     832.3      26.4 inst_mem/c0/mem_w1/n395  
    0:04:13  270815.7      0.48     832.1      26.4 pcALU/addlogic/cla/cla2/pfa3/InB
    0:04:13  270818.0      0.48     832.1      26.4 pcCtrl/plus2/Out<6>      
    0:04:13  270826.0      0.53     832.2      26.4 pcCtrl/plus2/Out<12>     
    0:04:13  270875.3      0.57     832.6      26.3 pcCtrl/net165354         
    0:04:14  270928.8      0.66     877.2      26.2 mainALU_branch/net147668 
    0:04:14  270942.4      0.66     892.3      26.2 inst_mem/c1/mem_tg/C451/net148991
    0:04:14  270951.8      0.69    1011.1      26.2 data_mem/c0/net147259    
    0:04:15  270978.0      0.79    1104.2      26.2 inst_mem/c1/mem_tg/C451/net149087
    0:04:16  270985.1      0.79    1104.2      26.2 mainALU_branch/net147647 
    0:04:16  270989.3      0.79    1104.2      26.2 inst_mem/c1/mem_vl/N28   
    0:04:16  270991.6      0.79    1104.2      26.2 inst_mem/c0/validbit     
    0:04:16  271048.0      0.84    1195.3      26.1 inst_mem/net151398       
    0:04:17  271120.2      0.84    1195.4      26.0 mainALU_branch/CLA/cla4/net147544
    0:04:17  271179.4      0.90    1420.4      26.0 mainALU_branch/CLA/cla1/net147617
    0:04:17  271184.1      0.93    1420.9      26.0 pcCtrl/plus2/addlogic/cla/cla4/n3
    0:04:17  271209.9      0.93    1420.9      25.9 inst_mem/c0/mem_tg/net150636
    0:04:17  271244.1      0.98    1485.8      25.9 pcCtrl/plus2/addlogic/net148296
    0:04:18  271273.7      0.98    1485.8      25.9 inst_mem/c0/mem_vl/C854/net150247
    0:04:18  271302.3      1.01    1486.3      25.9 inst_mem/c1/mem_vl/C854/net148615
    0:04:18  271325.8      1.01    1503.3      25.9 inst_mem/c0/mem_vl/C854/net150091
    0:04:18  271372.7      1.04    1505.6      25.8 inst_mem/c1/mem_vl/C854/net148812
    0:04:18  271384.5      1.04    1505.6      25.8 regFile/regfile/net147876
    0:04:18  271453.0      1.13    1507.2      25.8 data_mem/c1/mem_vl/C854/net144831
    0:04:18  271462.4      1.13    1507.2      25.7 inst_mem/c0/mem_w0/n61   
    0:04:18  271481.1      1.13    1507.2      25.7 inst_mem/c0/mem_w0/n133  
    0:04:19  271499.9      1.13    1507.2      25.7 inst_mem/c0/mem_w0/n479  
    0:04:19  271518.7      1.13    1507.3      25.7 inst_mem/c0/mem_w0/n547  
    0:04:19  271540.3      1.13    1506.7      25.7 inst_mem/c0/mem_w1/n61   
    0:04:19  271559.0      1.13    1506.7      25.7 inst_mem/c0/mem_w1/n133  
    0:04:19  271577.8      1.13    1506.7      25.6 inst_mem/c0/mem_w1/n205  
    0:04:19  271596.6      1.13    1506.7      25.6 inst_mem/c0/mem_w1/n273  
    0:04:19  271615.3      1.13    1506.7      25.6 inst_mem/c0/mem_w1/n342  
    0:04:19  271634.1      1.13    1506.7      25.6 inst_mem/c0/mem_w1/n410  
    0:04:20  271677.3      1.13    1505.5      25.6 inst_mem/c0/mem_w1/n464  
    0:04:20  271762.2      1.13    1503.9      25.5 inst_mem/c0/mem_w1/n515  
    0:04:20  271843.9      1.13    1502.7      25.4 inst_mem/c0/mem_w1/n564  
    0:04:20  271907.7      1.13    1501.0      25.4 inst_mem/c0/mem_w2/n61   
    0:04:20  271979.5      1.13    1499.8      25.3 inst_mem/c0/mem_w2/n116  
    0:04:20  272050.9      1.13    1498.0      25.3 inst_mem/c0/mem_w2/n172  
    0:04:20  272122.7      1.13    1496.8      25.2 inst_mem/c0/mem_w2/n224  
    0:04:20  272194.5      1.13    1495.5      25.1 inst_mem/c0/mem_w2/n276  
    0:04:21  272266.3      1.13    1494.2      25.1 inst_mem/c0/mem_w2/n329  
    0:04:21  272338.1      1.13    1493.0      25.0 inst_mem/c0/mem_w2/n381  
    0:04:21  272409.9      1.13    1491.7      25.0 inst_mem/c0/mem_w2/n433  
    0:04:21  272474.2      1.13    1490.5      24.9 inst_mem/c0/mem_w2/n484  
    0:04:21  272555.4      1.13    1488.8      24.8 inst_mem/c0/mem_w2/n533  
    0:04:21  272638.9      1.13    1487.4      24.8 inst_mem/c0/mem_w3/n27   
    0:04:21  272727.1      1.13    1486.0      24.7 inst_mem/c0/mem_w3/n82   
    0:04:21  272815.3      1.13    1484.7      24.6 inst_mem/c0/mem_w3/n137  
    0:04:22  272903.6      1.13    1483.3      24.6 inst_mem/c0/mem_w3/n467  
    0:04:22  272991.8      1.13    1482.0      24.5 inst_mem/c0/mem_w3/n519  
    0:04:22  273080.0      1.13    1480.6      24.4 inst_mem/c0/mem_w3/n571  
    0:04:22  273106.8      1.13    1478.7      24.4 inst_mem/c1/mem_w0/n79   
    0:04:22  273133.1      1.13    1475.9      24.4 inst_mem/c1/mem_w0/n151  
    0:04:22  273153.7      1.13    1475.2      24.4 inst_mem/c1/mem_w0/n496  
    0:04:22  273172.5      1.13    1475.3      24.3 inst_mem/c1/mem_w0/n564  
    0:04:22  273179.1      1.13    1475.1      24.3 inst_mem/c1/mem_w1/n81   
    0:04:22  273188.0      1.13    1474.4      24.3 inst_mem/c1/mem_w1/n165  
    0:04:23  273194.5      1.13    1473.7      24.3 inst_mem/c1/mem_w1/n444  
    0:04:23  273220.8      1.13    1470.9      24.3 inst_mem/c1/mem_w1/n513  
    0:04:23  273247.1      1.13    1468.1      24.3 inst_mem/c1/mem_w2/n57   
    0:04:23  273260.2      1.13    1466.8      24.3 inst_mem/c1/mem_w2/n129  
    0:04:24  273273.4      1.13    1465.4      24.3 inst_mem/c1/mem_w2/n444  
    0:04:24  273299.7      1.13    1462.6      24.3 inst_mem/c1/mem_w2/n513  
    0:04:24  273325.9      1.13    1459.8      24.2 inst_mem/c1/mem_w3/n24   
    0:04:24  273414.2      1.13    1458.2      24.2 inst_mem/c1/mem_w3/n80   
    0:04:24  273500.5      1.13    1455.9      24.1 inst_mem/c1/mem_w3/n135  
    0:04:24  273588.8      1.13    1454.2      24.0 inst_mem/c1/mem_w3/n464  
    0:04:25  273677.0      1.13    1452.4      23.9 inst_mem/c1/mem_w3/n516  
    0:04:25  273765.2      1.13    1450.7      23.9 inst_mem/c1/mem_w3/n568  
    0:04:26  273782.1      1.13    1450.4      23.9 data_mem/c1/mem_w3/n27   
    0:04:27  273805.6      1.13    1449.6      23.8 inst_mem/net151399       
    0:04:28  273881.1      1.13    1449.7      23.8 mainALU_branch/CLA/cla2/net147588
    0:04:28  273914.0      1.16    1450.1      23.8 mainALU_branch/net147641 
    0:04:28  273953.4      1.21    1450.8      23.7 mainALU_branch/net147667 
    0:04:28  274011.6      1.21    1587.8      23.7 inst_mem/c1/mem_tg/C451/net149018
    0:04:29  274039.8      1.21    1587.8      23.7 regFile/regfile/reg0/outp[0]/N3
    0:04:29  274157.1      1.21    1585.4      23.6 regFile/regfile/reg3/outp[2]/N3
    0:04:29  274274.4      1.21    1583.0      23.5 regFile/regfile/reg6/outp[4]/N3
    0:04:30  274340.1      1.21    1581.7      23.5 mainALU_branch/CLA/cla1/pfa4/net194744
    0:04:30  274351.4      1.21    1581.7      23.5 regFile/regfile/net147849
    0:04:31  274388.9      1.21    1583.6      23.5 mainALU_branch/CLA/cla2/pfa2/P
    0:04:31  274475.3      1.24    1584.1      23.4 inst_mem/c0/mem_vl/C854/net150178
    0:04:32  274564.4      1.24    1584.1      23.3 inst_mem/c1/mem_vl/C854/net148561
    0:04:32  274620.3      1.24    1881.7      23.3 data_mem/net199754       
    0:04:33  274657.4      1.24    1941.9      23.2 inst_mem/net151481       
    0:04:33  274670.5      1.24    1941.9      23.2 regFile/regfile/read1data<3>
    0:04:34  274689.3      1.24    1941.9      23.2 mainALU_branch/CLA/cla2/pfa1/G
    0:04:34  274717.9      1.30    1942.9      23.2 mainALU_branch/CLA/cla2/net147592
    0:04:34  274718.8      1.30    1941.8      23.2 inst_mem/c1/mem_dr/n10   
    0:04:34  274719.3      1.30    1941.7      23.2 data_mem/c0/mem_dr/n10   
    0:04:35  274729.2      1.30    1941.6      23.2 regFile/regfile/read1data<15>
    0:04:35  274913.1      1.30    1941.6      23.2 regFile/regfile/read2data<14>
    0:04:36  275102.7      1.30    1941.6      23.1 data_mem/N487            
    0:04:36  275125.7      1.30    1941.6      23.1 net151821                
    0:04:36  275140.3      1.30    1941.6      23.1 net151696                
    0:04:36  275196.1      1.30    1941.7      23.0 net152097                
    0:04:36  275236.0      1.30    1941.7      23.0 net151905                
    0:04:36  275254.8      1.30    1941.7      23.0 N57                      
    0:04:37  275259.5      1.30    1941.7      23.0 net151825                
    0:04:37  275296.1      1.30    1941.7      23.0 net260953                
    0:04:37  275313.0      1.30    1941.7      23.0 net151793                
    0:04:37  275349.6      1.28    1941.4      22.9 pc[11]/state_reg/D       
    0:04:37  275339.2      1.22    1939.9      22.9 pc[14]/state_reg/D       
    0:04:37  275333.6      1.19    1939.3      22.9 pc[14]/state_reg/D       
    0:04:37  275325.6      1.11    1938.0      22.9 pc[14]/state_reg/D       
    0:04:37  275331.3      1.09    1937.6      22.9 pc[11]/state_reg/D       
    0:04:38  275325.6      1.08    1937.4      22.9 pc[11]/state_reg/D       
    0:04:38  275317.2      1.07    1938.7      22.9 pc[11]/state_reg/D       
    0:04:38  275313.4      1.06    1938.6      22.9 pc[11]/state_reg/D       
    0:04:38  275320.5      1.05    1855.9      22.9 pc[11]/state_reg/D       
    0:04:38  275315.8      1.04    1855.8      22.9 pc[11]/state_reg/D       
    0:04:38  275315.8      1.03    1898.7      22.9 pc[14]/state_reg/D       
    0:04:38  275327.5      1.02    1898.5      22.9 pc[14]/state_reg/D       
    0:04:38  275330.8      1.01    1898.4      22.9 pc[14]/state_reg/D       
    0:04:38  275330.8      1.01    1898.3      22.9 pc[14]/state_reg/D       
    0:04:39  275325.6      1.00    1878.7      22.9 pc[14]/state_reg/D       
    0:04:39  275323.8      1.00    1872.4      22.9 pc[14]/state_reg/D       
    0:04:39  275322.3      0.99    1872.3      22.9 pc[14]/state_reg/D       
    0:04:39  275324.7      0.99    1872.3      22.9 pc[14]/state_reg/D       
    0:04:39  275327.0      0.99    1865.2      22.9 pc[14]/state_reg/D       
    0:04:39  275322.3      0.99    1859.4      22.9 pc[14]/state_reg/D       
    0:04:39  275322.3      0.99    1859.4      22.9 pc[14]/state_reg/D       
    0:04:39  275317.7      0.98    1847.2      22.9 pc[14]/state_reg/D       
    0:04:39  275314.4      0.97    1811.2      22.9 pc[14]/state_reg/D       
    0:04:39  275310.6      0.97    1808.2      22.9 pc[14]/state_reg/D       
    0:04:39  275314.8      0.97    1805.0      22.9 pc[14]/state_reg/D       
    0:04:40  275314.4      0.97    1804.9      22.9 pc[14]/state_reg/D       
    0:04:40  275312.0      0.96    1804.9      22.9 pc[14]/state_reg/D       
    0:04:40  275312.0      0.96    1804.9      22.9 pc[14]/state_reg/D       
    0:04:40  275323.3      0.96    1746.9      22.9 pc[14]/state_reg/D       
    0:04:40  275317.2      0.96    1798.1      22.9 pc[14]/state_reg/D       
    0:04:40  275316.2      0.95    1782.9      22.9 pc[14]/state_reg/D       
    0:04:40  275312.5      0.95    1782.9      22.9 pc[14]/state_reg/D       
    0:04:40  275316.2      0.95    1782.7      22.9 pc[14]/state_reg/D       
    0:04:40  275315.8      0.95    1782.7      22.9 pc[14]/state_reg/D       
    0:04:40  275315.8      0.95    1782.7      22.9 pc[14]/state_reg/D       
    0:04:43  275315.8      0.95    1769.2      22.9 inst_mem/c0/mem_tg/C451/net150514
    0:04:50  275322.8      0.95    1769.2      22.9 regFile/regfile/n235     
    0:04:51  275329.4      0.96    1769.4      22.9 inst_mem/c0/mem_vl/net204153
    0:04:53  275331.3      0.96    1769.4      22.9 inst_mem/c0/mem_vl/C854/net150267
    0:04:55  275336.9      1.02    1770.4      22.9 mainALU_branch/CLA/cla2/net147585
    0:04:56  275338.3      1.02    1770.4      22.9 mainALU_branch/net195359 
    0:04:57  275340.2      1.02    1769.3      22.9 pcCtrl/net148388         
    0:04:57  275338.3      1.02    1769.3      22.9 net231863                
    0:04:57  275344.9      1.01    1769.3      22.9 pc[14]/state_reg/D       
    0:04:58  275342.1      1.00    1769.1      22.9 pc[14]/state_reg/D       
    0:04:58  275341.6      0.97    1768.5      22.9 pc[14]/state_reg/D       
    0:04:58  275334.1      0.96    1761.7      22.9 pc[14]/state_reg/D       
    0:04:58  275336.9      0.96    1761.7      22.9 pc[14]/state_reg/D       
    0:04:58  275333.1      0.96    1700.9      22.9 pc[14]/state_reg/D       
    0:04:58  275335.5      0.96    1700.2      22.9 pc[14]/state_reg/D       
    0:04:59  275336.9      0.96    1700.2      22.9                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:59  275336.9      0.96    1700.2      22.9                          
    0:04:59  275336.9      0.96    1700.2      22.9                          
    0:05:03  268669.1      0.96    1611.2      22.8                          
    0:05:04  263828.3      0.96    1453.6      22.8                          
    0:05:05  261567.2      0.96    1452.7      22.8                          
    0:05:06  260927.5      0.96    1452.6      22.8                          
    0:05:07  260446.9      0.96    1452.6      22.8                          
    0:05:08  260032.1      0.96    1452.7      22.8                          
    0:05:09  259688.6      0.96    1452.7      22.8                          
    0:05:10  259385.9      0.96    1452.6      22.8                          
    0:05:10  259199.5      0.96    1452.8      22.8                          
    0:05:11  259085.0      0.96    1460.6      22.8                          
    0:05:12  258997.7      0.96    1473.9      22.8                          
    0:05:12  258910.5      0.96    1489.6      22.8                          
    0:05:13  258821.3      0.96    1485.3      22.8                          
    0:05:14  258730.7      0.96    1497.3      22.8                          
    0:05:15  258650.5      0.96    1511.9      22.8                          
    0:05:15  258577.3      0.96    1507.7      22.8                          
    0:05:15  258577.3      0.96    1507.7      22.8                          
    0:05:16  258577.3      0.96    1507.7      22.8                          
    0:05:17  258111.2      0.97    1571.3      22.8                          
    0:05:18  258093.4      0.97    1571.3      22.8                          
    0:05:18  258093.4      0.97    1571.3      22.8                          
    0:05:18  258093.4      0.97    1571.3      22.8                          
    0:05:18  258093.4      0.97    1571.3      22.8                          
    0:05:18  258093.4      0.97    1571.3      22.8                          
    0:05:18  258093.4      0.97    1571.3      22.8                          
    0:05:18  258096.2      0.96    1571.1      22.8 pc[14]/state_reg/D       
    0:05:18  258098.1      0.96    1571.0      22.8 pc[14]/state_reg/D       
    0:05:18  258097.2      0.96    1571.0      22.8 pc[14]/state_reg/D       
    0:05:18  258095.8      0.96    1571.0      22.8                          
    0:05:18  258098.6      0.96    1569.6      22.8                          
    0:05:18  258116.4      0.96    1564.8      22.8                          
    0:05:18  258127.2      0.96    1561.9      22.8                          
    0:05:19  258133.8      0.96    1558.0      22.8                          
    0:05:19  258137.1      0.96    1554.4      22.8                          
    0:05:19  258141.3      0.96    1551.5      22.8                          
    0:05:19  258146.9      0.96    1548.2      22.8                          
    0:05:19  258150.2      0.96    1545.9      22.8                          
    0:05:19  258162.9      0.96    1541.5      22.8                          
    0:05:19  258166.6      0.96    1539.3      22.8                          
    0:05:19  258192.0      0.96    1532.5      22.8                          
    0:05:19  258192.4      0.96    1531.8      22.8                          
    0:05:19  258174.1      0.96    1531.8      22.8                          
    0:05:20  258154.4      0.96    1531.5      22.8 pc[14]/state_reg/D       
    0:05:20  258157.2      0.96    1531.5      22.8 pc[14]/state_reg/D       
    0:05:20  258155.4      0.96    1531.5      22.8 pc[14]/state_reg/D       
    0:05:21  258158.2      0.96    1531.5      22.8                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'proc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'regFile/regfile/reg2/outp[0]/clk': 13005 load(s), 1 driver(s)
1
check_design -summary
 
****************************************
check_design summary:
Version:     L-2016.03-SP4-1
Date:        Tue May  9 16:21:47 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    214
    Unconnected ports (LINT-28)                                   201
    Constant outputs (LINT-52)                                     13

Cells                                                             263
    Cells do not drive (LINT-1)                                     1
    Connected to power or ground (LINT-32)                        209
    Nets connected to multiple pins on same cell (LINT-33)         53

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
proc.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/j/o/joanne/private/CS552/final_demo/synth/proc.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module proc using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
proc.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/proc.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Thank you...
