#include <stdio.h>
#include <config.h>

#define APLL 1
#define MPLL 2

#define out_error(fmt,y...) do{						\
		printf("#error "fmt,##y);				\
		printf("please check %s %d\n", __FILE__ ,__LINE__);	\
	}while(0)
#define out_warn(fmt,y...) printf("/* "fmt "*/\n\n",##y)



/* #define CONFIG_SYS_APLL_FREQ		1104000000	/\*If APLL not use mast be set 0*\/ */
/* #define CONFIG_SYS_MPLL_FREQ		600000000	/\*If MPLL not use mast be set 0*\/ */
/* #define CONFIG_CPU_SEL_PLL		APLL */
/* #define CONFIG_DDR_SEL_PLL		MPLL */
/* #define CONFIG_SYS_CPU_FREQ		1104000000 */
/* #define CONFIG_SYS_MEM_FREQ		200000000 */

/* #define CONFIG_SYS_EXTAL		24000000	/\* EXTAL freq: 24 MHz *\/ */
/* #define CONFIG_SYS_HZ			1000 /\* incrementer freq *\/ */


#define M(x) (x * 1000 * 1000)

#ifdef CONFIG_SYS_AHB0_FREQ
#define MAX_H0_CLK CONFIG_SYS_AHB0_FREQ
#else
#define MAX_H0_CLK M(300)
#endif

#ifdef CONFIG_SYS_AHB2_FREQ
#define MAX_H2_CLK CONFIG_SYS_AHB2_FREQ
#else
#define MAX_H2_CLK M(300)
#endif

//#define MAX_P_CLK  M(150)
#define MAX_P_CLK	(MAX_H2_CLK / 2)
#define MAX_L2_CLK M(650)

struct pll_setting
{
	unsigned int apll_freq;
	unsigned int mpll_freq;
	unsigned int cpu_freq;
	unsigned int cpu_sel_pll;
	unsigned int ddr_sel_pll;
};
struct div_setting
{
	int cdiv;
	int l2div;
	int h0div;
	int h2div;
	int pdiv;
	int sel_h2pll;
	int sel_h0pll;
	int sel_cpll;
	int sel_src;
};

struct pll_control
{
	unsigned int pllm:12;
	unsigned int plln:6;
	unsigned int pllod1:3;
	unsigned int pllod0:3;
	unsigned int dsmpdd:1;
	unsigned int phasepd:1;
	unsigned int postdivpd:1;
	unsigned int vcopd:1;
	unsigned int pll_on:1;
	unsigned int lock:1;
	unsigned int reserve1:1;
	unsigned int pllen:1;
};
/* M = PLLFD 9bits 20:28bit */
/* N = PLLRD 6bits 14-19bit */
/* OD = PLLOD 3bits  11-13bit */
/* 0 <= M <= 511  12bits feedback divider */
/* 0 <= N <= 63  6bits reference divider */
/* OD 2^(1-7)  output divider */
/* OD-->NO 2 4 8 16 32 64  output divider */
/* NF = 1+M */
/* NR = 1+N */
/* NO = NO */
/*  FREF = FIN/NR */
/* FVCO = FOUT*NO */
/* FOUT = FIN*2*NF / (NR*NO) */
/* 5 MHZ <= FREF <= 200 MHZ */
/* 2400 MHZ <= FVCO <= 4800 MHZ */

static unsigned int gen_pll_regester_nfro(unsigned int extern_clk,
					  unsigned int pll_out_clk,struct pll_control *p)
{
	int fin = extern_clk/1000000;
	int fout = pll_out_clk/1000000;
	int n, m, od;
	int fref;
	int fvco;
	int od0 = 1, od1;

	for(n = 1; n < 64; n++) {
		for(m = 16; m < 2048; m++) {
			for(od1 = 1; od1 <8; od1++) {
				od = od0 * od1;
				fref = fin / n;
				if((fin%n) || (fref < 1) || (fref > 800)) {
					continue;
				}
				fvco = fout * od;
				if((fref*m != fvco) || (fvco < 600) || (fvco > 2400)) {
					continue;
				}

				p->pllm = m;
				p->plln = n;
				p->pllod0 = od0;
				p->pllod1 = od1;

				return 1;
			}
		}
	}
err:
	out_error("no adjust parameter to the fout:%dM fin: %d check %s %d\n",
		  fout, fin,__FILE__,__LINE__);
	return 0;
}
static int find_min_div(unsigned int src_clk,unsigned int max_clk)
{
	int div = 1;
	while(src_clk / div > max_clk)
		div++;
	return div;
}
static void gen_sys_div(struct pll_setting *setting,struct div_setting *div)
{
	unsigned int pll_freq[] ={
		setting->apll_freq,
		setting->mpll_freq
	};
	unsigned int cpll = setting->cpu_sel_pll == APLL ? 0:1;
	unsigned int periph_pll = setting->ddr_sel_pll == APLL ? 0:1;
	div->sel_src = 2;
	div->sel_cpll = (cpll + 1);
	div->sel_h0pll = periph_pll + 1;
	div->sel_h2pll = periph_pll + 1;

	if(pll_freq[cpll] < setting->cpu_freq){
		out_error("%cpll_freq[%d] should be more than cpu_freq[%d]\n",
			  cpll == 0 ?'a':'m',pll_freq[cpll],setting->cpu_freq);
	}

	if((pll_freq[cpll] % setting->cpu_freq) != 0){
		out_error("%cpll_freq[%d] should be divided by cpu_freq[%d]\n",
			  cpll == 0 ?'a':'m',pll_freq[cpll],setting->cpu_freq);
	}

	div->cdiv = pll_freq[cpll] / setting->cpu_freq - 1;
	if((div->cdiv < 0) && (div->cdiv >16))
		out_error("cpu div[%d] is out of range.",div->cdiv);

	div->l2div = find_min_div(pll_freq[cpll],MAX_L2_CLK) - 1;
	if((div->l2div < 0) && (div->l2div >16))
		out_error("l2cache div[%d] is out of range.",div->l2div);

	div->sel_h0pll = periph_pll + 1;
	div->sel_h2pll = periph_pll + 1;

	div->h0div = find_min_div(pll_freq[periph_pll],MAX_H0_CLK) - 1;
	if((div->h0div < 0) && (div->h0div >16))
		out_error("h0 div[%d] is out of range.",div->h0div);\

	div->h2div = find_min_div(pll_freq[periph_pll] ,MAX_H2_CLK) - 1;
	if((div->h2div < 0) && (div->h2div >16))
		out_error("h2 div[%d] is out of range.",div->h2div);
	else {
		unsigned int h2_freq = pll_freq[periph_pll] / (div->h2div + 1);
		unsigned int h2_pdiv = find_min_div(h2_freq,MAX_P_CLK);
		unsigned int p_freq = h2_freq / h2_pdiv;
		div->pdiv = pll_freq[periph_pll] / p_freq - 1;
		if((div->pdiv < 0) && (div->pdiv >16))
			out_error("pdiv[%d] is out of range.",div->pdiv);
	}
}
static void file_head_print(void)
{
	printf("/*\n");
	printf(" * DO NOT MODIFY.\n");
	printf(" *\n");
	printf(" * This file was generated by pll_params_creator\n");
	printf(" *\n");
	printf(" */\n");
	printf("\n");

	printf("#ifndef __PLL_REG_VALUES_H__\n");
	printf("#define __PLL_REG_VALUES_H__\n\n");
}

static void file_end_print(void)
{
	printf("\n#endif /* __PLL_REG_VALUES_H__ */\n");
}
int main(int argc, char *argv[])
{
	struct pll_setting pllsetting;
	struct div_setting divsetting;
	int apll;
	int mpll;
	int epll;
	struct pll_control apll_ctrl;
	struct pll_control mpll_ctrl;
	struct pll_control epll_ctrl;
	pllsetting.apll_freq = CONFIG_SYS_APLL_FREQ;
	pllsetting.mpll_freq = CONFIG_SYS_MPLL_FREQ;
	pllsetting.cpu_freq = CONFIG_SYS_CPU_FREQ;
	pllsetting.cpu_sel_pll = CONFIG_CPU_SEL_PLL;
	pllsetting.ddr_sel_pll = CONFIG_DDR_SEL_PLL;

	apll = gen_pll_regester_nfro(CONFIG_SYS_EXTAL,CONFIG_SYS_APLL_FREQ,&apll_ctrl);
#ifdef CONFIG_SYS_MPLL_FREQ
	mpll = gen_pll_regester_nfro(CONFIG_SYS_EXTAL,CONFIG_SYS_MPLL_FREQ,&mpll_ctrl);
#else
	mpll = 0;
#endif
#ifdef CONFIG_SYS_EPLL_FREQ
	epll = gen_pll_regester_nfro(CONFIG_SYS_EXTAL,CONFIG_SYS_EPLL_FREQ,&epll_ctrl);
#else
	epll = 0;
#endif
	gen_sys_div(&pllsetting,&divsetting);
	file_head_print();
	printf("#define APLL_M_VALUE \t\t 0x%08x\n",apll_ctrl.pllm);
	printf("#define APLL_N_VALUE \t\t 0x%08x\n",apll_ctrl.plln);
	printf("#define APLL_OD0_VALUE \t\t 0x%08x\n",apll_ctrl.pllod0);
	printf("#define APLL_OD1_VALUE \t\t 0x%08x\n",apll_ctrl.pllod1);
	printf("#define APLL_EN_VALUE \t\t 0x%08x\n",apll == 0? 0:1);

	printf("#define MPLL_M_VALUE \t\t 0x%08x\n",mpll_ctrl.pllm);
	printf("#define MPLL_N_VALUE \t\t 0x%08x\n",mpll_ctrl.plln);
	printf("#define MPLL_OD0_VALUE \t\t 0x%08x\n",mpll_ctrl.pllod0);
	printf("#define MPLL_OD1_VALUE \t\t 0x%08x\n",mpll_ctrl.pllod1);
	printf("#define MPLL_EN_VALUE \t\t 0x%08x\n",mpll == 0? 0:1);

	printf("#define EPLL_M_VALUE \t\t 0x%08x\n",epll_ctrl.pllm);
	printf("#define EPLL_N_VALUE \t\t 0x%08x\n",epll_ctrl.plln);
	printf("#define EPLL_OD0_VALUE \t\t 0x%08x\n",epll_ctrl.pllod0);
	printf("#define EPLL_OD1_VALUE \t\t 0x%08x\n",epll_ctrl.pllod1);
	printf("#define EPLL_EN_VALUE \t\t 0x%08x\n",epll == 0? 0:1);

	printf("#define CDIV_REG_VALUE\t\t 0x%08x\n",divsetting.cdiv);
	printf("#define L2DIV_REG_VALUE\t\t 0x%08x\n",divsetting.l2div);
	printf("#define H0DIV_REG_VALUE\t\t 0x%08x\n",divsetting.h0div);
	printf("#define H2DIV_REG_VALUE\t\t 0x%08x\n",divsetting.h2div);
	printf("#define PDIV_REG_VALUE\t\t 0x%08x\n",divsetting.pdiv);

	printf("#define SEL_H2PLL_REG_VALUE\t\t 0x%08x\n",divsetting.sel_h2pll);
	printf("#define SEL_H0PLL_REG_VALUE\t\t 0x%08x\n",divsetting.sel_h0pll);
	printf("#define SEL_CPLL_REG_VALUE\t\t 0x%08x\n",divsetting.sel_cpll);

	printf("#define SEL_SRC_REG_VALUE\t\t 0x%08x\n",divsetting.sel_src);
	file_end_print();
	return 0;
}
