0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.sim/sim_4/synth/func/xsim/PartD_tb_func_synth.v,1702842510,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sim_4/new/PartD_tb.v,,UART;baud_controller;baud_controller_0;ckl_multiplier;glbl;receive_bits;send_bits;uart_receiver;uart_transmitter,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sim_4/new/PartD_tb.v,1702669534,verilog,,,,PartD_tb,,,,,,,,
