// Seed: 3449256979
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always begin
    if (1) begin
      id_2 <= 1;
    end else begin
      id_4 <= id_2;
    end
  end
  reg id_4 = id_2;
  assign id_4 = id_2;
endmodule
`define pp_4 0
