

================================================================
== Vitis HLS Report for 'InvShiftRows'
================================================================
* Date:           Thu Apr 17 13:41:38 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 9, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 13" [source/AESfunctions.cpp:51]   --->   Operation 10 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:51]   --->   Operation 11 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_addr_57 = getelementptr i8 %state, i64 0, i64 10" [source/AESfunctions.cpp:52]   --->   Operation 12 'getelementptr' 'state_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%state_load_57 = load i4 %state_addr_57" [source/AESfunctions.cpp:52]   --->   Operation 13 'load' 'state_load_57' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 14 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:51]   --->   Operation 14 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 15 [1/2] (2.32ns)   --->   "%state_load_57 = load i4 %state_addr_57" [source/AESfunctions.cpp:52]   --->   Operation 15 'load' 'state_load_57' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%state_addr_58 = getelementptr i8 %state, i64 0, i64 7" [source/AESfunctions.cpp:53]   --->   Operation 16 'getelementptr' 'state_addr_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%state_load_58 = load i4 %state_addr_58" [source/AESfunctions.cpp:53]   --->   Operation 17 'load' 'state_load_58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%state_addr_59 = getelementptr i8 %state, i64 0, i64 1" [source/AESfunctions.cpp:56]   --->   Operation 18 'getelementptr' 'state_addr_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%state_load_59 = load i4 %state_addr_59" [source/AESfunctions.cpp:56]   --->   Operation 19 'load' 'state_load_59' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load, i4 %state_addr_59" [source/AESfunctions.cpp:70]   --->   Operation 20 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%state_load_58 = load i4 %state_addr_58" [source/AESfunctions.cpp:53]   --->   Operation 21 'load' 'state_load_58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 22 [1/2] (2.32ns)   --->   "%state_load_59 = load i4 %state_addr_59" [source/AESfunctions.cpp:56]   --->   Operation 22 'load' 'state_load_59' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%state_addr_60 = getelementptr i8 %state, i64 0, i64 14" [source/AESfunctions.cpp:57]   --->   Operation 23 'getelementptr' 'state_addr_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (2.32ns)   --->   "%state_load_60 = load i4 %state_addr_60" [source/AESfunctions.cpp:57]   --->   Operation 24 'load' 'state_load_60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%state_addr_61 = getelementptr i8 %state, i64 0, i64 11" [source/AESfunctions.cpp:58]   --->   Operation 25 'getelementptr' 'state_addr_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.32ns)   --->   "%state_load_61 = load i4 %state_addr_61" [source/AESfunctions.cpp:58]   --->   Operation 26 'load' 'state_load_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 27 [1/2] (2.32ns)   --->   "%state_load_60 = load i4 %state_addr_60" [source/AESfunctions.cpp:57]   --->   Operation 27 'load' 'state_load_60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 28 [1/2] (2.32ns)   --->   "%state_load_61 = load i4 %state_addr_61" [source/AESfunctions.cpp:58]   --->   Operation 28 'load' 'state_load_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_62 = getelementptr i8 %state, i64 0, i64 5" [source/AESfunctions.cpp:61]   --->   Operation 29 'getelementptr' 'state_addr_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (2.32ns)   --->   "%state_load_62 = load i4 %state_addr_62" [source/AESfunctions.cpp:61]   --->   Operation 30 'load' 'state_load_62' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr_63 = getelementptr i8 %state, i64 0, i64 2" [source/AESfunctions.cpp:62]   --->   Operation 31 'getelementptr' 'state_addr_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (2.32ns)   --->   "%state_load_63 = load i4 %state_addr_63" [source/AESfunctions.cpp:62]   --->   Operation 32 'load' 'state_load_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_57, i4 %state_addr_63" [source/AESfunctions.cpp:70]   --->   Operation 33 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_59, i4 %state_addr_62" [source/AESfunctions.cpp:70]   --->   Operation 34 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 35 [1/2] (2.32ns)   --->   "%state_load_62 = load i4 %state_addr_62" [source/AESfunctions.cpp:61]   --->   Operation 35 'load' 'state_load_62' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 36 [1/2] (2.32ns)   --->   "%state_load_63 = load i4 %state_addr_63" [source/AESfunctions.cpp:62]   --->   Operation 36 'load' 'state_load_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%state_addr_64 = getelementptr i8 %state, i64 0, i64 15" [source/AESfunctions.cpp:63]   --->   Operation 37 'getelementptr' 'state_addr_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (2.32ns)   --->   "%state_load_64 = load i4 %state_addr_64" [source/AESfunctions.cpp:63]   --->   Operation 38 'load' 'state_load_64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%state_addr_65 = getelementptr i8 %state, i64 0, i64 9" [source/AESfunctions.cpp:66]   --->   Operation 39 'getelementptr' 'state_addr_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (2.32ns)   --->   "%state_load_65 = load i4 %state_addr_65" [source/AESfunctions.cpp:66]   --->   Operation 40 'load' 'state_load_65' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_62, i4 %state_addr_65" [source/AESfunctions.cpp:70]   --->   Operation 41 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 42 [1/2] (2.32ns)   --->   "%state_load_64 = load i4 %state_addr_64" [source/AESfunctions.cpp:63]   --->   Operation 42 'load' 'state_load_64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 43 [1/2] (2.32ns)   --->   "%state_load_65 = load i4 %state_addr_65" [source/AESfunctions.cpp:66]   --->   Operation 43 'load' 'state_load_65' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%state_addr_66 = getelementptr i8 %state, i64 0, i64 6" [source/AESfunctions.cpp:67]   --->   Operation 44 'getelementptr' 'state_addr_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (2.32ns)   --->   "%state_load_66 = load i4 %state_addr_66" [source/AESfunctions.cpp:67]   --->   Operation 45 'load' 'state_load_66' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%state_addr_67 = getelementptr i8 %state, i64 0, i64 3" [source/AESfunctions.cpp:68]   --->   Operation 46 'getelementptr' 'state_addr_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [2/2] (2.32ns)   --->   "%state_load_67 = load i4 %state_addr_67" [source/AESfunctions.cpp:68]   --->   Operation 47 'load' 'state_load_67' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_58, i4 %state_addr_67" [source/AESfunctions.cpp:70]   --->   Operation 48 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_60, i4 %state_addr_66" [source/AESfunctions.cpp:70]   --->   Operation 49 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 50 [1/2] (2.32ns)   --->   "%state_load_66 = load i4 %state_addr_66" [source/AESfunctions.cpp:67]   --->   Operation 50 'load' 'state_load_66' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 51 [1/2] (2.32ns)   --->   "%state_load_67 = load i4 %state_addr_67" [source/AESfunctions.cpp:68]   --->   Operation 51 'load' 'state_load_67' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_61, i4 %state_addr_58" [source/AESfunctions.cpp:70]   --->   Operation 52 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_63, i4 %state_addr_57" [source/AESfunctions.cpp:70]   --->   Operation 53 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_64, i4 %state_addr_61" [source/AESfunctions.cpp:70]   --->   Operation 54 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_65, i4 %state_addr" [source/AESfunctions.cpp:70]   --->   Operation 55 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_66, i4 %state_addr_60" [source/AESfunctions.cpp:70]   --->   Operation 56 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_67, i4 %state_addr_64" [source/AESfunctions.cpp:70]   --->   Operation 57 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [source/AESfunctions.cpp:72]   --->   Operation 58 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr    (getelementptr) [ 0011111110]
state_addr_57 (getelementptr) [ 0011111100]
state_load    (load         ) [ 0000000000]
state_load_57 (load         ) [ 0001100000]
state_addr_58 (getelementptr) [ 0001111100]
state_addr_59 (getelementptr) [ 0001000000]
store_ln70    (store        ) [ 0000000000]
state_load_58 (load         ) [ 0000111000]
state_load_59 (load         ) [ 0000100000]
state_addr_60 (getelementptr) [ 0000111111]
state_addr_61 (getelementptr) [ 0000111110]
state_load_60 (load         ) [ 0000011000]
state_load_61 (load         ) [ 0000011100]
state_addr_62 (getelementptr) [ 0000010000]
state_addr_63 (getelementptr) [ 0000010000]
store_ln70    (store        ) [ 0000000000]
store_ln70    (store        ) [ 0000000000]
state_load_62 (load         ) [ 0000000000]
state_load_63 (load         ) [ 0000001100]
state_addr_64 (getelementptr) [ 0000001111]
state_addr_65 (getelementptr) [ 0000001000]
store_ln70    (store        ) [ 0000000000]
state_load_64 (load         ) [ 0000000110]
state_load_65 (load         ) [ 0000000110]
state_addr_66 (getelementptr) [ 0000000100]
state_addr_67 (getelementptr) [ 0000000100]
store_ln70    (store        ) [ 0000000000]
store_ln70    (store        ) [ 0000000000]
state_load_66 (load         ) [ 0000000011]
state_load_67 (load         ) [ 0000000011]
store_ln70    (store        ) [ 0000000000]
store_ln70    (store        ) [ 0000000000]
store_ln70    (store        ) [ 0000000000]
store_ln70    (store        ) [ 0000000000]
store_ln70    (store        ) [ 0000000000]
store_ln70    (store        ) [ 0000000000]
ret_ln72      (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="state_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="5" slack="0"/>
<pin id="32" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_access_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="4" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="0" index="2" bw="0" slack="0"/>
<pin id="41" dir="0" index="4" bw="4" slack="0"/>
<pin id="42" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="43" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="40" dir="1" index="3" bw="8" slack="1"/>
<pin id="44" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 state_load_57/1 state_load_58/2 state_load_59/2 store_ln70/2 state_load_60/3 state_load_61/3 state_load_62/4 state_load_63/4 store_ln70/4 store_ln70/4 state_load_64/5 state_load_65/5 store_ln70/5 state_load_66/6 state_load_67/6 store_ln70/6 store_ln70/6 store_ln70/7 store_ln70/7 store_ln70/8 store_ln70/8 store_ln70/9 store_ln70/9 "/>
</bind>
</comp>

<comp id="46" class="1004" name="state_addr_57_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_57/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="state_addr_58_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="4" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_58/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="state_addr_59_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_59/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="state_addr_60_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_60/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="state_addr_61_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="5" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_61/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="state_addr_62_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_62/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="state_addr_63_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_63/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="state_addr_64_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_64/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="state_addr_65_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_65/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="state_addr_66_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_66/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="state_addr_67_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_67/6 "/>
</bind>
</comp>

<comp id="147" class="1005" name="reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="2"/>
<pin id="149" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_57 state_load_60 state_load_64 "/>
</bind>
</comp>

<comp id="153" class="1005" name="reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="2"/>
<pin id="155" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_58 state_load_65 "/>
</bind>
</comp>

<comp id="159" class="1005" name="reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="1"/>
<pin id="161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_59 state_load_61 state_load_66 "/>
</bind>
</comp>

<comp id="165" class="1005" name="reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="2"/>
<pin id="167" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_63 state_load_67 "/>
</bind>
</comp>

<comp id="171" class="1005" name="state_addr_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="177" class="1005" name="state_addr_57_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_57 "/>
</bind>
</comp>

<comp id="182" class="1005" name="state_addr_58_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="1"/>
<pin id="184" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_58 "/>
</bind>
</comp>

<comp id="187" class="1005" name="state_addr_59_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_59 "/>
</bind>
</comp>

<comp id="192" class="1005" name="state_addr_60_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_60 "/>
</bind>
</comp>

<comp id="198" class="1005" name="state_addr_61_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="1"/>
<pin id="200" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_61 "/>
</bind>
</comp>

<comp id="203" class="1005" name="state_addr_62_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_62 "/>
</bind>
</comp>

<comp id="208" class="1005" name="state_addr_63_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_63 "/>
</bind>
</comp>

<comp id="213" class="1005" name="state_addr_64_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_64 "/>
</bind>
</comp>

<comp id="218" class="1005" name="state_addr_65_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_65 "/>
</bind>
</comp>

<comp id="223" class="1005" name="state_addr_66_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_66 "/>
</bind>
</comp>

<comp id="228" class="1005" name="state_addr_67_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_67 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="45"><net_src comp="28" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="54"><net_src comp="46" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="63"><net_src comp="55" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="72"><net_src comp="64" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="73"><net_src comp="36" pin="7"/><net_sink comp="36" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="82"><net_src comp="74" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="91"><net_src comp="83" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="92" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="109"><net_src comp="101" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="128"><net_src comp="36" pin="7"/><net_sink comp="36" pin=4"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="137"><net_src comp="129" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="150"><net_src comp="36" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="36" pin=4"/></net>

<net id="156"><net_src comp="36" pin="7"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="36" pin=4"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="162"><net_src comp="36" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="36" pin=4"/></net>

<net id="164"><net_src comp="36" pin="7"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="36" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="170"><net_src comp="36" pin="7"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="28" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="180"><net_src comp="46" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="185"><net_src comp="55" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="190"><net_src comp="64" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="195"><net_src comp="74" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="201"><net_src comp="83" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="206"><net_src comp="92" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="211"><net_src comp="101" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="216"><net_src comp="110" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="221"><net_src comp="119" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="226"><net_src comp="129" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="231"><net_src comp="138" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="36" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {2 4 5 6 7 8 9 }
 - Input state : 
	Port: InvShiftRows : state | {1 2 3 4 5 6 7 }
  - Chain level:
	State 1
		state_load : 1
		state_load_57 : 1
	State 2
		state_load_58 : 1
		state_load_59 : 1
		store_ln70 : 1
	State 3
		state_load_60 : 1
		state_load_61 : 1
	State 4
		state_load_62 : 1
		state_load_63 : 1
		store_ln70 : 1
		store_ln70 : 1
	State 5
		state_load_64 : 1
		state_load_65 : 1
		store_ln70 : 1
	State 6
		state_load_66 : 1
		state_load_67 : 1
		store_ln70 : 1
		store_ln70 : 1
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|       reg_147       |    8   |
|       reg_153       |    8   |
|       reg_159       |    8   |
|       reg_165       |    8   |
|state_addr_57_reg_177|    4   |
|state_addr_58_reg_182|    4   |
|state_addr_59_reg_187|    4   |
|state_addr_60_reg_192|    4   |
|state_addr_61_reg_198|    4   |
|state_addr_62_reg_203|    4   |
|state_addr_63_reg_208|    4   |
|state_addr_64_reg_213|    4   |
|state_addr_65_reg_218|    4   |
|state_addr_66_reg_223|    4   |
|state_addr_67_reg_228|    4   |
|  state_addr_reg_171 |    4   |
+---------------------+--------+
|        Total        |   80   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_36 |  p0  |  13  |   4  |   52   ||    65   |
| grp_access_fu_36 |  p1  |   4  |   8  |   32   ||    20   |
| grp_access_fu_36 |  p2  |  13  |   0  |    0   ||    65   |
| grp_access_fu_36 |  p4  |   4  |   4  |   16   ||    20   |
|      reg_159     |  p0  |   2  |   8  |   16   ||    9    |
|      reg_165     |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   132  || 12.0327 ||   188   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   188  |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   80   |   188  |
+-----------+--------+--------+--------+
