vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpu_config.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpupkg.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpuino_config.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpuinopkg.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/wishbonepkg.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/generic_dp_ram.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/zpuino_uart_mv_filter.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/uart_brgen.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/prescaler.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpuino_intr.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpuino_icache.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/shifter.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/prescaler.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/lsu.vhd"
vhdl wishbone "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/Wishbone_Peripherals/sid_coeffs.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/zpuino_uart_rx.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/tx_unit.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/spiclkgen.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/spi.vhd"
vhdl DesignLab "../../../HQVGA/generic_dp_ram.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpu_core_extreme_icache.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpuino_io.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpuino_debug_core.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/wbmux2.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/wbarb2_1.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/timer.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/stack.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/bootloader.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/fifo.vhd"
vhdl wishbone "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/Wishbone_Peripherals/sid_voice.vhd"
vhdl wishbone "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/Wishbone_Peripherals/sid_filters.vhd"
vhdl wishbone "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/Wishbone_Peripherals/sid_components.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/fifo.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_sigmadeltaDAC.vhd"
vhdl DesignLab "../../../ZPUino_2/pad.vhd"
vhdl DesignLab "../../../HQVGA/zpuino_vga_ram.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpuino_uart.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpuino_top_icache.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpuino_timers.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpuino_spi.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpuino_serialreset.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpuino_gpio.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/zpuino_crc16.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/wb_master_np_to_slave_p.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/wbbootloadermux.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/wb_bootloader.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/sram_ctrl8.vhd"
vhdl board "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/clkgen.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/papilio_pkg.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/pad.vhd"
vhdl wishbone "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/Wishbone_Peripherals/sid_6581.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/Wishbone_Empty_Slot.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter4.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_UART.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_SPI.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_YM2149.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_sid6581.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_passthrough.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_audiomixer.vhd"
vhdl DesignLab "../../../Papilio_Hardware/Computing_Shield_Pinout.vhd"
vhdl DesignLab "../../../HQVGA/HQVGA_char_ram_8x8_sp.vhd"
vhdl DesignLab "../../../HQVGA/HQVGA.vhd"
vhdl DesignLab "../../../Clocks/clk_32to50_dcm.vhd"
vhdl zpuino "../../../../../DesignLab/build/windows/work/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/ZPUino_Papilio_DUO_V1.vhd"
vhdl work "Papilio_DUO_LX9.vhf"
