<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1753219288" />
    <testcase name="test_add" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="12" time="0.0004088878631591797" sim_time_ns="0.011" ratio_time="26.90224139941691" />
    <testcase name="test_add_carry_out" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="25" time="0.00019168853759765625" sim_time_ns="0.011" ratio_time="57.38475621890547" />
    <testcase name="test_add_carry_in" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="40" time="0.00011944770812988281" sim_time_ns="0.011000000000000003" ratio_time="92.09050698602796" />
    <testcase name="test_sub" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="55" time="0.00011491775512695312" sim_time_ns="0.010999999999999996" ratio_time="95.72063070539416" />
    <testcase name="test_sub_neg_arg" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="69" time="0.00010347366333007812" sim_time_ns="0.011000000000000003" ratio_time="106.30724423963136" />
    <testcase name="test_sub_neg_result" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="85" time="9.799003601074219e-05" sim_time_ns="0.011000000000000003" ratio_time="112.25631143552314" />
  </testsuite>
</testsuites>
