`timescale 1ns/1ps
`include "Constants.vh"

//-------------------------------------
// MEMæ¨¡å—ï¼šå°† EX ç»“æœä¸ç¼“å­˜äº¤ï¿??
//-------------------------------------
module MEM(
    input         clk,
    input         rst,
    // æ¥è‡ª EX é˜¶æ®µçš„è¾“ï¿??
    input  [31:0] AluResult,   // æœ‰æ•ˆåœ°å€ï¿?? ALU è®¡ç®—ç»“æœ
    input  [31:0] WriteData,   // store æ—¶å†™å…¥çš„æ•°æ®
    input         MemRead,     // load æ ‡å¿—
    input         MemWrite,    // store æ ‡å¿—
    input  [2:0]  LS_op,       // load/store æ“ä½œç±»å‹
    // è¾“å‡ºï¿?? WB é˜¶æ®µ
    output [31:0] Result,      // load æ—¶ä¸ºç¼“å­˜/å†…å­˜æ•°æ®ï¼›store æ—¶è¾“ï¿?? ALU ç»“æœ
    output        DStall,       // DCache è®¿é—®å¼•èµ·çš„åœé¡¿ä¿¡ï¿??
    // å¤–éƒ¨å†…å­˜æ¥å£
    input  [31:0] MemData,
    output [31:0] MemAddr,
    output [31:0] MemWriteData,
    output        MemWb
);

   reg [31:0] CacheDataOut;

   DCache U_DCache(
      .clk(clk),
      .rst(rst),
      .Addr(AluResult),
      .WriteData(WriteData),
      .MemRead(MemRead),
      .MemWrite(MemWrite),
      .LS_op(LS_op),
      .Data_Out(CacheDataOut),
      .DStall(DStall),
      .MemData(MemData),
      .MemAddr(MemAddr),
      .MemWriteData(MemWriteData),
      .MemWb(MemWb)
   );

   // loadï¼šè¿”å›Cacheé‡Œçš„æ•°æ®ï¼›storeï¼šç›´æ¥è¿”å›ALUç»“æœ
   assign Result = (MemRead ? CacheDataOut : AluResult);

endmodule

