$date
	Mon Jul 17 06:34:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var reg 3 ! address [2:0] $end
$var reg 1 " clk $end
$var reg 8 # data [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
0"
b0 !
$end
#5000
b1 !
b11111111 #
1"
#10000
0"
#15000
b10 !
b1010101 #
1"
#20000
0"
#25000
b11 !
b0 #
1"
#30000
0"
#35000
b100 !
b10101010 #
1"
#40000
0"
#45000
b101 !
b11110001 #
1"
#50000
0"
#55000
b110 !
b1111 #
1"
#60000
0"
#65000
b111 !
b1110 #
1"
#70000
0"
#75000
b0 !
b1100 #
1"
#80000
0"
#85000
b1 !
b11111111 #
1"
#90000
0"
#95000
b10 !
b1010101 #
1"
#100000
0"
