# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AXI_VIP.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \

# Do not sort compile order
nosort
