/*
 * Copyright 2015 EmCraft Systems
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

/dts-v1/;
#include "vf610.dtsi"
#include <dt-bindings/input/input.h>

/ {
	model = "Emcraft Vybrid SOM Board: Generic";
	compatible = "fsl,vf610";

	aliases {
		ethernet0 = &fec0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		spi0 = &dspi0;
		ds1339 = &ds1339;
	};

	memory {
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x80000000 0x8000000>;
	};

	ocram0: sram@3f000000 {
		compatible = "mmio-sram";
		reg = <0x3f000000 0x40000>;
	};

	ddrmc0: ddrmc@400ae000 {
		compatible = "emcraft,ddrmc";
		reg = <0x400ae000 0x1000>;
	};

	soc {
		interrupt-parent = <&gpc>;
	
		aips0: aips-bus@40000000 {
			intc: interrupt-controller@40002000 {
				compatible = "arm,cortex-a9-gic";
				#interrupt-cells = <3>;
				interrupt-controller;
				interrupt-parent = <&intc>;
				reg = <0x40003000 0x1000>,
				      <0x40002100 0x100>;
			};

			global_timer: timer@40002200 {
				compatible = "arm,cortex-a9-global-timer";
				reg = <0x40002200 0x20>;
				interrupts = <11 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-parent = <&intc>;
				clocks = <&clks VF610_CLK_PLATFORM_BUS>;
			};

			gpc: gpc@4006c000 {
				compatible = "fsl,vf610-gpc";
				reg = <0x4006c000 0x1000>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupt-parent = <&mscm_ir>;
			};

			clks: ccm@4006b000 {
				compatible = "fsl,vf610-ccm";
				reg = <0x4006b000 0x1000>;
				clocks = <&sxosc>, <&fxosc>;
				clock-names = "sxosc", "fxosc";
				#clock-cells = <1>;
			};

			tcon0: tcon@4003d000 {
				compatible = "fsl,vf610-tcon";
				reg = <0x4003d000 0x1000>;
				clocks = <&clks VF610_CLK_TCON0>;
				clock-names = "tcon";
				status = "disabled";
			};

			dcu0: dcu@40058000 {
				compatible = "fsl,vf610-dcu";
				reg = <0x40058000 0x1200>;
				interrupts = <30 0x04>;
				clocks = <&clks VF610_CLK_DCU0>;
				clock-names = "dcu";
				tcon-controller = <&tcon0>;
				status = "disabled";
			};
			sema4: sema4@4001d000 {
				compatible = "fsl,mvf-sema4";
				reg = <0x4001d000 0x108>;
				interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";
			};
		}; /* aips0 */

		aips1: aips-bus@40080000 {
			nfc: nand@400e0000 {
				compatible = "fsl,vf610-nfc";
				//#address-cells = <1>;
				//#size-cells = <1>;
				reg = <0x400e0000 0x4000>;
				interrupts = <83 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&clks VF610_CLK_NFC>;
				clock-names = "nfc";
				status = "disabled";
			};

			uart4: serial@400a9000 {
				compatible = "fsl,vf610-uart";
				reg = <0x400a9000 0x1000>;
				interrupts = <65 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&clks VF610_CLK_UART4>;
				clock-names = "ipg";
				dmas = <&edma1 0 2>,
					<&edma1 0 3>;
				dma-names = "rx","tx";
				status = "disabled";
			};

			uart5: serial@400aa000 {
				compatible = "fsl,vf610-uart";
				reg = <0x400aa000 0x1000>;
				interrupts = <66 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&clks VF610_CLK_UART5>;
				clock-names = "ipg";
				dmas = <&edma1 0 4>,
					<&edma1 0 5>;
				dma-names = "rx","tx";
				status = "disabled";
			};
		}; /* aips1 */
	}; /* soc */

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_leds>;

		DS3 {
			gpios = <&gpio1 5 0>;
			default-state = "on";
		};

		DS4 {
			gpios = <&gpio1 4 0>;
			default-state = "on";
		};
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		power {
			label = "Power Button";
			gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_POWER>;
		};
	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";

		simple-audio-card,cpu {
			sound-dai = <&sai2>;
		};

		simple-audio-card,codec {
			sound-dai = <&wm8985_codec>;
			frame-master;
			bitclock-master;
			frame-inversion;
			system-clock-frequency = <12000000>;
		};
	};

	audio_ext: audio_ext {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <12000000>;
	};

	backlight: backlight {
		compatible = "pwm-backlight";
		enable-gpios = <&gpio0 24 GPIO_ACTIVE_HIGH>; 
		pwms = <&pwm1 0 2000000 0>;
		brightness-levels = <0 15 39 63 87 111 135 159 183 207 231 255>;
		default-brightness-level = <11>;
	};
};

&clks {
	clocks = <&sxosc>, <&fxosc>, <&audio_ext>;
	clock-names = "sxosc", "fxosc", "audio_ext";
};

&mscm_ir {
	interrupt-parent = <&intc>;
};

&edma0 {
	status = "okay";
};

&edma1 {
	status = "okay";
};

&iomuxc {
	pinctrl_uart0: uart0grp {
		fsl,pins = <
		VF610_PAD_PTB10__UART0_TX	(VF610_UART_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTB11__UART0_RX	(VF610_UART_PAD_CTRL | PAD_CTL_IBE_ENABLE)
		>;
	};
	pinctrl_uart1: uart1grp {
		fsl,pins = <
		VF610_PAD_PTB4__UART1_TX	(VF610_UART_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTB5__UART1_RX	(VF610_UART_PAD_CTRL | PAD_CTL_IBE_ENABLE)
		>;
	};
	pinctrl_uart2: uart2grp {
		fsl,pins = <
		VF610_PAD_PTB6__UART2_TX	(VF610_UART_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTB7__UART2_RX	(VF610_UART_PAD_CTRL | PAD_CTL_IBE_ENABLE)
		>;
	};
	pinctrl_uart3: uart3grp {
		fsl,pins = <
		VF610_PAD_PTA20__UART3_TX	(VF610_UART_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTA21__UART3_RX	(VF610_UART_PAD_CTRL | PAD_CTL_IBE_ENABLE)
		>;
	};
	pinctrl_uart5: uart5grp {
		fsl,pins = <
		VF610_PAD_PTC14__UART5_TX	(VF610_UART_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTC15__UART5_RX	(VF610_UART_PAD_CTRL | PAD_CTL_IBE_ENABLE)
		>;
	};
	pinctrl_fec0: fec0grp {
		fsl,pins = <
		VF610_PAD_PTB9__GPIO_31			(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTA6__RMII_CLKOUT		(PAD_CTL_SPEED_MED | PAD_CTL_SRE_FAST | PAD_CTL_DSE_30ohm | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTC0__ENET_RMII0_MDC		(VF610_ENET_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTC1__ENET_RMII0_MDIO	(VF610_ENET_PAD_CTRL | PAD_CTL_OBE_IBE_ENABLE)
		VF610_PAD_PTC2__ENET_RMII0_CRS		(VF610_ENET_PAD_CTRL | PAD_CTL_IBE_ENABLE)
		VF610_PAD_PTC3__ENET_RMII0_RXD1	(VF610_ENET_PAD_CTRL | PAD_CTL_IBE_ENABLE)
		VF610_PAD_PTC4__ENET_RMII0_RXD0	(VF610_ENET_PAD_CTRL | PAD_CTL_IBE_ENABLE)
		VF610_PAD_PTC5__ENET_RMII0_RXER	(VF610_ENET_PAD_CTRL | PAD_CTL_IBE_ENABLE)
		VF610_PAD_PTC6__ENET_RMII0_TXD1	(VF610_ENET_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTC7__ENET_RMII0_TXD0	(VF610_ENET_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTC8__ENET_RMII0_TXEN	(VF610_ENET_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		>;
	};
	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
		VF610_PAD_PTB16__I2C1_SCL	(VF610_I2C_PAD_CTRL | PAD_CTL_OBE_IBE_ENABLE)
		VF610_PAD_PTB17__I2C1_SDA	(VF610_I2C_PAD_CTRL | PAD_CTL_OBE_IBE_ENABLE)
		>;
	};
	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
		VF610_PAD_PTA22__I2C2_SCL	(VF610_I2C_PAD_CTRL | PAD_CTL_OBE_IBE_ENABLE)
		VF610_PAD_PTA23__I2C2_SDA	(VF610_I2C_PAD_CTRL | PAD_CTL_OBE_IBE_ENABLE)
		>;
	};
	pinctrl_nfc_1: nfcgrp_1 {
		fsl,pins = <
		VF610_PAD_PTD23__NF_IO7		(VF610_NAND_PAD_CTRL | PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_OBE_IBE_ENABLE)
		VF610_PAD_PTD22__NF_IO6		(VF610_NAND_PAD_CTRL | PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_OBE_IBE_ENABLE)
		VF610_PAD_PTD21__NF_IO5		(VF610_NAND_PAD_CTRL | PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_OBE_IBE_ENABLE)
		VF610_PAD_PTD20__NF_IO4		(VF610_NAND_PAD_CTRL | PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_OBE_IBE_ENABLE)
		VF610_PAD_PTD19__NF_IO3		(VF610_NAND_PAD_CTRL | PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_OBE_IBE_ENABLE)
		VF610_PAD_PTD18__NF_IO2		(VF610_NAND_PAD_CTRL | PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_OBE_IBE_ENABLE)
		VF610_PAD_PTD17__NF_IO1		(VF610_NAND_PAD_CTRL | PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_OBE_IBE_ENABLE)
		VF610_PAD_PTD16__NF_IO0		(VF610_NAND_PAD_CTRL | PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_OBE_IBE_ENABLE)
		VF610_PAD_PTC26__NF_RB_B	(VF610_NAND_PAD_CTRL | PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_IBE_ENABLE)
		VF610_PAD_PTB24__NF_WE_B	(VF610_NAND_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTB25__NF_CE0_B	(VF610_NAND_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTB27__NF_RE_B	(VF610_NAND_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTC27__NF_ALE		(VF610_NAND_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTC28__NF_CLE		(VF610_NAND_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		>;
	};
	pinctrl_dspi0: dspi0grp {
		fsl,pins = <
		VF610_PAD_PTB19__DSPI0_CS0	(VF610_DSPI_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTB20__DSPI0_SIN	(VF610_DSPI_PAD_CTRL | PAD_CTL_IBE_ENABLE)
		VF610_PAD_PTB21__DSPI0_SOUT	(VF610_DSPI_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTB22__DSPI0_SCK	(VF610_DSPI_PAD_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTD27__GPIO_67	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTD29__GPIO_65	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		>;
	};
	pinctrl_middle_lcd: lcd0grp {
		fsl,pins = <
		VF610_PAD_PTE16__GPIO_121	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTE17__GPIO_122	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		>;
	};
	pinctrl_dcu0_1: dcu0grp_1 {
		fsl,pins = <
		VF610_PAD_PTE0__DCU0_HSYNC	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE1__DCU0_VSYNC	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE2__DCU0_PCLK	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE4__DCU0_DE		VF610_DCU_PAD_CTRL
		VF610_PAD_PTE5__DCU0_R0		VF610_DCU_PAD_CTRL
		VF610_PAD_PTE6__DCU0_R1		VF610_DCU_PAD_CTRL
		VF610_PAD_PTE7__DCU0_R2		VF610_DCU_PAD_CTRL
		VF610_PAD_PTE8__DCU0_R3		VF610_DCU_PAD_CTRL
		VF610_PAD_PTE9__DCU0_R4		VF610_DCU_PAD_CTRL
		VF610_PAD_PTE10__DCU0_R5	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE11__DCU0_R6	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE12__DCU0_R7	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE13__DCU0_G0	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE14__DCU0_G1	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE15__DCU0_G2	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE16__DCU0_G3	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE17__DCU0_G4	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE18__DCU0_G5	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE19__DCU0_G6	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE20__DCU0_G7	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE21__DCU0_B0	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE22__DCU0_B1	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE23__DCU0_B2	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE24__DCU0_B3	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE25__DCU0_B4	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE26__DCU0_B5	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE27__DCU0_B6	VF610_DCU_PAD_CTRL
		VF610_PAD_PTE28__DCU0_B7	VF610_DCU_PAD_CTRL
		>;
	};
	pinctrl_gpio_leds: leds0grp {
		fsl,pins = <
		VF610_PAD_PTB14__GPIO_36	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		VF610_PAD_PTB15__GPIO_37	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		>;
	};
	pinctrl_gpio_keys: keys0grp {
		fsl,pins = <
		VF610_PAD_PTB20__GPIO_42	(VF610_GPIO_CTRL | PAD_CTL_IBE_ENABLE)
		>;
	};
	pinctrl_usb0: usb0grp {
		fsl,pins = <
		VF610_PAD_PTC9__GPIO_54		(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		>;
	};
	pinctrl_usb1: usb1grp {
		fsl,pins = <
		VF610_PAD_PTC10__GPIO_55	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		>;
	};
	pinctrl_sai2: sai2grp {
		fsl,pins = <
		VF610_PAD_PTC12__SAI2_TX_BCLK		0x02ed
		VF610_PAD_PTB1__SAI2_RX_DATA		0x02ee
		VF610_PAD_PTA18__SAI2_TX_DATA		0x02ed
		VF610_PAD_PTC17__SAI2_TX_SYNC		0x02ed
		VF610_PAD_PTA12__EXT_AUDIO_MCLK		0x02ed
		>;
	};
	pinctrl_gpios: gpios_grp {
		fsl,pins = <
		/* FITCORE_BSB_PAD56_PTC11_nPOWERDOWN */
		VF610_PAD_PTC11__GPIO_56	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		/* FITCORE_BSB_PAD17_PTA27_ACC_ID_EN */
		VF610_PAD_PTA27__GPIO_17	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		/* FITCORE_BSB_PAD15_PTA25_ACC_POWER */
		VF610_PAD_PTA25__GPIO_15	(PAD_CTL_PKE | PAD_CTL_SPEED_MED | PAD_CTL_DSE_25ohm)
		/* FITCORE_BSB_PAD103_PTC30_APPLE_AUTH_RESET */
		VF610_PAD_PTC30__GPIO_103	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE | PAD_CTL_ODE)
		/* FITCORE_BSB_PAD85_PTD6_VCARDIO_ENABLE */
		VF610_PAD_PTD6__GPIO_85		(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		/* FITCORE_BSB_PAD63_PTD31_POWER_EN */
		VF610_PAD_PTD31__GPIO_63	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		/* FITCORE_BSB_PAD96_PTB26_12V_POWER_EN */
		VF610_PAD_PTB26__GPIO_96	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		/* FITCORE_BSB_PAD35_PTB13_HUB_PWR_ENABLE */
		VF610_PAD_PTB13__GPIO_35	(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		/* FITCORE_BSB_PAD65_PTD29_HUB_RESET */
		VF610_PAD_PTD29__GPIO_65	(PAD_CTL_DSE_150ohm | PAD_CTL_OBE_ENABLE | PAD_CTL_ODE)
		/* FITCORE_BSB_PAD67_PTD27__HP_nDETECT */
		VF610_PAD_PTD27__GPIO_67	(PAD_CTL_PKE | PAD_CTL_SPEED_MED | PAD_CTL_DSE_25ohm)
		/* FITCORE_BSB_PAD104_PTC31__IPOD_DETECT */
		VF610_PAD_PTC31__GPIO_104	(VF610_GPIO_CTRL)
		/* FITCORE_BSB_PAD24_PTB2_LCD_ENABLE */
		VF610_PAD_PTB2__GPIO_24		(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		/* FITCORE_BSB_PAD86_PTD7_USBA_nSW */
		VF610_PAD_PTD7__GPIO_86		(VF610_GPIO_CTRL | PAD_CTL_OBE_ENABLE)
		>;
	};
	pinctrl_ds1339: ds1339grp {
		fsl,pins = <
		VF610_PAD_PTB12__GPIO_34	(VF610_GPIO_CTRL | PAD_CTL_IBE_ENABLE)
		>;
	};
	pinctrl_pwm1: pwm1grp {
		fsl,pins = <
		VF610_PAD_PTB8__FTM1_CH0	(VF610_HIGH_DRV | PAD_CTL_OBE_ENABLE)
		>;
	};
};

&nfc {
#if 1
	assigned-clocks = <&clks VF610_CLK_NFC>, <&clks VF610_CLK_NFC_EN>,
			<&clks VF610_CLK_NFC_SEL>, <&clks VF610_CLK_NFC_PRE_DIV>,
			<&clks VF610_CLK_NFC_FRAC_DIV>, <&clks VF610_CLK_PLL3_PFD1>;
	assigned-clock-parents = <0>, <0>, <&clks VF610_CLK_PLL3_PFD1>, <0>, <0>, <0>;
	assigned-clock-rates = <0>, <0>, <0>, <480000000>, <40000000>, <480000000>;
#else
	assigned-clocks = <&clks VF610_CLK_NFC>, <&clks VF610_CLK_NFC_EN>,
			<&clks VF610_CLK_NFC_SEL>, <&clks VF610_CLK_NFC_PRE_DIV>,
			<&clks VF610_CLK_NFC_FRAC_DIV>, <&clks VF610_CLK_PLL1_PFD1>;
	assigned-clock-parents = <0>, <0>, <&clks VF610_CLK_PLL1_PFD1>, <0>, <0>, <0>;
	assigned-clock-rates = <0>, <0>, <0>, <320000000>, <40000000>, <498000000>;
#endif
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_nfc_1>;
	status = "okay";

	nand@0 {
		compatible = "fsl,vf610-nfc-nandcs";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		nand-bus-width = <8>;
		nand-ecc-mode = "hw";
		nand-ecc-strength = <24>;
		nand-ecc-step-size = <2048>;
		nand-on-flash-bbt;

		partition@0 {
			    label = "nand_uboot_env";
			    reg = <0x0 0x120000>;
		};

		partition@1 {
			    label = "nand_splash1_image";
			    reg = <0x120000 0x180000>;
		};

		partition@2 {
			    label = "nand_mqx1_image";
			    reg = <0x2a0000 0x100000>;
		};

		partition@3 {
			    label = "nand_linux1_image";
			    reg = <0x3A0000 0x5000000>;
		};

		partition@4 {
			    label = "nand_romfs1_image";
			    reg = <0x53a0000 0x9000000>;
		};

		partition@5 {
			    label = "nand_splash2_image";
			    reg = <0xe3a0000 0x180000>;
		};

		partition@6 {
			    label = "nand_mqx2_image";
			    reg = <0xe520000 0x100000>;
		};

		partition@7 {
			    label = "nand_linux2_image";
			    reg = <0xe620000 0x5000000>;
		};

		partition@8 {
			    label = "nand_romfs2_image";
			    reg = <0x13620000 0xA000000>;
		};

		partition@9 {
			    label = "nand_recovery_image";
			    reg = <0x1c620000 0x1000000>;
		};

		partition@10 {
			    label = "nand_jffs2";
			    reg = <0x1d620000 0x29e0000>;
		};
	};
};

&wdoga5 {
	status = "okay";
};

&uart0 {
	compatible = "fsl,vf610-uart";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart0>;
	status = "okay";
};

&uart1 {
	compatible = "fsl,vf610-uart";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	compatible = "fsl,vf610-uart";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	compatible = "fsl,vf610-uart";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "disabled";
};

&uart5 {
	compatible = "fsl,vf610-uart";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "disabled";
};

&fec0 {
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec0>;
	status = "okay";

	clocks = <&clks VF610_CLK_ENET0>,
		<&clks VF610_CLK_PLL5_ENET>,
		<&clks VF610_CLK_ENET_SEL>,
		<&clks VF610_CLK_ENET>,
		<&clks VF610_CLK_ENET_50M>;
	clock-parents = <0>, <0>, <&clks VF610_CLK_ENET_50M>, <0>, <0>;
	clock-names = "ipg", "ahb", "enet_sel", "enet_out", "enet_50m";
	assigned-clocks = <&clks VF610_CLK_ENET_SEL>;	
	assigned-clock-parents = <&clks VF610_CLK_ENET_50M>;

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			reg = <0>;
			clocks = <&clks VF610_CLK_ENET_50M>;
			clock-names = "rmii-ref";
			enable-gpios = <&gpio0 31 GPIO_ACTIVE_LOW>;
			force-rmii-mode;
		};

		ethphy1: ethernet-phy@1 {
			reg = <1>;
			clocks = <&clks VF610_CLK_ENET_50M>;
			clock-names = "rmii-ref";
		};
	};
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	wm8985_codec: wm8985@1a {
	       #sound-dai-cells = <0>;
	       compatible = "wm8985";
	       reg = <0x1a>;
	       clocks = <&clks VF610_CLK_SAI2>;
       };
	ds1339: rtc@68 {
		compatible = "mxim,ds1339";
		reg = <0x68>;
		interrupts = <75 IRQ_TYPE_EDGE_FALLING>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ds1339>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&tcon0 {
	status = "okay";
};

&dcu0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_dcu0_1>;
	display = <&display>;
	status = "okay";

	lcd-en-gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;
	lcd-backlight-gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
	lcd-backlight-gpio-inverted;

	display: display@0 {
		bits-per-pixel = <24>;

		display-timings {
			native-mode = <&timing0>;
			timing0: promate7 {
				clock-frequency = <33000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <0>;
				hfront-porch = <0>;
				vback-porch = <0>;
				vfront-porch = <0>;
				hsync-len = <256>;
				vsync-len = <45>;
				hsync-active = <0>;
				vsync-active = <1>;
			};
		};
	};
};

/*&dspi0 {
	bus-num = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_dspi0>;
	status = "okay";

	middle_lcd: st7529@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0>;
		spi-max-frequency = <20000000>;
		fsl,spi-sck-cs-delay = <70>;
		spi-cpol;
		spi-cpha;

		compatible = "emcraft,st7529";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_middle_lcd>;
		xres = <240>;
		yres = <128>;
		bits_per_pixel = <8>;
		grayscale = <1>;
		nres-gpios = <&gpio3 25 GPIO_ACTIVE_LOW>;
		a0-gpios = <&gpio3 26 GPIO_ACTIVE_LOW>;
	};
};*/

&usbdev0 {
	//compatible = "fsl-usb2-udc";
	disable-over-current;
	dr_mode = "peripheral";
	status = "okay";
};

&usbh1 {
	disable-over-current;
	status = "okay";
};

&usbmisc0 {
	status = "okay";
};

&usbmisc1 {
	status = "okay";
};

&usbphy0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb0>;
	fsl,phy-pwr-en-gpio = <&gpio1 22 0>;
	status = "okay";
};

&usbphy1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb1>;
	fsl,phy-pwr-en-gpio = <&gpio1 23 0>;
	status = "okay";
};

&sai2 {
	#sound-dai-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai2>;
	status = "okay";

	clocks = <&clks VF610_CLK_SAI2>, <&clks VF610_CLK_SAI2_SEL>;
	assigned-clocks = <&clks VF610_CLK_SAI2_SEL>;
	assigned-clock-parents = <&clks VF610_CLK_AUDIO_EXT>;
	clock-names = "bus";
};

&sema4 {
	status = "okay";
};

&pwm1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
};
