// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module phy_data_request_1 (
        ap_ready,
        data
);


output   ap_ready;
input  [7:0] data;

assign ap_ready = 1'b1;

endmodule //phy_data_request_1
