{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654501471518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654501471537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 10:44:31 2022 " "Processing started: Mon Jun 06 10:44:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654501471537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654501471537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU1 -c ALU1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU1 -c ALU1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654501471537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654501472475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654501472475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.vhd 22 11 " "Found 22 design units, including 11 entities, in source file alu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PORTAND-AND1 " "Found design unit 1: PORTAND-AND1" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PORTOR-OR1 " "Found design unit 2: PORTOR-OR1" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FULL_ADDER-FA " "Found design unit 3: FULL_ADDER-FA" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AINVERSION-INVA " "Found design unit 4: AINVERSION-INVA" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 BINVERSION-INVB " "Found design unit 5: BINVERSION-INVB" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 SUB-S " "Found design unit 6: SUB-S" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 PORTNOR-P1 " "Found design unit 7: PORTNOR-P1" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 PORTNAND-P2 " "Found design unit 8: PORTNAND-P2" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 PORTXOR-P3 " "Found design unit 9: PORTXOR-P3" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 mux1-result " "Found design unit 10: mux1-result" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ALU1-STRUCTURAL " "Found design unit 11: ALU1-STRUCTURAL" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 185 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_ENTITY_NAME" "1 PORTAND " "Found entity 1: PORTAND" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_ENTITY_NAME" "2 PORTOR " "Found entity 2: PORTOR" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_ENTITY_NAME" "3 FULL_ADDER " "Found entity 3: FULL_ADDER" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_ENTITY_NAME" "4 AINVERSION " "Found entity 4: AINVERSION" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_ENTITY_NAME" "5 BINVERSION " "Found entity 5: BINVERSION" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_ENTITY_NAME" "6 SUB " "Found entity 6: SUB" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_ENTITY_NAME" "7 PORTNOR " "Found entity 7: PORTNOR" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_ENTITY_NAME" "8 PORTNAND " "Found entity 8: PORTNAND" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_ENTITY_NAME" "9 PORTXOR " "Found entity 9: PORTXOR" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux1 " "Found entity 10: mux1" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""} { "Info" "ISGN_ENTITY_NAME" "11 ALU1 " "Found entity 11: ALU1" {  } { { "ALU1.vhd" "" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654501497709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654501497709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU1 " "Elaborating entity \"ALU1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654501497828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AINVERSION AINVERSION:STEP0 " "Elaborating entity \"AINVERSION\" for hierarchy \"AINVERSION:STEP0\"" {  } { { "ALU1.vhd" "STEP0" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654501497876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BINVERSION BINVERSION:STEP1 " "Elaborating entity \"BINVERSION\" for hierarchy \"BINVERSION:STEP1\"" {  } { { "ALU1.vhd" "STEP1" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654501497883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PORTAND PORTAND:STEP2 " "Elaborating entity \"PORTAND\" for hierarchy \"PORTAND:STEP2\"" {  } { { "ALU1.vhd" "STEP2" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654501497893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PORTOR PORTOR:STEP3 " "Elaborating entity \"PORTOR\" for hierarchy \"PORTOR:STEP3\"" {  } { { "ALU1.vhd" "STEP3" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654501497900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER FULL_ADDER:STEP4 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"FULL_ADDER:STEP4\"" {  } { { "ALU1.vhd" "STEP4" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654501497909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PORTXOR PORTXOR:STEP5 " "Elaborating entity \"PORTXOR\" for hierarchy \"PORTXOR:STEP5\"" {  } { { "ALU1.vhd" "STEP5" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654501497918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:STEP6 " "Elaborating entity \"mux1\" for hierarchy \"mux1:STEP6\"" {  } { { "ALU1.vhd" "STEP6" { Text "C:/Users/user/Documents/Semester 2/DSD/Assignment 2/Ex2DSD/DSD001/ALU1.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654501497927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654501498631 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654501498631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654501498631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654501498631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654501498798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 10:44:58 2022 " "Processing ended: Mon Jun 06 10:44:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654501498798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654501498798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654501498798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654501498798 ""}
