#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc3bbcc20 .scope module, "data_memory_tb" "data_memory_tb" 2 5;
 .timescale 0 0;
v0x7fffc3c85d80_0 .var "CLK", 0 0;
v0x7fffc3c85e40_0 .var "INSTRUCTION", 31 0;
v0x7fffc3c85f00_0 .net "PC", 31 0, v0x7fffc3b95430_0;  1 drivers
v0x7fffc3c85fa0_0 .var "RESET", 0 0;
v0x7fffc3c860d0_0 .net "address", 7 0, L_0x7fffc3c86620;  1 drivers
v0x7fffc3c86170_0 .net "busywait", 0 0, v0x7fffc3c04c80_0;  1 drivers
v0x7fffc3c86210 .array "instr_mem", 0 1024, 7 0;
v0x7fffc3c862d0_0 .net "read", 0 0, v0x7fffc3c800b0_0;  1 drivers
v0x7fffc3c86370_0 .net "readdata", 7 0, v0x7fffc3b4be20_0;  1 drivers
v0x7fffc3c864c0_0 .net "write", 0 0, v0x7fffc3c80180_0;  1 drivers
v0x7fffc3c86560_0 .net "writedata", 7 0, L_0x7fffc3c866d0;  1 drivers
S_0x7fffc3c55100 .scope module, "my_data_memory" "data_memory" 2 56, 3 12 0, S_0x7fffc3bbcc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "writedata"
    .port_info 6 /OUTPUT 8 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
v0x7fffc3c03f90_0 .var *"_s3", 7 0; Local signal
v0x7fffc3c043e0_0 .var *"_s4", 7 0; Local signal
v0x7fffc3c04830_0 .net "address", 7 0, L_0x7fffc3c86620;  alias, 1 drivers
v0x7fffc3c04c80_0 .var "busywait", 0 0;
v0x7fffc3c050d0_0 .net "clock", 0 0, v0x7fffc3c85d80_0;  1 drivers
v0x7fffc3c05520_0 .var/i "i", 31 0;
v0x7fffc3bf2f90 .array "memory_array", 0 255, 7 0;
v0x7fffc3b4bca0_0 .net "read", 0 0, v0x7fffc3c800b0_0;  alias, 1 drivers
v0x7fffc3b4bd60_0 .var "readaccess", 0 0;
v0x7fffc3b4be20_0 .var "readdata", 7 0;
v0x7fffc3b4bf00_0 .net "reset", 0 0, v0x7fffc3c85fa0_0;  1 drivers
v0x7fffc3b4bfc0_0 .net "write", 0 0, v0x7fffc3c80180_0;  alias, 1 drivers
v0x7fffc3b91ed0_0 .var "writeaccess", 0 0;
v0x7fffc3b91f90_0 .net "writedata", 7 0, L_0x7fffc3c866d0;  alias, 1 drivers
E_0x7fffc3b8dcb0 .event posedge, v0x7fffc3b4bf00_0;
E_0x7fffc3b8e090 .event posedge, v0x7fffc3c050d0_0;
E_0x7fffc3b8dde0 .event edge, v0x7fffc3b4bfc0_0, v0x7fffc3b4bca0_0;
S_0x7fffc3b92170 .scope module, "mycpu" "cpu" 2 55, 4 2 0, S_0x7fffc3bbcc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
    .port_info 4 /OUTPUT 1 "read"
    .port_info 5 /OUTPUT 1 "write"
    .port_info 6 /INPUT 1 "busywait"
    .port_info 7 /OUTPUT 8 "address"
    .port_info 8 /INPUT 8 "read_data"
    .port_info 9 /OUTPUT 8 "write_data"
L_0x7fffc3c86620 .functor BUFZ 8, L_0x7fffc3ca5d30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc3c866d0 .functor BUFZ 8, v0x7fffc3c834b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffc3c83dc0_0 .net "ALUOP", 2 0, v0x7fffc3c7f9b0_0;  1 drivers
v0x7fffc3c83ea0_0 .net "ALURESULT", 7 0, L_0x7fffc3ca5d30;  1 drivers
v0x7fffc3c83fb0_0 .net "ALUShift", 0 0, v0x7fffc3c7fac0_0;  1 drivers
v0x7fffc3c84050_0 .net "CLK", 0 0, v0x7fffc3c85d80_0;  alias, 1 drivers
v0x7fffc3c840f0_0 .net "IMMEDIATE", 7 0, L_0x7fffc3c86bd0;  1 drivers
v0x7fffc3c841e0_0 .net "INSTRUCTION", 31 0, v0x7fffc3c85e40_0;  1 drivers
v0x7fffc3c842a0_0 .net "MUX1_select", 0 0, v0x7fffc3c7fb60_0;  1 drivers
v0x7fffc3c84390_0 .net "MUX2_select", 0 0, v0x7fffc3c7fc30_0;  1 drivers
v0x7fffc3c84480_0 .net "MUX3_select", 0 0, v0x7fffc3c7fcd0_0;  1 drivers
v0x7fffc3c845b0_0 .net "OPCODE", 7 0, L_0x7fffc3c86b30;  1 drivers
v0x7fffc3c84670_0 .net "PC", 31 0, v0x7fffc3b95430_0;  alias, 1 drivers
v0x7fffc3c84760_0 .net "PC_next", 31 0, v0x7fffc3c80ee0_0;  1 drivers
v0x7fffc3c84870_0 .net "PC_select", 2 0, v0x7fffc3c7fe70_0;  1 drivers
v0x7fffc3c84980_0 .net "PC_target", 31 0, v0x7fffc3c807c0_0;  1 drivers
v0x7fffc3c84a90_0 .net "PC_val", 31 0, v0x7fffc3c80880_0;  1 drivers
v0x7fffc3c84ba0_0 .net "READREG1", 2 0, L_0x7fffc3c868c0;  1 drivers
v0x7fffc3c84c60_0 .net "READREG2", 2 0, L_0x7fffc3c86760;  1 drivers
v0x7fffc3c84e10_0 .net "REGOUT1", 7 0, v0x7fffc3c834b0_0;  1 drivers
v0x7fffc3c84eb0_0 .net "REGOUT2", 7 0, v0x7fffc3c836a0_0;  1 drivers
v0x7fffc3c84f70_0 .net "REGOUT2_2scomp", 7 0, L_0x7fffc3c86ef0;  1 drivers
v0x7fffc3c85080_0 .net "RESET", 0 0, v0x7fffc3c85fa0_0;  alias, 1 drivers
v0x7fffc3c85120_0 .net "WRITEENABLE", 0 0, v0x7fffc3c7ff50_0;  1 drivers
v0x7fffc3c85210_0 .net "WRITEREG", 2 0, L_0x7fffc3c869b0;  1 drivers
v0x7fffc3c852d0_0 .net "ZERO", 0 0, v0x7fffc3c7e8b0_0;  1 drivers
v0x7fffc3c853c0_0 .net "address", 7 0, L_0x7fffc3c86620;  alias, 1 drivers
v0x7fffc3c85460_0 .net "busywait", 0 0, v0x7fffc3c04c80_0;  alias, 1 drivers
v0x7fffc3c85550_0 .net "mux1_OUTPUT", 7 0, v0x7fffc3c81e80_0;  1 drivers
v0x7fffc3c85640_0 .net "mux2_OUTPUT", 7 0, v0x7fffc3c82560_0;  1 drivers
v0x7fffc3c85700_0 .net "mux3_OUTPUT", 7 0, v0x7fffc3c82ca0_0;  1 drivers
v0x7fffc3c85810_0 .net "offset", 7 0, L_0x7fffc3c86cc0;  1 drivers
v0x7fffc3c858d0_0 .net "read", 0 0, v0x7fffc3c800b0_0;  alias, 1 drivers
v0x7fffc3c859c0_0 .net "read_data", 7 0, v0x7fffc3b4be20_0;  alias, 1 drivers
v0x7fffc3c85ab0_0 .net "write", 0 0, v0x7fffc3c80180_0;  alias, 1 drivers
v0x7fffc3c85ba0_0 .net "write_data", 7 0, L_0x7fffc3c866d0;  alias, 1 drivers
L_0x7fffc3c86760 .part v0x7fffc3c85e40_0, 0, 3;
L_0x7fffc3c868c0 .part v0x7fffc3c85e40_0, 8, 3;
L_0x7fffc3c869b0 .part v0x7fffc3c85e40_0, 16, 3;
L_0x7fffc3c86b30 .part v0x7fffc3c85e40_0, 24, 8;
L_0x7fffc3c86bd0 .part v0x7fffc3c85e40_0, 0, 8;
L_0x7fffc3c86cc0 .part v0x7fffc3c85e40_0, 16, 8;
S_0x7fffc3b97120 .scope module, "myPC" "pc" 4 41, 4 55 0, S_0x7fffc3b92170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /OUTPUT 32 "PC"
    .port_info 3 /INPUT 32 "PC_next"
v0x7fffc3b97310_0 .net "CLK", 0 0, v0x7fffc3c85d80_0;  alias, 1 drivers
v0x7fffc3b95430_0 .var "PC", 31 0;
v0x7fffc3b954f0_0 .net "PC_next", 31 0, v0x7fffc3c80ee0_0;  alias, 1 drivers
v0x7fffc3b955b0_0 .net "RESET", 0 0, v0x7fffc3c85fa0_0;  alias, 1 drivers
S_0x7fffc3b956b0 .scope module, "my_ALU" "ALU" 4 48, 5 1 0, S_0x7fffc3b92170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
    .port_info 4 /OUTPUT 1 "ZERO"
    .port_info 5 /INPUT 1 "ALUShift"
v0x7fffc3c7dfb0_0 .net "ADD_wire", 7 0, L_0x7fffc3c872f0;  1 drivers
v0x7fffc3c7e090_0 .net "ALUShift", 0 0, v0x7fffc3c7fac0_0;  alias, 1 drivers
v0x7fffc3c7e130_0 .net "AND_wire", 7 0, L_0x7fffc3c87390;  1 drivers
v0x7fffc3c7e230_0 .net "DATA1", 7 0, v0x7fffc3c834b0_0;  alias, 1 drivers
v0x7fffc3c7e360_0 .net "DATA2", 7 0, v0x7fffc3c82560_0;  alias, 1 drivers
v0x7fffc3c7e400_0 .net "FORWARD_wire", 7 0, L_0x7fffc3c86f90;  1 drivers
v0x7fffc3c7e4c0_0 .net "OR_wire", 7 0, L_0x7fffc3c876f0;  1 drivers
v0x7fffc3c7e590_0 .net "RESULT", 7 0, L_0x7fffc3ca5d30;  alias, 1 drivers
v0x7fffc3c7e650_0 .net "SELECT", 2 0, v0x7fffc3c7f9b0_0;  alias, 1 drivers
v0x7fffc3c7e7c0_0 .net "Sll_wire", 7 0, v0x7fffc3c7dc90_0;  1 drivers
v0x7fffc3c7e8b0_0 .var "ZERO", 0 0;
L_0x7f298dd90450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fffc3c7e950_0 .net/2u *"_s0", 2 0, L_0x7f298dd90450;  1 drivers
v0x7fffc3c7ea30_0 .net *"_s10", 0 0, L_0x7fffc3ca54d0;  1 drivers
L_0x7f298dd90528 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fffc3c7eaf0_0 .net/2u *"_s12", 2 0, L_0x7f298dd90528;  1 drivers
v0x7fffc3c7ebd0_0 .net *"_s14", 0 0, L_0x7fffc3ca5570;  1 drivers
L_0x7f298dd90570 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fffc3c7ec90_0 .net/2u *"_s16", 2 0, L_0x7f298dd90570;  1 drivers
v0x7fffc3c7ed70_0 .net *"_s18", 0 0, L_0x7fffc3ca5660;  1 drivers
v0x7fffc3c7ee30_0 .net *"_s2", 0 0, L_0x7fffc3ca4dc0;  1 drivers
L_0x7f298dd905b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc3c7eef0_0 .net/2u *"_s20", 7 0, L_0x7f298dd905b8;  1 drivers
v0x7fffc3c7efd0_0 .net *"_s22", 7 0, L_0x7fffc3ca5750;  1 drivers
v0x7fffc3c7f0b0_0 .net *"_s24", 7 0, L_0x7fffc3ca5920;  1 drivers
v0x7fffc3c7f190_0 .net *"_s26", 7 0, L_0x7fffc3ca5a60;  1 drivers
v0x7fffc3c7f270_0 .net *"_s28", 7 0, L_0x7fffc3ca5bf0;  1 drivers
L_0x7f298dd90498 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fffc3c7f350_0 .net/2u *"_s4", 2 0, L_0x7f298dd90498;  1 drivers
v0x7fffc3c7f430_0 .net *"_s6", 0 0, L_0x7fffc3ca5430;  1 drivers
L_0x7f298dd904e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fffc3c7f4f0_0 .net/2u *"_s8", 2 0, L_0x7f298dd904e0;  1 drivers
E_0x7fffc3c5e000 .event edge, v0x7fffc3c7e590_0;
L_0x7fffc3ca4dc0 .cmp/eq 3, v0x7fffc3c7f9b0_0, L_0x7f298dd90450;
L_0x7fffc3ca5430 .cmp/eq 3, v0x7fffc3c7f9b0_0, L_0x7f298dd90498;
L_0x7fffc3ca54d0 .cmp/eq 3, v0x7fffc3c7f9b0_0, L_0x7f298dd904e0;
L_0x7fffc3ca5570 .cmp/eq 3, v0x7fffc3c7f9b0_0, L_0x7f298dd90528;
L_0x7fffc3ca5660 .cmp/eq 3, v0x7fffc3c7f9b0_0, L_0x7f298dd90570;
L_0x7fffc3ca5750 .functor MUXZ 8, L_0x7f298dd905b8, v0x7fffc3c7dc90_0, L_0x7fffc3ca5660, C4<>;
L_0x7fffc3ca5920 .functor MUXZ 8, L_0x7fffc3ca5750, L_0x7fffc3c876f0, L_0x7fffc3ca5570, C4<>;
L_0x7fffc3ca5a60 .functor MUXZ 8, L_0x7fffc3ca5920, L_0x7fffc3c87390, L_0x7fffc3ca54d0, C4<>;
L_0x7fffc3ca5bf0 .functor MUXZ 8, L_0x7fffc3ca5a60, L_0x7fffc3c872f0, L_0x7fffc3ca5430, C4<>;
L_0x7fffc3ca5d30 .functor MUXZ 8, L_0x7fffc3ca5bf0, L_0x7fffc3c86f90, L_0x7fffc3ca4dc0, C4<>;
S_0x7fffc3b5b3c0 .scope module, "f1" "forward" 5 10, 5 50 0, S_0x7fffc3b956b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7fffc3c86f90/d .functor BUFZ 8, v0x7fffc3c82560_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc3c86f90 .delay 8 (1,1,1) L_0x7fffc3c86f90/d;
v0x7fffc3b5b5d0_0 .net "DATA2", 7 0, v0x7fffc3c82560_0;  alias, 1 drivers
v0x7fffc3b7f210_0 .net "RESULT", 7 0, L_0x7fffc3c86f90;  alias, 1 drivers
S_0x7fffc3b7f350 .scope module, "f2" "adder" 5 11, 5 42 0, S_0x7fffc3b956b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffc3b7f520_0 .net "DATA1", 7 0, v0x7fffc3c834b0_0;  alias, 1 drivers
v0x7fffc3b8c060_0 .net "DATA2", 7 0, v0x7fffc3c82560_0;  alias, 1 drivers
v0x7fffc3b8c120_0 .net "RESULT", 7 0, L_0x7fffc3c872f0;  alias, 1 drivers
L_0x7fffc3c872f0 .delay 8 (2,2,2) L_0x7fffc3c872f0/d;
L_0x7fffc3c872f0/d .arith/sum 8, v0x7fffc3c834b0_0, v0x7fffc3c82560_0;
S_0x7fffc3b8c270 .scope module, "f3" "AND" 5 12, 5 58 0, S_0x7fffc3b956b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffc3c87390/d .functor AND 8, v0x7fffc3c834b0_0, v0x7fffc3c82560_0, C4<11111111>, C4<11111111>;
L_0x7fffc3c87390 .delay 8 (1,1,1) L_0x7fffc3c87390/d;
v0x7fffc3c5ef00_0 .net "DATA1", 7 0, v0x7fffc3c834b0_0;  alias, 1 drivers
v0x7fffc3c5efd0_0 .net "DATA2", 7 0, v0x7fffc3c82560_0;  alias, 1 drivers
v0x7fffc3c5f0c0_0 .net "RESULT", 7 0, L_0x7fffc3c87390;  alias, 1 drivers
S_0x7fffc3c5f200 .scope module, "f4" "OR" 5 13, 5 66 0, S_0x7fffc3b956b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffc3c876f0/d .functor OR 8, v0x7fffc3c834b0_0, v0x7fffc3c82560_0, C4<00000000>, C4<00000000>;
L_0x7fffc3c876f0 .delay 8 (1,1,1) L_0x7fffc3c876f0/d;
v0x7fffc3c5f420_0 .net "DATA1", 7 0, v0x7fffc3c834b0_0;  alias, 1 drivers
v0x7fffc3c5f550_0 .net "DATA2", 7 0, v0x7fffc3c82560_0;  alias, 1 drivers
v0x7fffc3c5f610_0 .net "RESULT", 7 0, L_0x7fffc3c876f0;  alias, 1 drivers
S_0x7fffc3c5f750 .scope module, "f5" "logical_shifter_8bit" 5 14, 5 87 0, S_0x7fffc3b956b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "In"
    .port_info 1 /INPUT 8 "Shift_Amount"
    .port_info 2 /INPUT 1 "SelectOP"
    .port_info 3 /OUTPUT 8 "allResult"
v0x7fffc3c7d5c0_0 .net "In", 7 0, v0x7fffc3c834b0_0;  alias, 1 drivers
v0x7fffc3c7d6a0_0 .net "OPsll1", 7 0, L_0x7fffc3c97b50;  1 drivers
v0x7fffc3c7d780_0 .net "OPsll2", 7 0, L_0x7fffc3c9ce10;  1 drivers
v0x7fffc3c7d840_0 .net "OPsrl1", 7 0, L_0x7fffc3c8a720;  1 drivers
v0x7fffc3c7d920_0 .net "OPsrl2", 7 0, L_0x7fffc3c8e3b0;  1 drivers
v0x7fffc3c7da50_0 .net "Result", 7 0, L_0x7fffc3ca4a50;  1 drivers
v0x7fffc3c7db30_0 .net "SelectOP", 0 0, v0x7fffc3c7fac0_0;  alias, 1 drivers
v0x7fffc3c7dbd0_0 .net "Shift_Amount", 7 0, v0x7fffc3c82560_0;  alias, 1 drivers
v0x7fffc3c7dc90_0 .var "allResult", 7 0;
v0x7fffc3c7dd70_0 .net "sll_wire", 7 0, L_0x7fffc3ca1fe0;  1 drivers
v0x7fffc3c7de50_0 .net "srl_wire", 7 0, L_0x7fffc3c92d70;  1 drivers
E_0x7fffc3b97400 .event edge, v0x7fffc3c7da50_0;
L_0x7fffc3c87b50 .part v0x7fffc3c834b0_0, 7, 1;
L_0x7fffc3c87c90 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c88030 .part v0x7fffc3c834b0_0, 6, 1;
L_0x7fffc3c88170 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c88510 .part v0x7fffc3c834b0_0, 5, 1;
L_0x7fffc3c88650 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c88a30 .part v0x7fffc3c834b0_0, 4, 1;
L_0x7fffc3c88bc0 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c88fb0 .part v0x7fffc3c834b0_0, 3, 1;
L_0x7fffc3c890a0 .part v0x7fffc3c834b0_0, 7, 1;
L_0x7fffc3c89400 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c89990 .part v0x7fffc3c834b0_0, 2, 1;
L_0x7fffc3c89af0 .part v0x7fffc3c834b0_0, 6, 1;
L_0x7fffc3c89be0 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c89fc0 .part v0x7fffc3c834b0_0, 1, 1;
L_0x7fffc3c8a0b0 .part v0x7fffc3c834b0_0, 5, 1;
L_0x7fffc3c8a230 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c8a630 .part v0x7fffc3c834b0_0, 0, 1;
L_0x7fffc3c8a7c0 .part v0x7fffc3c834b0_0, 4, 1;
L_0x7fffc3c8a8b0 .part v0x7fffc3c82560_0, 2, 1;
LS_0x7fffc3c8a720_0_0 .concat8 [ 1 1 1 1], L_0x7fffc3c8a4f0, L_0x7fffc3c89e80, L_0x7fffc3c89850, L_0x7fffc3c88ea0;
LS_0x7fffc3c8a720_0_4 .concat8 [ 1 1 1 1], L_0x7fffc3c88920, L_0x7fffc3c88400, L_0x7fffc3c87f20, L_0x7fffc3c87a40;
L_0x7fffc3c8a720 .concat8 [ 4 4 0 0], LS_0x7fffc3c8a720_0_0, LS_0x7fffc3c8a720_0_4;
L_0x7fffc3c8afd0 .part L_0x7fffc3c8a720, 7, 1;
L_0x7fffc3c8b220 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c8b5c0 .part L_0x7fffc3c8a720, 6, 1;
L_0x7fffc3c8b7d0 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c8bb70 .part L_0x7fffc3c8a720, 5, 1;
L_0x7fffc3c8bd40 .part L_0x7fffc3c8a720, 7, 1;
L_0x7fffc3c8bde0 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c8c2a0 .part L_0x7fffc3c8a720, 4, 1;
L_0x7fffc3c8c390 .part L_0x7fffc3c8a720, 6, 1;
L_0x7fffc3c8c580 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c8c950 .part L_0x7fffc3c8a720, 3, 1;
L_0x7fffc3c8cb50 .part L_0x7fffc3c8a720, 5, 1;
L_0x7fffc3c8cc40 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c8d160 .part L_0x7fffc3c8a720, 2, 1;
L_0x7fffc3c8d250 .part L_0x7fffc3c8a720, 4, 1;
L_0x7fffc3c8cce0 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c8d760 .part L_0x7fffc3c8a720, 1, 1;
L_0x7fffc3c8d990 .part L_0x7fffc3c8a720, 3, 1;
L_0x7fffc3c8da80 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c8dfd0 .part L_0x7fffc3c8a720, 0, 1;
L_0x7fffc3c8e0c0 .part L_0x7fffc3c8a720, 2, 1;
L_0x7fffc3c8e310 .part v0x7fffc3c82560_0, 1, 1;
LS_0x7fffc3c8e3b0_0_0 .concat8 [ 1 1 1 1], L_0x7fffc3c8de90, L_0x7fffc3c8d620, L_0x7fffc3c8d020, L_0x7fffc3c8c810;
LS_0x7fffc3c8e3b0_0_4 .concat8 [ 1 1 1 1], L_0x7fffc3c8c160, L_0x7fffc3c8ba60, L_0x7fffc3c8b4b0, L_0x7fffc3c8aec0;
L_0x7fffc3c8e3b0 .concat8 [ 4 4 0 0], LS_0x7fffc3c8e3b0_0_0, LS_0x7fffc3c8e3b0_0_4;
L_0x7fffc3c8eb90 .part L_0x7fffc3c8e3b0, 7, 1;
L_0x7fffc3c8ed20 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3c8f240 .part L_0x7fffc3c8e3b0, 6, 1;
L_0x7fffc3c8f330 .part L_0x7fffc3c8e3b0, 7, 1;
L_0x7fffc3c8f5b0 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3c8f900 .part L_0x7fffc3c8e3b0, 5, 1;
L_0x7fffc3c8fb90 .part L_0x7fffc3c8e3b0, 6, 1;
L_0x7fffc3c8fc80 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3c90200 .part L_0x7fffc3c8e3b0, 4, 1;
L_0x7fffc3c902f0 .part L_0x7fffc3c8e3b0, 5, 1;
L_0x7fffc3c905a0 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3c90970 .part L_0x7fffc3c8e3b0, 3, 1;
L_0x7fffc3c90c30 .part L_0x7fffc3c8e3b0, 4, 1;
L_0x7fffc3c90d20 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3c91710 .part L_0x7fffc3c8e3b0, 2, 1;
L_0x7fffc3c91800 .part L_0x7fffc3c8e3b0, 3, 1;
L_0x7fffc3c91ae0 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3c91ee0 .part L_0x7fffc3c8e3b0, 1, 1;
L_0x7fffc3c921d0 .part L_0x7fffc3c8e3b0, 2, 1;
L_0x7fffc3c922c0 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3c928d0 .part L_0x7fffc3c8e3b0, 0, 1;
L_0x7fffc3c929c0 .part L_0x7fffc3c8e3b0, 1, 1;
L_0x7fffc3c92cd0 .part v0x7fffc3c82560_0, 0, 1;
LS_0x7fffc3c92d70_0_0 .concat8 [ 1 1 1 1], L_0x7fffc3c92790, L_0x7fffc3c91da0, L_0x7fffc3c915d0, L_0x7fffc3c90830;
LS_0x7fffc3c92d70_0_4 .concat8 [ 1 1 1 1], L_0x7fffc3c900c0, L_0x7fffc3c8f7f0, L_0x7fffc3c8f130, L_0x7fffc3c8ea80;
L_0x7fffc3c92d70 .concat8 [ 4 4 0 0], LS_0x7fffc3c92d70_0_0, LS_0x7fffc3c92d70_0_4;
L_0x7fffc3c93610 .part v0x7fffc3c834b0_0, 7, 1;
L_0x7fffc3c93700 .part v0x7fffc3c834b0_0, 3, 1;
L_0x7fffc3c93a30 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c93dd0 .part v0x7fffc3c834b0_0, 6, 1;
L_0x7fffc3c94110 .part v0x7fffc3c834b0_0, 2, 1;
L_0x7fffc3c94200 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c94830 .part v0x7fffc3c834b0_0, 5, 1;
L_0x7fffc3c94920 .part v0x7fffc3c834b0_0, 1, 1;
L_0x7fffc3c94c80 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c95050 .part v0x7fffc3c834b0_0, 4, 1;
L_0x7fffc3c953c0 .part v0x7fffc3c834b0_0, 0, 1;
L_0x7fffc3c954b0 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c95b10 .part v0x7fffc3c834b0_0, 3, 1;
L_0x7fffc3c95c50 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c962a0 .part v0x7fffc3c834b0_0, 2, 1;
L_0x7fffc3c967f0 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c96ea0 .part v0x7fffc3c834b0_0, 1, 1;
L_0x7fffc3c96fe0 .part v0x7fffc3c82560_0, 2, 1;
L_0x7fffc3c976a0 .part v0x7fffc3c834b0_0, 0, 1;
L_0x7fffc3c977e0 .part v0x7fffc3c82560_0, 2, 1;
LS_0x7fffc3c97b50_0_0 .concat8 [ 1 1 1 1], L_0x7fffc3c97560, L_0x7fffc3c96d60, L_0x7fffc3c96160, L_0x7fffc3c959d0;
LS_0x7fffc3c97b50_0_4 .concat8 [ 1 1 1 1], L_0x7fffc3c94f10, L_0x7fffc3c946f0, L_0x7fffc3c93cc0, L_0x7fffc3c93500;
L_0x7fffc3c97b50 .concat8 [ 4 4 0 0], LS_0x7fffc3c97b50_0_0, LS_0x7fffc3c97b50_0_4;
L_0x7fffc3c981c0 .part L_0x7fffc3c97b50, 7, 1;
L_0x7fffc3c985e0 .part L_0x7fffc3c97b50, 5, 1;
L_0x7fffc3c986d0 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c98d60 .part L_0x7fffc3c97b50, 6, 1;
L_0x7fffc3c98e50 .part L_0x7fffc3c97b50, 4, 1;
L_0x7fffc3c991f0 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c99590 .part L_0x7fffc3c97b50, 5, 1;
L_0x7fffc3c99990 .part L_0x7fffc3c97b50, 3, 1;
L_0x7fffc3c99a80 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c9a170 .part L_0x7fffc3c97b50, 4, 1;
L_0x7fffc3c9a260 .part L_0x7fffc3c97b50, 2, 1;
L_0x7fffc3c9a680 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c9aa50 .part L_0x7fffc3c97b50, 3, 1;
L_0x7fffc3c9ae80 .part L_0x7fffc3c97b50, 1, 1;
L_0x7fffc3c9af70 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c9b6c0 .part L_0x7fffc3c97b50, 2, 1;
L_0x7fffc3c9b7b0 .part L_0x7fffc3c97b50, 0, 1;
L_0x7fffc3c9bc00 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c9c000 .part L_0x7fffc3c97b50, 1, 1;
L_0x7fffc3c9c4b0 .part v0x7fffc3c82560_0, 1, 1;
L_0x7fffc3c9c8b0 .part L_0x7fffc3c97b50, 0, 1;
L_0x7fffc3c9cd70 .part v0x7fffc3c82560_0, 1, 1;
LS_0x7fffc3c9ce10_0_0 .concat8 [ 1 1 1 1], L_0x7fffc3c9c770, L_0x7fffc3c9bec0, L_0x7fffc3c9b580, L_0x7fffc3c9a910;
LS_0x7fffc3c9ce10_0_4 .concat8 [ 1 1 1 1], L_0x7fffc3c9a030, L_0x7fffc3c99480, L_0x7fffc3c98c50, L_0x7fffc3c980b0;
L_0x7fffc3c9ce10 .concat8 [ 4 4 0 0], LS_0x7fffc3c9ce10_0_0, LS_0x7fffc3c9ce10_0_4;
L_0x7fffc3c9d810 .part L_0x7fffc3c9ce10, 7, 1;
L_0x7fffc3c9d950 .part L_0x7fffc3c9ce10, 6, 1;
L_0x7fffc3c9dde0 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3c9e180 .part L_0x7fffc3c9ce10, 6, 1;
L_0x7fffc3c9e620 .part L_0x7fffc3c9ce10, 5, 1;
L_0x7fffc3c9e6c0 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3c9ee20 .part L_0x7fffc3c9ce10, 5, 1;
L_0x7fffc3c9ef10 .part L_0x7fffc3c9ce10, 4, 1;
L_0x7fffc3c9f3d0 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3c9f7a0 .part L_0x7fffc3c9ce10, 4, 1;
L_0x7fffc3c9fc70 .part L_0x7fffc3c9ce10, 3, 1;
L_0x7fffc3c9fd60 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3ca0520 .part L_0x7fffc3c9ce10, 3, 1;
L_0x7fffc3ca0610 .part L_0x7fffc3c9ce10, 2, 1;
L_0x7fffc3ca0b00 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3ca0f00 .part L_0x7fffc3c9ce10, 2, 1;
L_0x7fffc3ca1400 .part L_0x7fffc3c9ce10, 1, 1;
L_0x7fffc3ca14f0 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3ca1d10 .part L_0x7fffc3c9ce10, 1, 1;
L_0x7fffc3ca1e00 .part L_0x7fffc3c9ce10, 0, 1;
L_0x7fffc3ca1590 .part v0x7fffc3c82560_0, 0, 1;
L_0x7fffc3ca2320 .part L_0x7fffc3c9ce10, 0, 1;
L_0x7fffc3ca1f40 .part v0x7fffc3c82560_0, 0, 1;
LS_0x7fffc3ca1fe0_0_0 .concat8 [ 1 1 1 1], L_0x7fffc3ca1850, L_0x7fffc3ca1bd0, L_0x7fffc3ca0dc0, L_0x7fffc3ca03e0;
LS_0x7fffc3ca1fe0_0_4 .concat8 [ 1 1 1 1], L_0x7fffc3c9f660, L_0x7fffc3c9ed10, L_0x7fffc3c9e070, L_0x7fffc3c9d700;
L_0x7fffc3ca1fe0 .concat8 [ 4 4 0 0], LS_0x7fffc3ca1fe0_0_0, LS_0x7fffc3ca1fe0_0_4;
L_0x7fffc3ca26c0 .part L_0x7fffc3ca1fe0, 7, 1;
L_0x7fffc3ca2cf0 .part L_0x7fffc3c92d70, 7, 1;
L_0x7fffc3ca2b50 .part L_0x7fffc3ca1fe0, 6, 1;
L_0x7fffc3ca2c40 .part L_0x7fffc3c92d70, 6, 1;
L_0x7fffc3ca3090 .part L_0x7fffc3ca1fe0, 5, 1;
L_0x7fffc3ca3180 .part L_0x7fffc3c92d70, 5, 1;
L_0x7fffc3ca39a0 .part L_0x7fffc3ca1fe0, 4, 1;
L_0x7fffc3ca3a90 .part L_0x7fffc3c92d70, 4, 1;
L_0x7fffc3ca3570 .part L_0x7fffc3ca1fe0, 3, 1;
L_0x7fffc3ca3660 .part L_0x7fffc3c92d70, 3, 1;
L_0x7fffc3ca3e60 .part L_0x7fffc3ca1fe0, 2, 1;
L_0x7fffc3ca3f50 .part L_0x7fffc3c92d70, 2, 1;
L_0x7fffc3ca4370 .part L_0x7fffc3ca1fe0, 1, 1;
L_0x7fffc3ca4460 .part L_0x7fffc3c92d70, 1, 1;
L_0x7fffc3ca4860 .part L_0x7fffc3ca1fe0, 0, 1;
L_0x7fffc3ca4950 .part L_0x7fffc3c92d70, 0, 1;
LS_0x7fffc3ca4a50_0_0 .concat8 [ 1 1 1 1], L_0x7fffc3ca4720, L_0x7fffc3ca4230, L_0x7fffc3ca3d20, L_0x7fffc3ca3430;
LS_0x7fffc3ca4a50_0_4 .concat8 [ 1 1 1 1], L_0x7fffc3ca3860, L_0x7fffc3ca2f80, L_0x7fffc3ca2a40, L_0x7fffc3ca25b0;
L_0x7fffc3ca4a50 .concat8 [ 4 4 0 0], LS_0x7fffc3ca4a50_0_0, LS_0x7fffc3ca4a50_0_4;
S_0x7fffc3c5fa00 .scope module, "choosing_00" "mux2X1" 5 172, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3ca4550 .functor AND 1, L_0x7fffc3ca4950, v0x7fffc3c7fac0_0, C4<1>, C4<1>;
L_0x7fffc3ca45c0 .functor NOT 1, v0x7fffc3c7fac0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca4630 .functor AND 1, L_0x7fffc3ca4860, L_0x7fffc3ca45c0, C4<1>, C4<1>;
L_0x7fffc3ca4720 .functor OR 1, L_0x7fffc3ca4630, L_0x7fffc3ca4550, C4<0>, C4<0>;
v0x7fffc3c5fc90_0 .net "DATA1", 0 0, L_0x7fffc3ca4860;  1 drivers
v0x7fffc3c5fd70_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca4630;  1 drivers
v0x7fffc3c5fe30_0 .net "DATA2", 0 0, L_0x7fffc3ca4950;  1 drivers
v0x7fffc3c5ff00_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca4550;  1 drivers
v0x7fffc3c5ffc0_0 .net "Result", 0 0, L_0x7fffc3ca4720;  1 drivers
v0x7fffc3c600d0_0 .net "Select_negate", 0 0, L_0x7fffc3ca45c0;  1 drivers
v0x7fffc3c60190_0 .net "Selection", 0 0, v0x7fffc3c7fac0_0;  alias, 1 drivers
S_0x7fffc3c602d0 .scope module, "choosing_01" "mux2X1" 5 171, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3ca4060 .functor AND 1, L_0x7fffc3ca4460, v0x7fffc3c7fac0_0, C4<1>, C4<1>;
L_0x7fffc3ca40d0 .functor NOT 1, v0x7fffc3c7fac0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca4140 .functor AND 1, L_0x7fffc3ca4370, L_0x7fffc3ca40d0, C4<1>, C4<1>;
L_0x7fffc3ca4230 .functor OR 1, L_0x7fffc3ca4140, L_0x7fffc3ca4060, C4<0>, C4<0>;
v0x7fffc3c60530_0 .net "DATA1", 0 0, L_0x7fffc3ca4370;  1 drivers
v0x7fffc3c605f0_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca4140;  1 drivers
v0x7fffc3c606b0_0 .net "DATA2", 0 0, L_0x7fffc3ca4460;  1 drivers
v0x7fffc3c60780_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca4060;  1 drivers
v0x7fffc3c60840_0 .net "Result", 0 0, L_0x7fffc3ca4230;  1 drivers
v0x7fffc3c60950_0 .net "Select_negate", 0 0, L_0x7fffc3ca40d0;  1 drivers
v0x7fffc3c60a10_0 .net "Selection", 0 0, v0x7fffc3c7fac0_0;  alias, 1 drivers
S_0x7fffc3c60b40 .scope module, "choosing_02" "mux2X1" 5 170, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3ca3b80 .functor AND 1, L_0x7fffc3ca3f50, v0x7fffc3c7fac0_0, C4<1>, C4<1>;
L_0x7fffc3ca3bf0 .functor NOT 1, v0x7fffc3c7fac0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca3c60 .functor AND 1, L_0x7fffc3ca3e60, L_0x7fffc3ca3bf0, C4<1>, C4<1>;
L_0x7fffc3ca3d20 .functor OR 1, L_0x7fffc3ca3c60, L_0x7fffc3ca3b80, C4<0>, C4<0>;
v0x7fffc3c60db0_0 .net "DATA1", 0 0, L_0x7fffc3ca3e60;  1 drivers
v0x7fffc3c60e70_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca3c60;  1 drivers
v0x7fffc3c60f30_0 .net "DATA2", 0 0, L_0x7fffc3ca3f50;  1 drivers
v0x7fffc3c61000_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca3b80;  1 drivers
v0x7fffc3c610c0_0 .net "Result", 0 0, L_0x7fffc3ca3d20;  1 drivers
v0x7fffc3c611d0_0 .net "Select_negate", 0 0, L_0x7fffc3ca3bf0;  1 drivers
v0x7fffc3c61290_0 .net "Selection", 0 0, v0x7fffc3c7fac0_0;  alias, 1 drivers
S_0x7fffc3c61400 .scope module, "choosing_03" "mux2X1" 5 169, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3ca3290 .functor AND 1, L_0x7fffc3ca3660, v0x7fffc3c7fac0_0, C4<1>, C4<1>;
L_0x7fffc3ca3300 .functor NOT 1, v0x7fffc3c7fac0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca3370 .functor AND 1, L_0x7fffc3ca3570, L_0x7fffc3ca3300, C4<1>, C4<1>;
L_0x7fffc3ca3430 .functor OR 1, L_0x7fffc3ca3370, L_0x7fffc3ca3290, C4<0>, C4<0>;
v0x7fffc3c61640_0 .net "DATA1", 0 0, L_0x7fffc3ca3570;  1 drivers
v0x7fffc3c61720_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca3370;  1 drivers
v0x7fffc3c617e0_0 .net "DATA2", 0 0, L_0x7fffc3ca3660;  1 drivers
v0x7fffc3c61880_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca3290;  1 drivers
v0x7fffc3c61940_0 .net "Result", 0 0, L_0x7fffc3ca3430;  1 drivers
v0x7fffc3c61a50_0 .net "Select_negate", 0 0, L_0x7fffc3ca3300;  1 drivers
v0x7fffc3c61b10_0 .net "Selection", 0 0, v0x7fffc3c7fac0_0;  alias, 1 drivers
S_0x7fffc3c61c30 .scope module, "choosing_04" "mux2X1" 5 168, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3ca3710 .functor AND 1, L_0x7fffc3ca3a90, v0x7fffc3c7fac0_0, C4<1>, C4<1>;
L_0x7fffc3ca3780 .functor NOT 1, v0x7fffc3c7fac0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca37f0 .functor AND 1, L_0x7fffc3ca39a0, L_0x7fffc3ca3780, C4<1>, C4<1>;
L_0x7fffc3ca3860 .functor OR 1, L_0x7fffc3ca37f0, L_0x7fffc3ca3710, C4<0>, C4<0>;
v0x7fffc3c61ec0_0 .net "DATA1", 0 0, L_0x7fffc3ca39a0;  1 drivers
v0x7fffc3c61fa0_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca37f0;  1 drivers
v0x7fffc3c62060_0 .net "DATA2", 0 0, L_0x7fffc3ca3a90;  1 drivers
v0x7fffc3c62100_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca3710;  1 drivers
v0x7fffc3c621c0_0 .net "Result", 0 0, L_0x7fffc3ca3860;  1 drivers
v0x7fffc3c622d0_0 .net "Select_negate", 0 0, L_0x7fffc3ca3780;  1 drivers
v0x7fffc3c62390_0 .net "Selection", 0 0, v0x7fffc3c7fac0_0;  alias, 1 drivers
S_0x7fffc3c624b0 .scope module, "choosing_05" "mux2X1" 5 167, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3ca2de0 .functor AND 1, L_0x7fffc3ca3180, v0x7fffc3c7fac0_0, C4<1>, C4<1>;
L_0x7fffc3ca2e50 .functor NOT 1, v0x7fffc3c7fac0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca2ec0 .functor AND 1, L_0x7fffc3ca3090, L_0x7fffc3ca2e50, C4<1>, C4<1>;
L_0x7fffc3ca2f80 .functor OR 1, L_0x7fffc3ca2ec0, L_0x7fffc3ca2de0, C4<0>, C4<0>;
v0x7fffc3c626a0_0 .net "DATA1", 0 0, L_0x7fffc3ca3090;  1 drivers
v0x7fffc3c62780_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca2ec0;  1 drivers
v0x7fffc3c62840_0 .net "DATA2", 0 0, L_0x7fffc3ca3180;  1 drivers
v0x7fffc3c62910_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca2de0;  1 drivers
v0x7fffc3c629d0_0 .net "Result", 0 0, L_0x7fffc3ca2f80;  1 drivers
v0x7fffc3c62ae0_0 .net "Select_negate", 0 0, L_0x7fffc3ca2e50;  1 drivers
v0x7fffc3c62ba0_0 .net "Selection", 0 0, v0x7fffc3c7fac0_0;  alias, 1 drivers
S_0x7fffc3c62cc0 .scope module, "choosing_06" "mux2X1" 5 166, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3ca28a0 .functor AND 1, L_0x7fffc3ca2c40, v0x7fffc3c7fac0_0, C4<1>, C4<1>;
L_0x7fffc3ca2910 .functor NOT 1, v0x7fffc3c7fac0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca2980 .functor AND 1, L_0x7fffc3ca2b50, L_0x7fffc3ca2910, C4<1>, C4<1>;
L_0x7fffc3ca2a40 .functor OR 1, L_0x7fffc3ca2980, L_0x7fffc3ca28a0, C4<0>, C4<0>;
v0x7fffc3c62f00_0 .net "DATA1", 0 0, L_0x7fffc3ca2b50;  1 drivers
v0x7fffc3c62fe0_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca2980;  1 drivers
v0x7fffc3c630a0_0 .net "DATA2", 0 0, L_0x7fffc3ca2c40;  1 drivers
v0x7fffc3c63170_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca28a0;  1 drivers
v0x7fffc3c63230_0 .net "Result", 0 0, L_0x7fffc3ca2a40;  1 drivers
v0x7fffc3c63340_0 .net "Select_negate", 0 0, L_0x7fffc3ca2910;  1 drivers
v0x7fffc3c63400_0 .net "Selection", 0 0, v0x7fffc3c7fac0_0;  alias, 1 drivers
S_0x7fffc3c63520 .scope module, "choosing_07" "mux2X1" 5 165, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3ca2410 .functor AND 1, L_0x7fffc3ca2cf0, v0x7fffc3c7fac0_0, C4<1>, C4<1>;
L_0x7fffc3ca2480 .functor NOT 1, v0x7fffc3c7fac0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca24f0 .functor AND 1, L_0x7fffc3ca26c0, L_0x7fffc3ca2480, C4<1>, C4<1>;
L_0x7fffc3ca25b0 .functor OR 1, L_0x7fffc3ca24f0, L_0x7fffc3ca2410, C4<0>, C4<0>;
v0x7fffc3c63760_0 .net "DATA1", 0 0, L_0x7fffc3ca26c0;  1 drivers
v0x7fffc3c63840_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca24f0;  1 drivers
v0x7fffc3c63900_0 .net "DATA2", 0 0, L_0x7fffc3ca2cf0;  1 drivers
v0x7fffc3c639d0_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca2410;  1 drivers
v0x7fffc3c63a90_0 .net "Result", 0 0, L_0x7fffc3ca25b0;  1 drivers
v0x7fffc3c63ba0_0 .net "Select_negate", 0 0, L_0x7fffc3ca2480;  1 drivers
v0x7fffc3c63c60_0 .net "Selection", 0 0, v0x7fffc3c7fac0_0;  alias, 1 drivers
S_0x7fffc3c63d80 .scope module, "sll_00" "mux2X1" 5 161, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd90408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca1630 .functor AND 1, L_0x7f298dd90408, L_0x7fffc3ca1f40, C4<1>, C4<1>;
L_0x7fffc3ca16a0 .functor NOT 1, L_0x7fffc3ca1f40, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca1760 .functor AND 1, L_0x7fffc3ca2320, L_0x7fffc3ca16a0, C4<1>, C4<1>;
L_0x7fffc3ca1850 .functor OR 1, L_0x7fffc3ca1760, L_0x7fffc3ca1630, C4<0>, C4<0>;
v0x7fffc3c64050_0 .net "DATA1", 0 0, L_0x7fffc3ca2320;  1 drivers
v0x7fffc3c64130_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca1760;  1 drivers
v0x7fffc3c641f0_0 .net "DATA2", 0 0, L_0x7f298dd90408;  1 drivers
v0x7fffc3c642c0_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca1630;  1 drivers
v0x7fffc3c64380_0 .net "Result", 0 0, L_0x7fffc3ca1850;  1 drivers
v0x7fffc3c64440_0 .net "Select_negate", 0 0, L_0x7fffc3ca16a0;  1 drivers
v0x7fffc3c64500_0 .net "Selection", 0 0, L_0x7fffc3ca1f40;  1 drivers
S_0x7fffc3c64640 .scope module, "sll_01" "mux2X1" 5 160, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3ca19b0 .functor AND 1, L_0x7fffc3ca1e00, L_0x7fffc3ca1590, C4<1>, C4<1>;
L_0x7fffc3ca1a20 .functor NOT 1, L_0x7fffc3ca1590, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca1ae0 .functor AND 1, L_0x7fffc3ca1d10, L_0x7fffc3ca1a20, C4<1>, C4<1>;
L_0x7fffc3ca1bd0 .functor OR 1, L_0x7fffc3ca1ae0, L_0x7fffc3ca19b0, C4<0>, C4<0>;
v0x7fffc3c64880_0 .net "DATA1", 0 0, L_0x7fffc3ca1d10;  1 drivers
v0x7fffc3c64960_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca1ae0;  1 drivers
v0x7fffc3c64a20_0 .net "DATA2", 0 0, L_0x7fffc3ca1e00;  1 drivers
v0x7fffc3c64af0_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca19b0;  1 drivers
v0x7fffc3c64bb0_0 .net "Result", 0 0, L_0x7fffc3ca1bd0;  1 drivers
v0x7fffc3c64cc0_0 .net "Select_negate", 0 0, L_0x7fffc3ca1a20;  1 drivers
v0x7fffc3c64d80_0 .net "Selection", 0 0, L_0x7fffc3ca1590;  1 drivers
S_0x7fffc3c64ec0 .scope module, "sll_02" "mux2X1" 5 159, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3ca0ba0 .functor AND 1, L_0x7fffc3ca1400, L_0x7fffc3ca14f0, C4<1>, C4<1>;
L_0x7fffc3ca0c10 .functor NOT 1, L_0x7fffc3ca14f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca0cd0 .functor AND 1, L_0x7fffc3ca0f00, L_0x7fffc3ca0c10, C4<1>, C4<1>;
L_0x7fffc3ca0dc0 .functor OR 1, L_0x7fffc3ca0cd0, L_0x7fffc3ca0ba0, C4<0>, C4<0>;
v0x7fffc3c65100_0 .net "DATA1", 0 0, L_0x7fffc3ca0f00;  1 drivers
v0x7fffc3c651e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca0cd0;  1 drivers
v0x7fffc3c652a0_0 .net "DATA2", 0 0, L_0x7fffc3ca1400;  1 drivers
v0x7fffc3c65370_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca0ba0;  1 drivers
v0x7fffc3c65430_0 .net "Result", 0 0, L_0x7fffc3ca0dc0;  1 drivers
v0x7fffc3c65540_0 .net "Select_negate", 0 0, L_0x7fffc3ca0c10;  1 drivers
v0x7fffc3c65600_0 .net "Selection", 0 0, L_0x7fffc3ca14f0;  1 drivers
S_0x7fffc3c65740 .scope module, "sll_03" "mux2X1" 5 158, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3ca01f0 .functor AND 1, L_0x7fffc3ca0610, L_0x7fffc3ca0b00, C4<1>, C4<1>;
L_0x7fffc3ca0260 .functor NOT 1, L_0x7fffc3ca0b00, C4<0>, C4<0>, C4<0>;
L_0x7fffc3ca0320 .functor AND 1, L_0x7fffc3ca0520, L_0x7fffc3ca0260, C4<1>, C4<1>;
L_0x7fffc3ca03e0 .functor OR 1, L_0x7fffc3ca0320, L_0x7fffc3ca01f0, C4<0>, C4<0>;
v0x7fffc3c65980_0 .net "DATA1", 0 0, L_0x7fffc3ca0520;  1 drivers
v0x7fffc3c65a60_0 .net "DATA1_wire", 0 0, L_0x7fffc3ca0320;  1 drivers
v0x7fffc3c65b20_0 .net "DATA2", 0 0, L_0x7fffc3ca0610;  1 drivers
v0x7fffc3c65bf0_0 .net "DATA2_wire", 0 0, L_0x7fffc3ca01f0;  1 drivers
v0x7fffc3c65cb0_0 .net "Result", 0 0, L_0x7fffc3ca03e0;  1 drivers
v0x7fffc3c65dc0_0 .net "Select_negate", 0 0, L_0x7fffc3ca0260;  1 drivers
v0x7fffc3c65e80_0 .net "Selection", 0 0, L_0x7fffc3ca0b00;  1 drivers
S_0x7fffc3c65fc0 .scope module, "sll_04" "mux2X1" 5 157, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c9f470 .functor AND 1, L_0x7fffc3c9fc70, L_0x7fffc3c9fd60, C4<1>, C4<1>;
L_0x7fffc3c9f4e0 .functor NOT 1, L_0x7fffc3c9fd60, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c9f5a0 .functor AND 1, L_0x7fffc3c9f7a0, L_0x7fffc3c9f4e0, C4<1>, C4<1>;
L_0x7fffc3c9f660 .functor OR 1, L_0x7fffc3c9f5a0, L_0x7fffc3c9f470, C4<0>, C4<0>;
v0x7fffc3c66200_0 .net "DATA1", 0 0, L_0x7fffc3c9f7a0;  1 drivers
v0x7fffc3c662e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c9f5a0;  1 drivers
v0x7fffc3c663a0_0 .net "DATA2", 0 0, L_0x7fffc3c9fc70;  1 drivers
v0x7fffc3c66470_0 .net "DATA2_wire", 0 0, L_0x7fffc3c9f470;  1 drivers
v0x7fffc3c66530_0 .net "Result", 0 0, L_0x7fffc3c9f660;  1 drivers
v0x7fffc3c66640_0 .net "Select_negate", 0 0, L_0x7fffc3c9f4e0;  1 drivers
v0x7fffc3c66700_0 .net "Selection", 0 0, L_0x7fffc3c9fd60;  1 drivers
S_0x7fffc3c66840 .scope module, "sll_05" "mux2X1" 5 156, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c9eb20 .functor AND 1, L_0x7fffc3c9ef10, L_0x7fffc3c9f3d0, C4<1>, C4<1>;
L_0x7fffc3c9eb90 .functor NOT 1, L_0x7fffc3c9f3d0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c9ec50 .functor AND 1, L_0x7fffc3c9ee20, L_0x7fffc3c9eb90, C4<1>, C4<1>;
L_0x7fffc3c9ed10 .functor OR 1, L_0x7fffc3c9ec50, L_0x7fffc3c9eb20, C4<0>, C4<0>;
v0x7fffc3c66a80_0 .net "DATA1", 0 0, L_0x7fffc3c9ee20;  1 drivers
v0x7fffc3c66b60_0 .net "DATA1_wire", 0 0, L_0x7fffc3c9ec50;  1 drivers
v0x7fffc3c66c20_0 .net "DATA2", 0 0, L_0x7fffc3c9ef10;  1 drivers
v0x7fffc3c66cf0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c9eb20;  1 drivers
v0x7fffc3c66db0_0 .net "Result", 0 0, L_0x7fffc3c9ed10;  1 drivers
v0x7fffc3c66ec0_0 .net "Select_negate", 0 0, L_0x7fffc3c9eb90;  1 drivers
v0x7fffc3c66f80_0 .net "Selection", 0 0, L_0x7fffc3c9f3d0;  1 drivers
S_0x7fffc3c670c0 .scope module, "sll_06" "mux2X1" 5 155, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c9de80 .functor AND 1, L_0x7fffc3c9e620, L_0x7fffc3c9e6c0, C4<1>, C4<1>;
L_0x7fffc3c9def0 .functor NOT 1, L_0x7fffc3c9e6c0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c9dfb0 .functor AND 1, L_0x7fffc3c9e180, L_0x7fffc3c9def0, C4<1>, C4<1>;
L_0x7fffc3c9e070 .functor OR 1, L_0x7fffc3c9dfb0, L_0x7fffc3c9de80, C4<0>, C4<0>;
v0x7fffc3c67300_0 .net "DATA1", 0 0, L_0x7fffc3c9e180;  1 drivers
v0x7fffc3c673e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c9dfb0;  1 drivers
v0x7fffc3c674a0_0 .net "DATA2", 0 0, L_0x7fffc3c9e620;  1 drivers
v0x7fffc3c67570_0 .net "DATA2_wire", 0 0, L_0x7fffc3c9de80;  1 drivers
v0x7fffc3c67630_0 .net "Result", 0 0, L_0x7fffc3c9e070;  1 drivers
v0x7fffc3c67740_0 .net "Select_negate", 0 0, L_0x7fffc3c9def0;  1 drivers
v0x7fffc3c67800_0 .net "Selection", 0 0, L_0x7fffc3c9e6c0;  1 drivers
S_0x7fffc3c67940 .scope module, "sll_07" "mux2X1" 5 154, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c9d510 .functor AND 1, L_0x7fffc3c9d950, L_0x7fffc3c9dde0, C4<1>, C4<1>;
L_0x7fffc3c9d580 .functor NOT 1, L_0x7fffc3c9dde0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c9d640 .functor AND 1, L_0x7fffc3c9d810, L_0x7fffc3c9d580, C4<1>, C4<1>;
L_0x7fffc3c9d700 .functor OR 1, L_0x7fffc3c9d640, L_0x7fffc3c9d510, C4<0>, C4<0>;
v0x7fffc3c67b80_0 .net "DATA1", 0 0, L_0x7fffc3c9d810;  1 drivers
v0x7fffc3c67c60_0 .net "DATA1_wire", 0 0, L_0x7fffc3c9d640;  1 drivers
v0x7fffc3c67d20_0 .net "DATA2", 0 0, L_0x7fffc3c9d950;  1 drivers
v0x7fffc3c67df0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c9d510;  1 drivers
v0x7fffc3c67eb0_0 .net "Result", 0 0, L_0x7fffc3c9d700;  1 drivers
v0x7fffc3c67fc0_0 .net "Select_negate", 0 0, L_0x7fffc3c9d580;  1 drivers
v0x7fffc3c68080_0 .net "Selection", 0 0, L_0x7fffc3c9dde0;  1 drivers
S_0x7fffc3c681c0 .scope module, "sll_10" "mux2X1" 5 140, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd90330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c97340 .functor AND 1, L_0x7f298dd90330, L_0x7fffc3c977e0, C4<1>, C4<1>;
L_0x7fffc3c973b0 .functor NOT 1, L_0x7fffc3c977e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c97470 .functor AND 1, L_0x7fffc3c976a0, L_0x7fffc3c973b0, C4<1>, C4<1>;
L_0x7fffc3c97560 .functor OR 1, L_0x7fffc3c97470, L_0x7fffc3c97340, C4<0>, C4<0>;
v0x7fffc3c68400_0 .net "DATA1", 0 0, L_0x7fffc3c976a0;  1 drivers
v0x7fffc3c684e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c97470;  1 drivers
v0x7fffc3c685a0_0 .net "DATA2", 0 0, L_0x7f298dd90330;  1 drivers
v0x7fffc3c68670_0 .net "DATA2_wire", 0 0, L_0x7fffc3c97340;  1 drivers
v0x7fffc3c68730_0 .net "Result", 0 0, L_0x7fffc3c97560;  1 drivers
v0x7fffc3c68840_0 .net "Select_negate", 0 0, L_0x7fffc3c973b0;  1 drivers
v0x7fffc3c68900_0 .net "Selection", 0 0, L_0x7fffc3c977e0;  1 drivers
S_0x7fffc3c68a40 .scope module, "sll_11" "mux2X1" 5 139, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd902e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c96b40 .functor AND 1, L_0x7f298dd902e8, L_0x7fffc3c96fe0, C4<1>, C4<1>;
L_0x7fffc3c96bb0 .functor NOT 1, L_0x7fffc3c96fe0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c96c70 .functor AND 1, L_0x7fffc3c96ea0, L_0x7fffc3c96bb0, C4<1>, C4<1>;
L_0x7fffc3c96d60 .functor OR 1, L_0x7fffc3c96c70, L_0x7fffc3c96b40, C4<0>, C4<0>;
v0x7fffc3c68c80_0 .net "DATA1", 0 0, L_0x7fffc3c96ea0;  1 drivers
v0x7fffc3c68d60_0 .net "DATA1_wire", 0 0, L_0x7fffc3c96c70;  1 drivers
v0x7fffc3c68e20_0 .net "DATA2", 0 0, L_0x7f298dd902e8;  1 drivers
v0x7fffc3c68ef0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c96b40;  1 drivers
v0x7fffc3c68fb0_0 .net "Result", 0 0, L_0x7fffc3c96d60;  1 drivers
v0x7fffc3c690c0_0 .net "Select_negate", 0 0, L_0x7fffc3c96bb0;  1 drivers
v0x7fffc3c69180_0 .net "Selection", 0 0, L_0x7fffc3c96fe0;  1 drivers
S_0x7fffc3c692c0 .scope module, "sll_12" "mux2X1" 5 138, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd902a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c95f90 .functor AND 1, L_0x7f298dd902a0, L_0x7fffc3c967f0, C4<1>, C4<1>;
L_0x7fffc3c96000 .functor NOT 1, L_0x7fffc3c967f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c96070 .functor AND 1, L_0x7fffc3c962a0, L_0x7fffc3c96000, C4<1>, C4<1>;
L_0x7fffc3c96160 .functor OR 1, L_0x7fffc3c96070, L_0x7fffc3c95f90, C4<0>, C4<0>;
v0x7fffc3c69500_0 .net "DATA1", 0 0, L_0x7fffc3c962a0;  1 drivers
v0x7fffc3c695e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c96070;  1 drivers
v0x7fffc3c696a0_0 .net "DATA2", 0 0, L_0x7f298dd902a0;  1 drivers
v0x7fffc3c69770_0 .net "DATA2_wire", 0 0, L_0x7fffc3c95f90;  1 drivers
v0x7fffc3c69830_0 .net "Result", 0 0, L_0x7fffc3c96160;  1 drivers
v0x7fffc3c69940_0 .net "Select_negate", 0 0, L_0x7fffc3c96000;  1 drivers
v0x7fffc3c69a00_0 .net "Selection", 0 0, L_0x7fffc3c967f0;  1 drivers
S_0x7fffc3c69b40 .scope module, "sll_13" "mux2X1" 5 137, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd90258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c957e0 .functor AND 1, L_0x7f298dd90258, L_0x7fffc3c95c50, C4<1>, C4<1>;
L_0x7fffc3c95850 .functor NOT 1, L_0x7fffc3c95c50, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c95910 .functor AND 1, L_0x7fffc3c95b10, L_0x7fffc3c95850, C4<1>, C4<1>;
L_0x7fffc3c959d0 .functor OR 1, L_0x7fffc3c95910, L_0x7fffc3c957e0, C4<0>, C4<0>;
v0x7fffc3c69d80_0 .net "DATA1", 0 0, L_0x7fffc3c95b10;  1 drivers
v0x7fffc3c69e60_0 .net "DATA1_wire", 0 0, L_0x7fffc3c95910;  1 drivers
v0x7fffc3c69f20_0 .net "DATA2", 0 0, L_0x7f298dd90258;  1 drivers
v0x7fffc3c69ff0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c957e0;  1 drivers
v0x7fffc3c6a0b0_0 .net "Result", 0 0, L_0x7fffc3c959d0;  1 drivers
v0x7fffc3c6a1c0_0 .net "Select_negate", 0 0, L_0x7fffc3c95850;  1 drivers
v0x7fffc3c6a280_0 .net "Selection", 0 0, L_0x7fffc3c95c50;  1 drivers
S_0x7fffc3c6a3c0 .scope module, "sll_14" "mux2X1" 5 136, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c94d20 .functor AND 1, L_0x7fffc3c953c0, L_0x7fffc3c954b0, C4<1>, C4<1>;
L_0x7fffc3c94d90 .functor NOT 1, L_0x7fffc3c954b0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c94e50 .functor AND 1, L_0x7fffc3c95050, L_0x7fffc3c94d90, C4<1>, C4<1>;
L_0x7fffc3c94f10 .functor OR 1, L_0x7fffc3c94e50, L_0x7fffc3c94d20, C4<0>, C4<0>;
v0x7fffc3c6a600_0 .net "DATA1", 0 0, L_0x7fffc3c95050;  1 drivers
v0x7fffc3c6a6e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c94e50;  1 drivers
v0x7fffc3c6a7a0_0 .net "DATA2", 0 0, L_0x7fffc3c953c0;  1 drivers
v0x7fffc3c6a870_0 .net "DATA2_wire", 0 0, L_0x7fffc3c94d20;  1 drivers
v0x7fffc3c6a930_0 .net "Result", 0 0, L_0x7fffc3c94f10;  1 drivers
v0x7fffc3c6aa40_0 .net "Select_negate", 0 0, L_0x7fffc3c94d90;  1 drivers
v0x7fffc3c6ab00_0 .net "Selection", 0 0, L_0x7fffc3c954b0;  1 drivers
S_0x7fffc3c6ac40 .scope module, "sll_15" "mux2X1" 5 135, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c94500 .functor AND 1, L_0x7fffc3c94920, L_0x7fffc3c94c80, C4<1>, C4<1>;
L_0x7fffc3c94570 .functor NOT 1, L_0x7fffc3c94c80, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c94630 .functor AND 1, L_0x7fffc3c94830, L_0x7fffc3c94570, C4<1>, C4<1>;
L_0x7fffc3c946f0 .functor OR 1, L_0x7fffc3c94630, L_0x7fffc3c94500, C4<0>, C4<0>;
v0x7fffc3c6ae80_0 .net "DATA1", 0 0, L_0x7fffc3c94830;  1 drivers
v0x7fffc3c6af60_0 .net "DATA1_wire", 0 0, L_0x7fffc3c94630;  1 drivers
v0x7fffc3c6b020_0 .net "DATA2", 0 0, L_0x7fffc3c94920;  1 drivers
v0x7fffc3c6b0f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c94500;  1 drivers
v0x7fffc3c6b1b0_0 .net "Result", 0 0, L_0x7fffc3c946f0;  1 drivers
v0x7fffc3c6b2c0_0 .net "Select_negate", 0 0, L_0x7fffc3c94570;  1 drivers
v0x7fffc3c6b380_0 .net "Selection", 0 0, L_0x7fffc3c94c80;  1 drivers
S_0x7fffc3c6b4c0 .scope module, "sll_16" "mux2X1" 5 134, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c93ad0 .functor AND 1, L_0x7fffc3c94110, L_0x7fffc3c94200, C4<1>, C4<1>;
L_0x7fffc3c93b40 .functor NOT 1, L_0x7fffc3c94200, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c93c00 .functor AND 1, L_0x7fffc3c93dd0, L_0x7fffc3c93b40, C4<1>, C4<1>;
L_0x7fffc3c93cc0 .functor OR 1, L_0x7fffc3c93c00, L_0x7fffc3c93ad0, C4<0>, C4<0>;
v0x7fffc3c6b700_0 .net "DATA1", 0 0, L_0x7fffc3c93dd0;  1 drivers
v0x7fffc3c6b7e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c93c00;  1 drivers
v0x7fffc3c6b8a0_0 .net "DATA2", 0 0, L_0x7fffc3c94110;  1 drivers
v0x7fffc3c6b970_0 .net "DATA2_wire", 0 0, L_0x7fffc3c93ad0;  1 drivers
v0x7fffc3c6ba30_0 .net "Result", 0 0, L_0x7fffc3c93cc0;  1 drivers
v0x7fffc3c6bb40_0 .net "Select_negate", 0 0, L_0x7fffc3c93b40;  1 drivers
v0x7fffc3c6bc00_0 .net "Selection", 0 0, L_0x7fffc3c94200;  1 drivers
S_0x7fffc3c6bd40 .scope module, "sll_17" "mux2X1" 5 133, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c93310 .functor AND 1, L_0x7fffc3c93700, L_0x7fffc3c93a30, C4<1>, C4<1>;
L_0x7fffc3c93380 .functor NOT 1, L_0x7fffc3c93a30, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c93440 .functor AND 1, L_0x7fffc3c93610, L_0x7fffc3c93380, C4<1>, C4<1>;
L_0x7fffc3c93500 .functor OR 1, L_0x7fffc3c93440, L_0x7fffc3c93310, C4<0>, C4<0>;
v0x7fffc3c6bf80_0 .net "DATA1", 0 0, L_0x7fffc3c93610;  1 drivers
v0x7fffc3c6c060_0 .net "DATA1_wire", 0 0, L_0x7fffc3c93440;  1 drivers
v0x7fffc3c6c120_0 .net "DATA2", 0 0, L_0x7fffc3c93700;  1 drivers
v0x7fffc3c6c1f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c93310;  1 drivers
v0x7fffc3c6c2b0_0 .net "Result", 0 0, L_0x7fffc3c93500;  1 drivers
v0x7fffc3c6c3c0_0 .net "Select_negate", 0 0, L_0x7fffc3c93380;  1 drivers
v0x7fffc3c6c480_0 .net "Selection", 0 0, L_0x7fffc3c93a30;  1 drivers
S_0x7fffc3c6c5c0 .scope module, "sll_20" "mux2X1" 5 151, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd903c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c9c550 .functor AND 1, L_0x7f298dd903c0, L_0x7fffc3c9cd70, C4<1>, C4<1>;
L_0x7fffc3c9c5c0 .functor NOT 1, L_0x7fffc3c9cd70, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c9c680 .functor AND 1, L_0x7fffc3c9c8b0, L_0x7fffc3c9c5c0, C4<1>, C4<1>;
L_0x7fffc3c9c770 .functor OR 1, L_0x7fffc3c9c680, L_0x7fffc3c9c550, C4<0>, C4<0>;
v0x7fffc3c6c800_0 .net "DATA1", 0 0, L_0x7fffc3c9c8b0;  1 drivers
v0x7fffc3c6c8e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c9c680;  1 drivers
v0x7fffc3c6c9a0_0 .net "DATA2", 0 0, L_0x7f298dd903c0;  1 drivers
v0x7fffc3c6ca70_0 .net "DATA2_wire", 0 0, L_0x7fffc3c9c550;  1 drivers
v0x7fffc3c6cb30_0 .net "Result", 0 0, L_0x7fffc3c9c770;  1 drivers
v0x7fffc3c6cc40_0 .net "Select_negate", 0 0, L_0x7fffc3c9c5c0;  1 drivers
v0x7fffc3c6cd00_0 .net "Selection", 0 0, L_0x7fffc3c9cd70;  1 drivers
S_0x7fffc3c6ce40 .scope module, "sll_21" "mux2X1" 5 150, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd90378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c9bca0 .functor AND 1, L_0x7f298dd90378, L_0x7fffc3c9c4b0, C4<1>, C4<1>;
L_0x7fffc3c9bd10 .functor NOT 1, L_0x7fffc3c9c4b0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c9bdd0 .functor AND 1, L_0x7fffc3c9c000, L_0x7fffc3c9bd10, C4<1>, C4<1>;
L_0x7fffc3c9bec0 .functor OR 1, L_0x7fffc3c9bdd0, L_0x7fffc3c9bca0, C4<0>, C4<0>;
v0x7fffc3c6d080_0 .net "DATA1", 0 0, L_0x7fffc3c9c000;  1 drivers
v0x7fffc3c6d160_0 .net "DATA1_wire", 0 0, L_0x7fffc3c9bdd0;  1 drivers
v0x7fffc3c6d220_0 .net "DATA2", 0 0, L_0x7f298dd90378;  1 drivers
v0x7fffc3c6d2f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c9bca0;  1 drivers
v0x7fffc3c6d3b0_0 .net "Result", 0 0, L_0x7fffc3c9bec0;  1 drivers
v0x7fffc3c6d4c0_0 .net "Select_negate", 0 0, L_0x7fffc3c9bd10;  1 drivers
v0x7fffc3c6d580_0 .net "Selection", 0 0, L_0x7fffc3c9c4b0;  1 drivers
S_0x7fffc3c6d6c0 .scope module, "sll_22" "mux2X1" 5 149, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c9b360 .functor AND 1, L_0x7fffc3c9b7b0, L_0x7fffc3c9bc00, C4<1>, C4<1>;
L_0x7fffc3c9b3d0 .functor NOT 1, L_0x7fffc3c9bc00, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c9b490 .functor AND 1, L_0x7fffc3c9b6c0, L_0x7fffc3c9b3d0, C4<1>, C4<1>;
L_0x7fffc3c9b580 .functor OR 1, L_0x7fffc3c9b490, L_0x7fffc3c9b360, C4<0>, C4<0>;
v0x7fffc3c6d900_0 .net "DATA1", 0 0, L_0x7fffc3c9b6c0;  1 drivers
v0x7fffc3c6d9e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c9b490;  1 drivers
v0x7fffc3c6daa0_0 .net "DATA2", 0 0, L_0x7fffc3c9b7b0;  1 drivers
v0x7fffc3c6db70_0 .net "DATA2_wire", 0 0, L_0x7fffc3c9b360;  1 drivers
v0x7fffc3c6dc30_0 .net "Result", 0 0, L_0x7fffc3c9b580;  1 drivers
v0x7fffc3c6dd40_0 .net "Select_negate", 0 0, L_0x7fffc3c9b3d0;  1 drivers
v0x7fffc3c6de00_0 .net "Selection", 0 0, L_0x7fffc3c9bc00;  1 drivers
S_0x7fffc3c6df40 .scope module, "sll_23" "mux2X1" 5 148, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c9a720 .functor AND 1, L_0x7fffc3c9ae80, L_0x7fffc3c9af70, C4<1>, C4<1>;
L_0x7fffc3c9a790 .functor NOT 1, L_0x7fffc3c9af70, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c9a850 .functor AND 1, L_0x7fffc3c9aa50, L_0x7fffc3c9a790, C4<1>, C4<1>;
L_0x7fffc3c9a910 .functor OR 1, L_0x7fffc3c9a850, L_0x7fffc3c9a720, C4<0>, C4<0>;
v0x7fffc3c6e180_0 .net "DATA1", 0 0, L_0x7fffc3c9aa50;  1 drivers
v0x7fffc3c6e260_0 .net "DATA1_wire", 0 0, L_0x7fffc3c9a850;  1 drivers
v0x7fffc3c6e320_0 .net "DATA2", 0 0, L_0x7fffc3c9ae80;  1 drivers
v0x7fffc3c6e3f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c9a720;  1 drivers
v0x7fffc3c6e4b0_0 .net "Result", 0 0, L_0x7fffc3c9a910;  1 drivers
v0x7fffc3c6e5c0_0 .net "Select_negate", 0 0, L_0x7fffc3c9a790;  1 drivers
v0x7fffc3c6e680_0 .net "Selection", 0 0, L_0x7fffc3c9af70;  1 drivers
S_0x7fffc3c6e7c0 .scope module, "sll_24" "mux2X1" 5 147, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c99e40 .functor AND 1, L_0x7fffc3c9a260, L_0x7fffc3c9a680, C4<1>, C4<1>;
L_0x7fffc3c99eb0 .functor NOT 1, L_0x7fffc3c9a680, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c99f70 .functor AND 1, L_0x7fffc3c9a170, L_0x7fffc3c99eb0, C4<1>, C4<1>;
L_0x7fffc3c9a030 .functor OR 1, L_0x7fffc3c99f70, L_0x7fffc3c99e40, C4<0>, C4<0>;
v0x7fffc3c6ea00_0 .net "DATA1", 0 0, L_0x7fffc3c9a170;  1 drivers
v0x7fffc3c6eae0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c99f70;  1 drivers
v0x7fffc3c6eba0_0 .net "DATA2", 0 0, L_0x7fffc3c9a260;  1 drivers
v0x7fffc3c6ec70_0 .net "DATA2_wire", 0 0, L_0x7fffc3c99e40;  1 drivers
v0x7fffc3c6ed30_0 .net "Result", 0 0, L_0x7fffc3c9a030;  1 drivers
v0x7fffc3c6ee40_0 .net "Select_negate", 0 0, L_0x7fffc3c99eb0;  1 drivers
v0x7fffc3c6ef00_0 .net "Selection", 0 0, L_0x7fffc3c9a680;  1 drivers
S_0x7fffc3c6f040 .scope module, "sll_25" "mux2X1" 5 146, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c99290 .functor AND 1, L_0x7fffc3c99990, L_0x7fffc3c99a80, C4<1>, C4<1>;
L_0x7fffc3c99300 .functor NOT 1, L_0x7fffc3c99a80, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c993c0 .functor AND 1, L_0x7fffc3c99590, L_0x7fffc3c99300, C4<1>, C4<1>;
L_0x7fffc3c99480 .functor OR 1, L_0x7fffc3c993c0, L_0x7fffc3c99290, C4<0>, C4<0>;
v0x7fffc3c6f280_0 .net "DATA1", 0 0, L_0x7fffc3c99590;  1 drivers
v0x7fffc3c6f360_0 .net "DATA1_wire", 0 0, L_0x7fffc3c993c0;  1 drivers
v0x7fffc3c6f420_0 .net "DATA2", 0 0, L_0x7fffc3c99990;  1 drivers
v0x7fffc3c6f4f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c99290;  1 drivers
v0x7fffc3c6f5b0_0 .net "Result", 0 0, L_0x7fffc3c99480;  1 drivers
v0x7fffc3c6f6c0_0 .net "Select_negate", 0 0, L_0x7fffc3c99300;  1 drivers
v0x7fffc3c6f780_0 .net "Selection", 0 0, L_0x7fffc3c99a80;  1 drivers
S_0x7fffc3c6f8c0 .scope module, "sll_26" "mux2X1" 5 145, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c98a60 .functor AND 1, L_0x7fffc3c98e50, L_0x7fffc3c991f0, C4<1>, C4<1>;
L_0x7fffc3c98ad0 .functor NOT 1, L_0x7fffc3c991f0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c98b90 .functor AND 1, L_0x7fffc3c98d60, L_0x7fffc3c98ad0, C4<1>, C4<1>;
L_0x7fffc3c98c50 .functor OR 1, L_0x7fffc3c98b90, L_0x7fffc3c98a60, C4<0>, C4<0>;
v0x7fffc3c6fb00_0 .net "DATA1", 0 0, L_0x7fffc3c98d60;  1 drivers
v0x7fffc3c6fbe0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c98b90;  1 drivers
v0x7fffc3c6fca0_0 .net "DATA2", 0 0, L_0x7fffc3c98e50;  1 drivers
v0x7fffc3c6fd70_0 .net "DATA2_wire", 0 0, L_0x7fffc3c98a60;  1 drivers
v0x7fffc3c6fe30_0 .net "Result", 0 0, L_0x7fffc3c98c50;  1 drivers
v0x7fffc3c6ff40_0 .net "Select_negate", 0 0, L_0x7fffc3c98ad0;  1 drivers
v0x7fffc3c70000_0 .net "Selection", 0 0, L_0x7fffc3c991f0;  1 drivers
S_0x7fffc3c70140 .scope module, "sll_27" "mux2X1" 5 144, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c97ec0 .functor AND 1, L_0x7fffc3c985e0, L_0x7fffc3c986d0, C4<1>, C4<1>;
L_0x7fffc3c97f30 .functor NOT 1, L_0x7fffc3c986d0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c97ff0 .functor AND 1, L_0x7fffc3c981c0, L_0x7fffc3c97f30, C4<1>, C4<1>;
L_0x7fffc3c980b0 .functor OR 1, L_0x7fffc3c97ff0, L_0x7fffc3c97ec0, C4<0>, C4<0>;
v0x7fffc3c70380_0 .net "DATA1", 0 0, L_0x7fffc3c981c0;  1 drivers
v0x7fffc3c70460_0 .net "DATA1_wire", 0 0, L_0x7fffc3c97ff0;  1 drivers
v0x7fffc3c70520_0 .net "DATA2", 0 0, L_0x7fffc3c985e0;  1 drivers
v0x7fffc3c705f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c97ec0;  1 drivers
v0x7fffc3c706b0_0 .net "Result", 0 0, L_0x7fffc3c980b0;  1 drivers
v0x7fffc3c707c0_0 .net "Select_negate", 0 0, L_0x7fffc3c97f30;  1 drivers
v0x7fffc3c70880_0 .net "Selection", 0 0, L_0x7fffc3c986d0;  1 drivers
S_0x7fffc3c709c0 .scope module, "srl_00" "mux2X1" 5 128, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c92570 .functor AND 1, L_0x7fffc3c929c0, L_0x7fffc3c92cd0, C4<1>, C4<1>;
L_0x7fffc3c925e0 .functor NOT 1, L_0x7fffc3c92cd0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c926a0 .functor AND 1, L_0x7fffc3c928d0, L_0x7fffc3c925e0, C4<1>, C4<1>;
L_0x7fffc3c92790 .functor OR 1, L_0x7fffc3c926a0, L_0x7fffc3c92570, C4<0>, C4<0>;
v0x7fffc3c70c00_0 .net "DATA1", 0 0, L_0x7fffc3c928d0;  1 drivers
v0x7fffc3c70ce0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c926a0;  1 drivers
v0x7fffc3c70da0_0 .net "DATA2", 0 0, L_0x7fffc3c929c0;  1 drivers
v0x7fffc3c70e70_0 .net "DATA2_wire", 0 0, L_0x7fffc3c92570;  1 drivers
v0x7fffc3c70f30_0 .net "Result", 0 0, L_0x7fffc3c92790;  1 drivers
v0x7fffc3c71040_0 .net "Select_negate", 0 0, L_0x7fffc3c925e0;  1 drivers
v0x7fffc3c71100_0 .net "Selection", 0 0, L_0x7fffc3c92cd0;  1 drivers
S_0x7fffc3c71240 .scope module, "srl_01" "mux2X1" 5 127, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c91b80 .functor AND 1, L_0x7fffc3c921d0, L_0x7fffc3c922c0, C4<1>, C4<1>;
L_0x7fffc3c91bf0 .functor NOT 1, L_0x7fffc3c922c0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c91cb0 .functor AND 1, L_0x7fffc3c91ee0, L_0x7fffc3c91bf0, C4<1>, C4<1>;
L_0x7fffc3c91da0 .functor OR 1, L_0x7fffc3c91cb0, L_0x7fffc3c91b80, C4<0>, C4<0>;
v0x7fffc3c71480_0 .net "DATA1", 0 0, L_0x7fffc3c91ee0;  1 drivers
v0x7fffc3c71560_0 .net "DATA1_wire", 0 0, L_0x7fffc3c91cb0;  1 drivers
v0x7fffc3c71620_0 .net "DATA2", 0 0, L_0x7fffc3c921d0;  1 drivers
v0x7fffc3c716f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c91b80;  1 drivers
v0x7fffc3c717b0_0 .net "Result", 0 0, L_0x7fffc3c91da0;  1 drivers
v0x7fffc3c718c0_0 .net "Select_negate", 0 0, L_0x7fffc3c91bf0;  1 drivers
v0x7fffc3c71980_0 .net "Selection", 0 0, L_0x7fffc3c922c0;  1 drivers
S_0x7fffc3c71ac0 .scope module, "srl_02" "mux2X1" 5 126, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c913b0 .functor AND 1, L_0x7fffc3c91800, L_0x7fffc3c91ae0, C4<1>, C4<1>;
L_0x7fffc3c91420 .functor NOT 1, L_0x7fffc3c91ae0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c914e0 .functor AND 1, L_0x7fffc3c91710, L_0x7fffc3c91420, C4<1>, C4<1>;
L_0x7fffc3c915d0 .functor OR 1, L_0x7fffc3c914e0, L_0x7fffc3c913b0, C4<0>, C4<0>;
v0x7fffc3c71d00_0 .net "DATA1", 0 0, L_0x7fffc3c91710;  1 drivers
v0x7fffc3c71de0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c914e0;  1 drivers
v0x7fffc3c71ea0_0 .net "DATA2", 0 0, L_0x7fffc3c91800;  1 drivers
v0x7fffc3c71f70_0 .net "DATA2_wire", 0 0, L_0x7fffc3c913b0;  1 drivers
v0x7fffc3c72030_0 .net "Result", 0 0, L_0x7fffc3c915d0;  1 drivers
v0x7fffc3c72140_0 .net "Select_negate", 0 0, L_0x7fffc3c91420;  1 drivers
v0x7fffc3c72200_0 .net "Selection", 0 0, L_0x7fffc3c91ae0;  1 drivers
S_0x7fffc3c72340 .scope module, "srl_03" "mux2X1" 5 125, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c90640 .functor AND 1, L_0x7fffc3c90c30, L_0x7fffc3c90d20, C4<1>, C4<1>;
L_0x7fffc3c906b0 .functor NOT 1, L_0x7fffc3c90d20, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c90770 .functor AND 1, L_0x7fffc3c90970, L_0x7fffc3c906b0, C4<1>, C4<1>;
L_0x7fffc3c90830 .functor OR 1, L_0x7fffc3c90770, L_0x7fffc3c90640, C4<0>, C4<0>;
v0x7fffc3c72580_0 .net "DATA1", 0 0, L_0x7fffc3c90970;  1 drivers
v0x7fffc3c72660_0 .net "DATA1_wire", 0 0, L_0x7fffc3c90770;  1 drivers
v0x7fffc3c72720_0 .net "DATA2", 0 0, L_0x7fffc3c90c30;  1 drivers
v0x7fffc3c727f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c90640;  1 drivers
v0x7fffc3c728b0_0 .net "Result", 0 0, L_0x7fffc3c90830;  1 drivers
v0x7fffc3c729c0_0 .net "Select_negate", 0 0, L_0x7fffc3c906b0;  1 drivers
v0x7fffc3c72a80_0 .net "Selection", 0 0, L_0x7fffc3c90d20;  1 drivers
S_0x7fffc3c72bc0 .scope module, "srl_04" "mux2X1" 5 124, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c8fed0 .functor AND 1, L_0x7fffc3c902f0, L_0x7fffc3c905a0, C4<1>, C4<1>;
L_0x7fffc3c8ff40 .functor NOT 1, L_0x7fffc3c905a0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c90000 .functor AND 1, L_0x7fffc3c90200, L_0x7fffc3c8ff40, C4<1>, C4<1>;
L_0x7fffc3c900c0 .functor OR 1, L_0x7fffc3c90000, L_0x7fffc3c8fed0, C4<0>, C4<0>;
v0x7fffc3c72e00_0 .net "DATA1", 0 0, L_0x7fffc3c90200;  1 drivers
v0x7fffc3c72ee0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c90000;  1 drivers
v0x7fffc3c72fa0_0 .net "DATA2", 0 0, L_0x7fffc3c902f0;  1 drivers
v0x7fffc3c73070_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8fed0;  1 drivers
v0x7fffc3c73130_0 .net "Result", 0 0, L_0x7fffc3c900c0;  1 drivers
v0x7fffc3c73240_0 .net "Select_negate", 0 0, L_0x7fffc3c8ff40;  1 drivers
v0x7fffc3c73300_0 .net "Selection", 0 0, L_0x7fffc3c905a0;  1 drivers
S_0x7fffc3c73440 .scope module, "srl_05" "mux2X1" 5 123, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c8f650 .functor AND 1, L_0x7fffc3c8fb90, L_0x7fffc3c8fc80, C4<1>, C4<1>;
L_0x7fffc3c8f6c0 .functor NOT 1, L_0x7fffc3c8fc80, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8f730 .functor AND 1, L_0x7fffc3c8f900, L_0x7fffc3c8f6c0, C4<1>, C4<1>;
L_0x7fffc3c8f7f0 .functor OR 1, L_0x7fffc3c8f730, L_0x7fffc3c8f650, C4<0>, C4<0>;
v0x7fffc3c73680_0 .net "DATA1", 0 0, L_0x7fffc3c8f900;  1 drivers
v0x7fffc3c73760_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8f730;  1 drivers
v0x7fffc3c73820_0 .net "DATA2", 0 0, L_0x7fffc3c8fb90;  1 drivers
v0x7fffc3c738f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8f650;  1 drivers
v0x7fffc3c739b0_0 .net "Result", 0 0, L_0x7fffc3c8f7f0;  1 drivers
v0x7fffc3c73ac0_0 .net "Select_negate", 0 0, L_0x7fffc3c8f6c0;  1 drivers
v0x7fffc3c73b80_0 .net "Selection", 0 0, L_0x7fffc3c8fc80;  1 drivers
S_0x7fffc3c73cc0 .scope module, "srl_06" "mux2X1" 5 122, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c8ef40 .functor AND 1, L_0x7fffc3c8f330, L_0x7fffc3c8f5b0, C4<1>, C4<1>;
L_0x7fffc3c8efb0 .functor NOT 1, L_0x7fffc3c8f5b0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8f070 .functor AND 1, L_0x7fffc3c8f240, L_0x7fffc3c8efb0, C4<1>, C4<1>;
L_0x7fffc3c8f130 .functor OR 1, L_0x7fffc3c8f070, L_0x7fffc3c8ef40, C4<0>, C4<0>;
v0x7fffc3c73f00_0 .net "DATA1", 0 0, L_0x7fffc3c8f240;  1 drivers
v0x7fffc3c73fe0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8f070;  1 drivers
v0x7fffc3c740a0_0 .net "DATA2", 0 0, L_0x7fffc3c8f330;  1 drivers
v0x7fffc3c74170_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8ef40;  1 drivers
v0x7fffc3c74230_0 .net "Result", 0 0, L_0x7fffc3c8f130;  1 drivers
v0x7fffc3c74340_0 .net "Select_negate", 0 0, L_0x7fffc3c8efb0;  1 drivers
v0x7fffc3c74400_0 .net "Selection", 0 0, L_0x7fffc3c8f5b0;  1 drivers
S_0x7fffc3c74540 .scope module, "srl_07" "mux2X1" 5 121, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd90210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8e890 .functor AND 1, L_0x7f298dd90210, L_0x7fffc3c8ed20, C4<1>, C4<1>;
L_0x7fffc3c8e900 .functor NOT 1, L_0x7fffc3c8ed20, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8e9c0 .functor AND 1, L_0x7fffc3c8eb90, L_0x7fffc3c8e900, C4<1>, C4<1>;
L_0x7fffc3c8ea80 .functor OR 1, L_0x7fffc3c8e9c0, L_0x7fffc3c8e890, C4<0>, C4<0>;
v0x7fffc3c74780_0 .net "DATA1", 0 0, L_0x7fffc3c8eb90;  1 drivers
v0x7fffc3c74860_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8e9c0;  1 drivers
v0x7fffc3c74920_0 .net "DATA2", 0 0, L_0x7f298dd90210;  1 drivers
v0x7fffc3c749f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8e890;  1 drivers
v0x7fffc3c74ab0_0 .net "Result", 0 0, L_0x7fffc3c8ea80;  1 drivers
v0x7fffc3c74bc0_0 .net "Select_negate", 0 0, L_0x7fffc3c8e900;  1 drivers
v0x7fffc3c74c80_0 .net "Selection", 0 0, L_0x7fffc3c8ed20;  1 drivers
S_0x7fffc3c74dc0 .scope module, "srl_10" "mux2X1" 5 107, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c8a2d0 .functor AND 1, L_0x7fffc3c8a7c0, L_0x7fffc3c8a8b0, C4<1>, C4<1>;
L_0x7fffc3c8a340 .functor NOT 1, L_0x7fffc3c8a8b0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8a400 .functor AND 1, L_0x7fffc3c8a630, L_0x7fffc3c8a340, C4<1>, C4<1>;
L_0x7fffc3c8a4f0 .functor OR 1, L_0x7fffc3c8a400, L_0x7fffc3c8a2d0, C4<0>, C4<0>;
v0x7fffc3c75000_0 .net "DATA1", 0 0, L_0x7fffc3c8a630;  1 drivers
v0x7fffc3c750e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8a400;  1 drivers
v0x7fffc3c751a0_0 .net "DATA2", 0 0, L_0x7fffc3c8a7c0;  1 drivers
v0x7fffc3c75270_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8a2d0;  1 drivers
v0x7fffc3c75330_0 .net "Result", 0 0, L_0x7fffc3c8a4f0;  1 drivers
v0x7fffc3c75440_0 .net "Select_negate", 0 0, L_0x7fffc3c8a340;  1 drivers
v0x7fffc3c75500_0 .net "Selection", 0 0, L_0x7fffc3c8a8b0;  1 drivers
S_0x7fffc3c75640 .scope module, "srl_11" "mux2X1" 5 106, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c89a80 .functor AND 1, L_0x7fffc3c8a0b0, L_0x7fffc3c8a230, C4<1>, C4<1>;
L_0x7fffc3c89d00 .functor NOT 1, L_0x7fffc3c8a230, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c89dc0 .functor AND 1, L_0x7fffc3c89fc0, L_0x7fffc3c89d00, C4<1>, C4<1>;
L_0x7fffc3c89e80 .functor OR 1, L_0x7fffc3c89dc0, L_0x7fffc3c89a80, C4<0>, C4<0>;
v0x7fffc3c75880_0 .net "DATA1", 0 0, L_0x7fffc3c89fc0;  1 drivers
v0x7fffc3c75960_0 .net "DATA1_wire", 0 0, L_0x7fffc3c89dc0;  1 drivers
v0x7fffc3c75a20_0 .net "DATA2", 0 0, L_0x7fffc3c8a0b0;  1 drivers
v0x7fffc3c75af0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c89a80;  1 drivers
v0x7fffc3c75bb0_0 .net "Result", 0 0, L_0x7fffc3c89e80;  1 drivers
v0x7fffc3c75cc0_0 .net "Select_negate", 0 0, L_0x7fffc3c89d00;  1 drivers
v0x7fffc3c75d80_0 .net "Selection", 0 0, L_0x7fffc3c8a230;  1 drivers
S_0x7fffc3c75ec0 .scope module, "srl_12" "mux2X1" 5 105, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c896b0 .functor AND 1, L_0x7fffc3c89af0, L_0x7fffc3c89be0, C4<1>, C4<1>;
L_0x7fffc3c89720 .functor NOT 1, L_0x7fffc3c89be0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c89790 .functor AND 1, L_0x7fffc3c89990, L_0x7fffc3c89720, C4<1>, C4<1>;
L_0x7fffc3c89850 .functor OR 1, L_0x7fffc3c89790, L_0x7fffc3c896b0, C4<0>, C4<0>;
v0x7fffc3c76100_0 .net "DATA1", 0 0, L_0x7fffc3c89990;  1 drivers
v0x7fffc3c761e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c89790;  1 drivers
v0x7fffc3c762a0_0 .net "DATA2", 0 0, L_0x7fffc3c89af0;  1 drivers
v0x7fffc3c76370_0 .net "DATA2_wire", 0 0, L_0x7fffc3c896b0;  1 drivers
v0x7fffc3c76430_0 .net "Result", 0 0, L_0x7fffc3c89850;  1 drivers
v0x7fffc3c76540_0 .net "Select_negate", 0 0, L_0x7fffc3c89720;  1 drivers
v0x7fffc3c76600_0 .net "Selection", 0 0, L_0x7fffc3c89be0;  1 drivers
S_0x7fffc3c76740 .scope module, "srl_13" "mux2X1" 5 104, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c88cb0 .functor AND 1, L_0x7fffc3c890a0, L_0x7fffc3c89400, C4<1>, C4<1>;
L_0x7fffc3c88d20 .functor NOT 1, L_0x7fffc3c89400, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c88de0 .functor AND 1, L_0x7fffc3c88fb0, L_0x7fffc3c88d20, C4<1>, C4<1>;
L_0x7fffc3c88ea0 .functor OR 1, L_0x7fffc3c88de0, L_0x7fffc3c88cb0, C4<0>, C4<0>;
v0x7fffc3c76980_0 .net "DATA1", 0 0, L_0x7fffc3c88fb0;  1 drivers
v0x7fffc3c76a60_0 .net "DATA1_wire", 0 0, L_0x7fffc3c88de0;  1 drivers
v0x7fffc3c76b20_0 .net "DATA2", 0 0, L_0x7fffc3c890a0;  1 drivers
v0x7fffc3c76bf0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c88cb0;  1 drivers
v0x7fffc3c76cb0_0 .net "Result", 0 0, L_0x7fffc3c88ea0;  1 drivers
v0x7fffc3c76dc0_0 .net "Select_negate", 0 0, L_0x7fffc3c88d20;  1 drivers
v0x7fffc3c76e80_0 .net "Selection", 0 0, L_0x7fffc3c89400;  1 drivers
S_0x7fffc3c76fc0 .scope module, "srl_14" "mux2X1" 5 103, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd90138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c88730 .functor AND 1, L_0x7f298dd90138, L_0x7fffc3c88bc0, C4<1>, C4<1>;
L_0x7fffc3c887a0 .functor NOT 1, L_0x7fffc3c88bc0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c88860 .functor AND 1, L_0x7fffc3c88a30, L_0x7fffc3c887a0, C4<1>, C4<1>;
L_0x7fffc3c88920 .functor OR 1, L_0x7fffc3c88860, L_0x7fffc3c88730, C4<0>, C4<0>;
v0x7fffc3c77200_0 .net "DATA1", 0 0, L_0x7fffc3c88a30;  1 drivers
v0x7fffc3c772e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c88860;  1 drivers
v0x7fffc3c773a0_0 .net "DATA2", 0 0, L_0x7f298dd90138;  1 drivers
v0x7fffc3c77470_0 .net "DATA2_wire", 0 0, L_0x7fffc3c88730;  1 drivers
v0x7fffc3c77530_0 .net "Result", 0 0, L_0x7fffc3c88920;  1 drivers
v0x7fffc3c77640_0 .net "Select_negate", 0 0, L_0x7fffc3c887a0;  1 drivers
v0x7fffc3c77700_0 .net "Selection", 0 0, L_0x7fffc3c88bc0;  1 drivers
S_0x7fffc3c77840 .scope module, "srl_15" "mux2X1" 5 102, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd900f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c88210 .functor AND 1, L_0x7f298dd900f0, L_0x7fffc3c88650, C4<1>, C4<1>;
L_0x7fffc3c88280 .functor NOT 1, L_0x7fffc3c88650, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c88340 .functor AND 1, L_0x7fffc3c88510, L_0x7fffc3c88280, C4<1>, C4<1>;
L_0x7fffc3c88400 .functor OR 1, L_0x7fffc3c88340, L_0x7fffc3c88210, C4<0>, C4<0>;
v0x7fffc3c77a80_0 .net "DATA1", 0 0, L_0x7fffc3c88510;  1 drivers
v0x7fffc3c77b60_0 .net "DATA1_wire", 0 0, L_0x7fffc3c88340;  1 drivers
v0x7fffc3c77c20_0 .net "DATA2", 0 0, L_0x7f298dd900f0;  1 drivers
v0x7fffc3c77cf0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c88210;  1 drivers
v0x7fffc3c77db0_0 .net "Result", 0 0, L_0x7fffc3c88400;  1 drivers
v0x7fffc3c77ec0_0 .net "Select_negate", 0 0, L_0x7fffc3c88280;  1 drivers
v0x7fffc3c77f80_0 .net "Selection", 0 0, L_0x7fffc3c88650;  1 drivers
S_0x7fffc3c780c0 .scope module, "srl_16" "mux2X1" 5 101, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd900a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c87d30 .functor AND 1, L_0x7f298dd900a8, L_0x7fffc3c88170, C4<1>, C4<1>;
L_0x7fffc3c87da0 .functor NOT 1, L_0x7fffc3c88170, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c87e60 .functor AND 1, L_0x7fffc3c88030, L_0x7fffc3c87da0, C4<1>, C4<1>;
L_0x7fffc3c87f20 .functor OR 1, L_0x7fffc3c87e60, L_0x7fffc3c87d30, C4<0>, C4<0>;
v0x7fffc3c78300_0 .net "DATA1", 0 0, L_0x7fffc3c88030;  1 drivers
v0x7fffc3c783e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c87e60;  1 drivers
v0x7fffc3c784a0_0 .net "DATA2", 0 0, L_0x7f298dd900a8;  1 drivers
v0x7fffc3c78570_0 .net "DATA2_wire", 0 0, L_0x7fffc3c87d30;  1 drivers
v0x7fffc3c78630_0 .net "Result", 0 0, L_0x7fffc3c87f20;  1 drivers
v0x7fffc3c78740_0 .net "Select_negate", 0 0, L_0x7fffc3c87da0;  1 drivers
v0x7fffc3c78800_0 .net "Selection", 0 0, L_0x7fffc3c88170;  1 drivers
S_0x7fffc3c78940 .scope module, "srl_17" "mux2X1" 5 100, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd90060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c87850 .functor AND 1, L_0x7f298dd90060, L_0x7fffc3c87c90, C4<1>, C4<1>;
L_0x7fffc3c878c0 .functor NOT 1, L_0x7fffc3c87c90, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c87980 .functor AND 1, L_0x7fffc3c87b50, L_0x7fffc3c878c0, C4<1>, C4<1>;
L_0x7fffc3c87a40 .functor OR 1, L_0x7fffc3c87980, L_0x7fffc3c87850, C4<0>, C4<0>;
v0x7fffc3c78b80_0 .net "DATA1", 0 0, L_0x7fffc3c87b50;  1 drivers
v0x7fffc3c78c60_0 .net "DATA1_wire", 0 0, L_0x7fffc3c87980;  1 drivers
v0x7fffc3c78d20_0 .net "DATA2", 0 0, L_0x7f298dd90060;  1 drivers
v0x7fffc3c78df0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c87850;  1 drivers
v0x7fffc3c78eb0_0 .net "Result", 0 0, L_0x7fffc3c87a40;  1 drivers
v0x7fffc3c78fc0_0 .net "Select_negate", 0 0, L_0x7fffc3c878c0;  1 drivers
v0x7fffc3c79080_0 .net "Selection", 0 0, L_0x7fffc3c87c90;  1 drivers
S_0x7fffc3c791c0 .scope module, "srl_20" "mux2X1" 5 118, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c8dc70 .functor AND 1, L_0x7fffc3c8e0c0, L_0x7fffc3c8e310, C4<1>, C4<1>;
L_0x7fffc3c8dce0 .functor NOT 1, L_0x7fffc3c8e310, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8dda0 .functor AND 1, L_0x7fffc3c8dfd0, L_0x7fffc3c8dce0, C4<1>, C4<1>;
L_0x7fffc3c8de90 .functor OR 1, L_0x7fffc3c8dda0, L_0x7fffc3c8dc70, C4<0>, C4<0>;
v0x7fffc3c79400_0 .net "DATA1", 0 0, L_0x7fffc3c8dfd0;  1 drivers
v0x7fffc3c794e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8dda0;  1 drivers
v0x7fffc3c795a0_0 .net "DATA2", 0 0, L_0x7fffc3c8e0c0;  1 drivers
v0x7fffc3c79670_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8dc70;  1 drivers
v0x7fffc3c79730_0 .net "Result", 0 0, L_0x7fffc3c8de90;  1 drivers
v0x7fffc3c79840_0 .net "Select_negate", 0 0, L_0x7fffc3c8dce0;  1 drivers
v0x7fffc3c79900_0 .net "Selection", 0 0, L_0x7fffc3c8e310;  1 drivers
S_0x7fffc3c79a40 .scope module, "srl_21" "mux2X1" 5 117, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c8cd80 .functor AND 1, L_0x7fffc3c8d990, L_0x7fffc3c8da80, C4<1>, C4<1>;
L_0x7fffc3c8d470 .functor NOT 1, L_0x7fffc3c8da80, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8d530 .functor AND 1, L_0x7fffc3c8d760, L_0x7fffc3c8d470, C4<1>, C4<1>;
L_0x7fffc3c8d620 .functor OR 1, L_0x7fffc3c8d530, L_0x7fffc3c8cd80, C4<0>, C4<0>;
v0x7fffc3c79c80_0 .net "DATA1", 0 0, L_0x7fffc3c8d760;  1 drivers
v0x7fffc3c79d60_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8d530;  1 drivers
v0x7fffc3c79e20_0 .net "DATA2", 0 0, L_0x7fffc3c8d990;  1 drivers
v0x7fffc3c79ef0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8cd80;  1 drivers
v0x7fffc3c79fb0_0 .net "Result", 0 0, L_0x7fffc3c8d620;  1 drivers
v0x7fffc3c7a0c0_0 .net "Select_negate", 0 0, L_0x7fffc3c8d470;  1 drivers
v0x7fffc3c7a180_0 .net "Selection", 0 0, L_0x7fffc3c8da80;  1 drivers
S_0x7fffc3c7a2c0 .scope module, "srl_22" "mux2X1" 5 116, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c8ce00 .functor AND 1, L_0x7fffc3c8d250, L_0x7fffc3c8cce0, C4<1>, C4<1>;
L_0x7fffc3c8ce70 .functor NOT 1, L_0x7fffc3c8cce0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8cf30 .functor AND 1, L_0x7fffc3c8d160, L_0x7fffc3c8ce70, C4<1>, C4<1>;
L_0x7fffc3c8d020 .functor OR 1, L_0x7fffc3c8cf30, L_0x7fffc3c8ce00, C4<0>, C4<0>;
v0x7fffc3c7a500_0 .net "DATA1", 0 0, L_0x7fffc3c8d160;  1 drivers
v0x7fffc3c7a5e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8cf30;  1 drivers
v0x7fffc3c7a6a0_0 .net "DATA2", 0 0, L_0x7fffc3c8d250;  1 drivers
v0x7fffc3c7a770_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8ce00;  1 drivers
v0x7fffc3c7a830_0 .net "Result", 0 0, L_0x7fffc3c8d020;  1 drivers
v0x7fffc3c7a940_0 .net "Select_negate", 0 0, L_0x7fffc3c8ce70;  1 drivers
v0x7fffc3c7aa00_0 .net "Selection", 0 0, L_0x7fffc3c8cce0;  1 drivers
S_0x7fffc3c7ab40 .scope module, "srl_23" "mux2X1" 5 115, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c8c620 .functor AND 1, L_0x7fffc3c8cb50, L_0x7fffc3c8cc40, C4<1>, C4<1>;
L_0x7fffc3c8c690 .functor NOT 1, L_0x7fffc3c8cc40, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8c750 .functor AND 1, L_0x7fffc3c8c950, L_0x7fffc3c8c690, C4<1>, C4<1>;
L_0x7fffc3c8c810 .functor OR 1, L_0x7fffc3c8c750, L_0x7fffc3c8c620, C4<0>, C4<0>;
v0x7fffc3c7ad80_0 .net "DATA1", 0 0, L_0x7fffc3c8c950;  1 drivers
v0x7fffc3c7ae60_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8c750;  1 drivers
v0x7fffc3c7af20_0 .net "DATA2", 0 0, L_0x7fffc3c8cb50;  1 drivers
v0x7fffc3c7aff0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8c620;  1 drivers
v0x7fffc3c7b0b0_0 .net "Result", 0 0, L_0x7fffc3c8c810;  1 drivers
v0x7fffc3c7b1c0_0 .net "Select_negate", 0 0, L_0x7fffc3c8c690;  1 drivers
v0x7fffc3c7b280_0 .net "Selection", 0 0, L_0x7fffc3c8cc40;  1 drivers
S_0x7fffc3c7b3c0 .scope module, "srl_24" "mux2X1" 5 114, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c8bf70 .functor AND 1, L_0x7fffc3c8c390, L_0x7fffc3c8c580, C4<1>, C4<1>;
L_0x7fffc3c8bfe0 .functor NOT 1, L_0x7fffc3c8c580, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8c0a0 .functor AND 1, L_0x7fffc3c8c2a0, L_0x7fffc3c8bfe0, C4<1>, C4<1>;
L_0x7fffc3c8c160 .functor OR 1, L_0x7fffc3c8c0a0, L_0x7fffc3c8bf70, C4<0>, C4<0>;
v0x7fffc3c7b600_0 .net "DATA1", 0 0, L_0x7fffc3c8c2a0;  1 drivers
v0x7fffc3c7b6e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8c0a0;  1 drivers
v0x7fffc3c7b7a0_0 .net "DATA2", 0 0, L_0x7fffc3c8c390;  1 drivers
v0x7fffc3c7b870_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8bf70;  1 drivers
v0x7fffc3c7b930_0 .net "Result", 0 0, L_0x7fffc3c8c160;  1 drivers
v0x7fffc3c7ba40_0 .net "Select_negate", 0 0, L_0x7fffc3c8bfe0;  1 drivers
v0x7fffc3c7bb00_0 .net "Selection", 0 0, L_0x7fffc3c8c580;  1 drivers
S_0x7fffc3c7bc40 .scope module, "srl_25" "mux2X1" 5 113, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7fffc3c8b870 .functor AND 1, L_0x7fffc3c8bd40, L_0x7fffc3c8bde0, C4<1>, C4<1>;
L_0x7fffc3c8b8e0 .functor NOT 1, L_0x7fffc3c8bde0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8b9a0 .functor AND 1, L_0x7fffc3c8bb70, L_0x7fffc3c8b8e0, C4<1>, C4<1>;
L_0x7fffc3c8ba60 .functor OR 1, L_0x7fffc3c8b9a0, L_0x7fffc3c8b870, C4<0>, C4<0>;
v0x7fffc3c7be80_0 .net "DATA1", 0 0, L_0x7fffc3c8bb70;  1 drivers
v0x7fffc3c7bf60_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8b9a0;  1 drivers
v0x7fffc3c7c020_0 .net "DATA2", 0 0, L_0x7fffc3c8bd40;  1 drivers
v0x7fffc3c7c0f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8b870;  1 drivers
v0x7fffc3c7c1b0_0 .net "Result", 0 0, L_0x7fffc3c8ba60;  1 drivers
v0x7fffc3c7c2c0_0 .net "Select_negate", 0 0, L_0x7fffc3c8b8e0;  1 drivers
v0x7fffc3c7c380_0 .net "Selection", 0 0, L_0x7fffc3c8bde0;  1 drivers
S_0x7fffc3c7c4c0 .scope module, "srl_26" "mux2X1" 5 112, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd901c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8b2c0 .functor AND 1, L_0x7f298dd901c8, L_0x7fffc3c8b7d0, C4<1>, C4<1>;
L_0x7fffc3c8b330 .functor NOT 1, L_0x7fffc3c8b7d0, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8b3f0 .functor AND 1, L_0x7fffc3c8b5c0, L_0x7fffc3c8b330, C4<1>, C4<1>;
L_0x7fffc3c8b4b0 .functor OR 1, L_0x7fffc3c8b3f0, L_0x7fffc3c8b2c0, C4<0>, C4<0>;
v0x7fffc3c7c700_0 .net "DATA1", 0 0, L_0x7fffc3c8b5c0;  1 drivers
v0x7fffc3c7c7e0_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8b3f0;  1 drivers
v0x7fffc3c7c8a0_0 .net "DATA2", 0 0, L_0x7f298dd901c8;  1 drivers
v0x7fffc3c7c970_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8b2c0;  1 drivers
v0x7fffc3c7ca30_0 .net "Result", 0 0, L_0x7fffc3c8b4b0;  1 drivers
v0x7fffc3c7cb40_0 .net "Select_negate", 0 0, L_0x7fffc3c8b330;  1 drivers
v0x7fffc3c7cc00_0 .net "Selection", 0 0, L_0x7fffc3c8b7d0;  1 drivers
S_0x7fffc3c7cd40 .scope module, "srl_27" "mux2X1" 5 111, 5 74 0, S_0x7fffc3c5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1"
    .port_info 1 /INPUT 1 "DATA2"
    .port_info 2 /INPUT 1 "Selection"
    .port_info 3 /OUTPUT 1 "Result"
L_0x7f298dd90180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8acd0 .functor AND 1, L_0x7f298dd90180, L_0x7fffc3c8b220, C4<1>, C4<1>;
L_0x7fffc3c8ad40 .functor NOT 1, L_0x7fffc3c8b220, C4<0>, C4<0>, C4<0>;
L_0x7fffc3c8ae00 .functor AND 1, L_0x7fffc3c8afd0, L_0x7fffc3c8ad40, C4<1>, C4<1>;
L_0x7fffc3c8aec0 .functor OR 1, L_0x7fffc3c8ae00, L_0x7fffc3c8acd0, C4<0>, C4<0>;
v0x7fffc3c7cf80_0 .net "DATA1", 0 0, L_0x7fffc3c8afd0;  1 drivers
v0x7fffc3c7d060_0 .net "DATA1_wire", 0 0, L_0x7fffc3c8ae00;  1 drivers
v0x7fffc3c7d120_0 .net "DATA2", 0 0, L_0x7f298dd90180;  1 drivers
v0x7fffc3c7d1f0_0 .net "DATA2_wire", 0 0, L_0x7fffc3c8acd0;  1 drivers
v0x7fffc3c7d2b0_0 .net "Result", 0 0, L_0x7fffc3c8aec0;  1 drivers
v0x7fffc3c7d3c0_0 .net "Select_negate", 0 0, L_0x7fffc3c8ad40;  1 drivers
v0x7fffc3c7d480_0 .net "Selection", 0 0, L_0x7fffc3c8b220;  1 drivers
S_0x7fffc3c7f6d0 .scope module, "my_Control_Unit" "Control_Unit" 4 42, 4 75 0, S_0x7fffc3b92170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE"
    .port_info 1 /OUTPUT 1 "WRITEENABLE"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "MUX1_select"
    .port_info 4 /OUTPUT 1 "MUX2_select"
    .port_info 5 /OUTPUT 1 "MUX3_select"
    .port_info 6 /OUTPUT 3 "PC_select"
    .port_info 7 /OUTPUT 1 "ALUShift"
    .port_info 8 /OUTPUT 1 "read"
    .port_info 9 /OUTPUT 1 "write"
    .port_info 10 /INPUT 1 "busywait"
v0x7fffc3c7f9b0_0 .var "ALUOP", 2 0;
v0x7fffc3c7fac0_0 .var "ALUShift", 0 0;
v0x7fffc3c7fb60_0 .var "MUX1_select", 0 0;
v0x7fffc3c7fc30_0 .var "MUX2_select", 0 0;
v0x7fffc3c7fcd0_0 .var "MUX3_select", 0 0;
v0x7fffc3c7fd90_0 .net "OPCODE", 7 0, L_0x7fffc3c86b30;  alias, 1 drivers
v0x7fffc3c7fe70_0 .var "PC_select", 2 0;
v0x7fffc3c7ff50_0 .var "WRITEENABLE", 0 0;
v0x7fffc3c80010_0 .net "busywait", 0 0, v0x7fffc3c04c80_0;  alias, 1 drivers
v0x7fffc3c800b0_0 .var "read", 0 0;
v0x7fffc3c80180_0 .var "write", 0 0;
E_0x7fffc3b8ca00 .event edge, v0x7fffc3c04c80_0, v0x7fffc3c7fd90_0;
S_0x7fffc3c80350 .scope module, "my_PC_getTarget" "PC_getTarget" 4 49, 4 376 0, S_0x7fffc3b92170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC"
    .port_info 1 /OUTPUT 32 "PC_val"
    .port_info 2 /INPUT 8 "offset"
    .port_info 3 /OUTPUT 32 "PC_target"
v0x7fffc3c806b0_0 .net "PC", 31 0, v0x7fffc3b95430_0;  alias, 1 drivers
v0x7fffc3c807c0_0 .var "PC_target", 31 0;
v0x7fffc3c80880_0 .var "PC_val", 31 0;
v0x7fffc3c80970_0 .net "offset", 7 0, L_0x7fffc3c86cc0;  alias, 1 drivers
v0x7fffc3c80a50_0 .var "temp", 31 0;
E_0x7fffc3c80570 .event edge, v0x7fffc3b95430_0;
E_0x7fffc3c805f0 .event edge, v0x7fffc3c80a50_0;
E_0x7fffc3c80650 .event edge, v0x7fffc3c80880_0, v0x7fffc3c80970_0;
S_0x7fffc3c80bb0 .scope module, "my_PC_next_select" "PC_next_select" 4 50, 4 353 0, S_0x7fffc3b92170;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "PC_select"
    .port_info 1 /INPUT 1 "ZERO"
    .port_info 2 /OUTPUT 32 "PC_next"
    .port_info 3 /INPUT 32 "PC_val"
    .port_info 4 /INPUT 32 "PC_target"
v0x7fffc3c80ee0_0 .var "PC_next", 31 0;
v0x7fffc3c80fc0_0 .net "PC_select", 2 0, v0x7fffc3c7fe70_0;  alias, 1 drivers
v0x7fffc3c81090_0 .net "PC_target", 31 0, v0x7fffc3c807c0_0;  alias, 1 drivers
v0x7fffc3c81190_0 .net "PC_val", 31 0, v0x7fffc3c80880_0;  alias, 1 drivers
v0x7fffc3c81260_0 .net "ZERO", 0 0, v0x7fffc3c7e8b0_0;  alias, 1 drivers
E_0x7fffc3c80e50 .event edge, v0x7fffc3c807c0_0, v0x7fffc3c80880_0, v0x7fffc3c7e8b0_0, v0x7fffc3c7fe70_0;
S_0x7fffc3c813c0 .scope module, "my_TWOS_Comp" "TWOS_Comp" 4 44, 4 325 0, S_0x7fffc3b92170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REGOUT2"
    .port_info 1 /OUTPUT 8 "REGOUT2_2scomp"
L_0x7fffc3c86df0 .functor NOT 8, v0x7fffc3c836a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffc3c815f0_0 .net "REGOUT2", 7 0, v0x7fffc3c836a0_0;  alias, 1 drivers
v0x7fffc3c816f0_0 .net "REGOUT2_2scomp", 7 0, L_0x7fffc3c86ef0;  alias, 1 drivers
v0x7fffc3c817d0_0 .net *"_s0", 7 0, L_0x7fffc3c86df0;  1 drivers
L_0x7f298dd90018 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7fffc3c81890_0 .net/2u *"_s2", 7 0, L_0x7f298dd90018;  1 drivers
L_0x7fffc3c86ef0 .delay 8 (1,1,1) L_0x7fffc3c86ef0/d;
L_0x7fffc3c86ef0/d .arith/sum 8, L_0x7fffc3c86df0, L_0x7f298dd90018;
S_0x7fffc3c819d0 .scope module, "my_mux1" "MUX_7x2x1" 4 45, 4 336 0, S_0x7fffc3b92170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "OUTPUT"
    .port_info 3 /INPUT 1 "SELECT"
v0x7fffc3c81ca0_0 .net "INPUT1", 7 0, v0x7fffc3c836a0_0;  alias, 1 drivers
v0x7fffc3c81db0_0 .net "INPUT2", 7 0, L_0x7fffc3c86ef0;  alias, 1 drivers
v0x7fffc3c81e80_0 .var "OUTPUT", 7 0;
v0x7fffc3c81f50_0 .net "SELECT", 0 0, v0x7fffc3c7fb60_0;  alias, 1 drivers
E_0x7fffc3c81c40 .event edge, v0x7fffc3c7fb60_0, v0x7fffc3c816f0_0, v0x7fffc3c815f0_0;
S_0x7fffc3c820b0 .scope module, "my_mux2" "MUX_7x2x1" 4 46, 4 336 0, S_0x7fffc3b92170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "OUTPUT"
    .port_info 3 /INPUT 1 "SELECT"
v0x7fffc3c82370_0 .net "INPUT1", 7 0, L_0x7fffc3c86bd0;  alias, 1 drivers
v0x7fffc3c82470_0 .net "INPUT2", 7 0, v0x7fffc3c81e80_0;  alias, 1 drivers
v0x7fffc3c82560_0 .var "OUTPUT", 7 0;
v0x7fffc3c82630_0 .net "SELECT", 0 0, v0x7fffc3c7fc30_0;  alias, 1 drivers
E_0x7fffc3c822f0 .event edge, v0x7fffc3c7fc30_0, v0x7fffc3c81e80_0, v0x7fffc3c82370_0;
S_0x7fffc3c82770 .scope module, "my_mux3" "MUX_7x2x1" 4 47, 4 336 0, S_0x7fffc3b92170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "OUTPUT"
    .port_info 3 /INPUT 1 "SELECT"
v0x7fffc3c82ac0_0 .net "INPUT1", 7 0, v0x7fffc3b4be20_0;  alias, 1 drivers
v0x7fffc3c82bd0_0 .net "INPUT2", 7 0, L_0x7fffc3ca5d30;  alias, 1 drivers
v0x7fffc3c82ca0_0 .var "OUTPUT", 7 0;
v0x7fffc3c82d70_0 .net "SELECT", 0 0, v0x7fffc3c7fcd0_0;  alias, 1 drivers
E_0x7fffc3c82a40 .event edge, v0x7fffc3c7fcd0_0, v0x7fffc3c7e590_0, v0x7fffc3b4be20_0;
S_0x7fffc3c82ed0 .scope module, "my_reg" "reg_file" 4 43, 6 3 0, S_0x7fffc3b92170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x7fffc3c83240_0 .net "CLK", 0 0, v0x7fffc3c85d80_0;  alias, 1 drivers
v0x7fffc3c83350_0 .net "IN", 7 0, v0x7fffc3c82ca0_0;  alias, 1 drivers
v0x7fffc3c83410_0 .net "INADDRESS", 2 0, L_0x7fffc3c869b0;  alias, 1 drivers
v0x7fffc3c834b0_0 .var "OUT1", 7 0;
v0x7fffc3c83570_0 .net "OUT1ADDRESS", 2 0, L_0x7fffc3c868c0;  alias, 1 drivers
v0x7fffc3c836a0_0 .var "OUT2", 7 0;
v0x7fffc3c837b0_0 .net "OUT2ADDRESS", 2 0, L_0x7fffc3c86760;  alias, 1 drivers
v0x7fffc3c83890_0 .net "RESET", 0 0, v0x7fffc3c85fa0_0;  alias, 1 drivers
v0x7fffc3c83980_0 .net "WRITE", 0 0, v0x7fffc3c7ff50_0;  alias, 1 drivers
v0x7fffc3c83ab0 .array "register", 7 0, 7 0;
v0x7fffc3c83ab0_7 .array/port v0x7fffc3c83ab0, 7;
v0x7fffc3c83ab0_6 .array/port v0x7fffc3c83ab0, 6;
v0x7fffc3c83ab0_5 .array/port v0x7fffc3c83ab0, 5;
v0x7fffc3c83ab0_4 .array/port v0x7fffc3c83ab0, 4;
E_0x7fffc3c83180/0 .event edge, v0x7fffc3c83ab0_7, v0x7fffc3c83ab0_6, v0x7fffc3c83ab0_5, v0x7fffc3c83ab0_4;
v0x7fffc3c83ab0_3 .array/port v0x7fffc3c83ab0, 3;
v0x7fffc3c83ab0_2 .array/port v0x7fffc3c83ab0, 2;
v0x7fffc3c83ab0_1 .array/port v0x7fffc3c83ab0, 1;
v0x7fffc3c83ab0_0 .array/port v0x7fffc3c83ab0, 0;
E_0x7fffc3c83180/1 .event edge, v0x7fffc3c83ab0_3, v0x7fffc3c83ab0_2, v0x7fffc3c83ab0_1, v0x7fffc3c83ab0_0;
E_0x7fffc3c83180/2 .event edge, v0x7fffc3c837b0_0, v0x7fffc3c83570_0;
E_0x7fffc3c83180 .event/or E_0x7fffc3c83180/0, E_0x7fffc3c83180/1, E_0x7fffc3c83180/2;
    .scope S_0x7fffc3b97120;
T_0 ;
    %wait E_0x7fffc3b8e090;
    %load/vec4 v0x7fffc3b955b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc3b95430_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v0x7fffc3b954f0_0;
    %store/vec4 v0x7fffc3b95430_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffc3c7f6d0;
T_1 ;
    %wait E_0x7fffc3b8ca00;
    %load/vec4 v0x7fffc3c7fd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.0 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fcd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fcd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.2 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fcd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.3 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fcd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.4 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fcd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.5 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fcd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.6 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.8 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.10 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %jmp T_1.16;
T_1.11 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %load/vec4 v0x7fffc3c80010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x7fffc3c80010_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
T_1.19 ;
T_1.18 ;
    %jmp T_1.16;
T_1.12 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %load/vec4 v0x7fffc3c80010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v0x7fffc3c80010_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
T_1.23 ;
T_1.22 ;
    %jmp T_1.16;
T_1.13 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %load/vec4 v0x7fffc3c80010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.25, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v0x7fffc3c80010_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.27, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
T_1.27 ;
T_1.26 ;
    %jmp T_1.16;
T_1.14 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c7fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c800b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc3c80180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc3c7ff50_0, 0;
    %load/vec4 v0x7fffc3c80010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.29, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
    %jmp T_1.30;
T_1.29 ;
    %load/vec4 v0x7fffc3c80010_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.31, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc3c7fe70_0, 0;
T_1.31 ;
T_1.30 ;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffc3c82ed0;
T_2 ;
    %wait E_0x7fffc3b8e090;
    %load/vec4 v0x7fffc3c83890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffc3c83980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7fffc3c83410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.13;
T_2.4 ;
    %delay 1, 0;
    %load/vec4 v0x7fffc3c83350_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %jmp T_2.13;
T_2.5 ;
    %delay 1, 0;
    %load/vec4 v0x7fffc3c83350_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %jmp T_2.13;
T_2.6 ;
    %delay 1, 0;
    %load/vec4 v0x7fffc3c83350_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %jmp T_2.13;
T_2.7 ;
    %delay 1, 0;
    %load/vec4 v0x7fffc3c83350_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %jmp T_2.13;
T_2.8 ;
    %delay 1, 0;
    %load/vec4 v0x7fffc3c83350_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %jmp T_2.13;
T_2.9 ;
    %delay 1, 0;
    %load/vec4 v0x7fffc3c83350_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %jmp T_2.13;
T_2.10 ;
    %delay 1, 0;
    %load/vec4 v0x7fffc3c83350_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %jmp T_2.13;
T_2.11 ;
    %delay 1, 0;
    %load/vec4 v0x7fffc3c83350_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc3c83ab0, 0, 4;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffc3c82ed0;
T_3 ;
    %wait E_0x7fffc3c83180;
    %load/vec4 v0x7fffc3c83570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.0 ;
    %delay 2, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c834b0_0, 0, 8;
    %jmp T_3.9;
T_3.1 ;
    %delay 2, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c834b0_0, 0, 8;
    %jmp T_3.9;
T_3.2 ;
    %delay 2, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c834b0_0, 0, 8;
    %jmp T_3.9;
T_3.3 ;
    %delay 2, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c834b0_0, 0, 8;
    %jmp T_3.9;
T_3.4 ;
    %delay 2, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c834b0_0, 0, 8;
    %jmp T_3.9;
T_3.5 ;
    %delay 2, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c834b0_0, 0, 8;
    %jmp T_3.9;
T_3.6 ;
    %delay 2, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c834b0_0, 0, 8;
    %jmp T_3.9;
T_3.7 ;
    %delay 2, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c834b0_0, 0, 8;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffc3c82ed0;
T_4 ;
    %wait E_0x7fffc3c83180;
    %load/vec4 v0x7fffc3c837b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.9;
T_4.0 ;
    %delay 2, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c836a0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %delay 2, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c836a0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %delay 2, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c836a0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %delay 2, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c836a0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %delay 2, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c836a0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %delay 2, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c836a0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %delay 2, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c836a0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %delay 2, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffc3c83ab0, 4;
    %store/vec4 v0x7fffc3c836a0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffc3c819d0;
T_5 ;
    %wait E_0x7fffc3c81c40;
    %load/vec4 v0x7fffc3c81f50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fffc3c81ca0_0;
    %cassign/vec4 v0x7fffc3c81e80_0;
    %cassign/link v0x7fffc3c81e80_0, v0x7fffc3c81ca0_0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffc3c81f50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fffc3c81db0_0;
    %cassign/vec4 v0x7fffc3c81e80_0;
    %cassign/link v0x7fffc3c81e80_0, v0x7fffc3c81db0_0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffc3c820b0;
T_6 ;
    %wait E_0x7fffc3c822f0;
    %load/vec4 v0x7fffc3c82630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fffc3c82370_0;
    %cassign/vec4 v0x7fffc3c82560_0;
    %cassign/link v0x7fffc3c82560_0, v0x7fffc3c82370_0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffc3c82630_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fffc3c82470_0;
    %cassign/vec4 v0x7fffc3c82560_0;
    %cassign/link v0x7fffc3c82560_0, v0x7fffc3c82470_0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc3c82770;
T_7 ;
    %wait E_0x7fffc3c82a40;
    %load/vec4 v0x7fffc3c82d70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fffc3c82ac0_0;
    %cassign/vec4 v0x7fffc3c82ca0_0;
    %cassign/link v0x7fffc3c82ca0_0, v0x7fffc3c82ac0_0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffc3c82d70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7fffc3c82bd0_0;
    %cassign/vec4 v0x7fffc3c82ca0_0;
    %cassign/link v0x7fffc3c82ca0_0, v0x7fffc3c82bd0_0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffc3c5f750;
T_8 ;
    %wait E_0x7fffc3b97400;
    %delay 1, 0;
    %load/vec4 v0x7fffc3c7da50_0;
    %store/vec4 v0x7fffc3c7dc90_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffc3b956b0;
T_9 ;
    %wait E_0x7fffc3c5e000;
    %load/vec4 v0x7fffc3c7e590_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc3c7e8b0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3c7e8b0_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffc3c80350;
T_10 ;
    %wait E_0x7fffc3c80650;
    %load/vec4 v0x7fffc3c80970_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffc3c80a50_0, 4, 5;
    %load/vec4 v0x7fffc3c80970_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffc3c80a50_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffc3c80a50_0, 4, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fffc3c80970_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 4194303, 0, 22;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffc3c80a50_0, 4, 5;
    %load/vec4 v0x7fffc3c80970_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffc3c80a50_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffc3c80a50_0, 4, 5;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffc3c80350;
T_11 ;
    %wait E_0x7fffc3c805f0;
    %delay 2, 0;
    %load/vec4 v0x7fffc3c80880_0;
    %load/vec4 v0x7fffc3c80a50_0;
    %add;
    %store/vec4 v0x7fffc3c807c0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffc3c80350;
T_12 ;
    %wait E_0x7fffc3c80570;
    %delay 1, 0;
    %load/vec4 v0x7fffc3c806b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffc3c80880_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffc3c80bb0;
T_13 ;
    %wait E_0x7fffc3c80e50;
    %load/vec4 v0x7fffc3c80fc0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fffc3c81090_0;
    %store/vec4 v0x7fffc3c80ee0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fffc3c80fc0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffc3c81260_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fffc3c81090_0;
    %store/vec4 v0x7fffc3c80ee0_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fffc3c80fc0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffc3c81260_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x7fffc3c81090_0;
    %store/vec4 v0x7fffc3c80ee0_0, 0, 32;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x7fffc3c80fc0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0x7fffc3c81190_0;
    %addi 4294967292, 0, 32;
    %store/vec4 v0x7fffc3c80ee0_0, 0, 32;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x7fffc3c81190_0;
    %store/vec4 v0x7fffc3c80ee0_0, 0, 32;
T_13.7 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffc3c55100;
T_14 ;
    %wait E_0x7fffc3b8dde0;
    %load/vec4 v0x7fffc3b4bca0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc3b4bfc0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_14.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 9;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.1, 9;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/s 1;
    %store/vec4 v0x7fffc3c04c80_0, 0, 1;
    %load/vec4 v0x7fffc3b4bca0_0;
    %load/vec4 v0x7fffc3b4bfc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %pad/s 1;
    %store/vec4 v0x7fffc3b4bd60_0, 0, 1;
    %load/vec4 v0x7fffc3b4bca0_0;
    %nor/r;
    %load/vec4 v0x7fffc3b4bfc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %pad/s 1;
    %store/vec4 v0x7fffc3b91ed0_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffc3c55100;
T_15 ;
    %wait E_0x7fffc3b8e090;
    %load/vec4 v0x7fffc3b4bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fffc3c04830_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc3bf2f90, 4;
    %store/vec4 v0x7fffc3c03f90_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc3c03f90_0;
    %store/vec4 v0x7fffc3b4be20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3c04c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3b4bd60_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x7fffc3b91ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7fffc3b91f90_0;
    %store/vec4 v0x7fffc3c043e0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc3c043e0_0;
    %load/vec4 v0x7fffc3c04830_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc3bf2f90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3c04c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3b91ed0_0, 0, 1;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffc3c55100;
T_16 ;
    %wait E_0x7fffc3b8dcb0;
    %load/vec4 v0x7fffc3b4bf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc3c05520_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7fffc3c05520_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffc3c05520_0;
    %store/vec4a v0x7fffc3bf2f90, 4, 0;
    %load/vec4 v0x7fffc3c05520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc3c05520_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3c04c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3b4bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3b91ed0_0, 0, 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffc3bbcc20;
T_17 ;
    %wait E_0x7fffc3c80570;
    %delay 2, 0;
    %ix/getv 4, v0x7fffc3c85f00_0;
    %load/vec4a v0x7fffc3c86210, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffc3c85e40_0, 4, 5;
    %load/vec4 v0x7fffc3c85f00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffc3c86210, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffc3c85e40_0, 4, 5;
    %load/vec4 v0x7fffc3c85f00_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffc3c86210, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffc3c85e40_0, 4, 5;
    %load/vec4 v0x7fffc3c85f00_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffc3c86210, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffc3c85e40_0, 4, 5;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fffc3bbcc20;
T_18 ;
    %vpi_call 2 47 "$readmemb", "instr_mem.mem", v0x7fffc3c86210 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fffc3bbcc20;
T_19 ;
    %vpi_call 2 62 "$dumpfile", "data_memory_wavedata.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffc3bbcc20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3c85d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3c85fa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc3c85fa0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3c85fa0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7fffc3bbcc20;
T_20 ;
    %delay 4, 0;
    %load/vec4 v0x7fffc3c85d80_0;
    %inv;
    %store/vec4 v0x7fffc3c85d80_0, 0, 1;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "data_memory_tb.v";
    "group05_lab06_part1.v";
    "group05_cpu.v";
    "group05_alu.v";
    "group05_reg_file.v";
