Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Jun 28 00:20:43 2017
| Host         : PC-201612271922 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           13 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |              33 |            7 |
| Yes          | No                    | Yes                    |              20 |            4 |
| Yes          | Yes                   | No                     |              38 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |               Enable Signal               |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+
|  design_1_i/add_0/warning                             |                                           |                                                      |                1 |              1 |
|  design_1_i/timeless_0/inst/warning_t_reg_LDC_i_1_n_0 |                                           | design_1_i/timeless_0/inst/warning_t_reg_LDC_i_2_n_0 |                1 |              1 |
|  design_1_i/clk_0/inst/clk_3                          |                                           | design_1_i/timeless_0/inst/warning_t_reg_LDC_i_1_n_0 |                1 |              1 |
|  design_1_i/clk_0/inst/clk_3                          |                                           | design_1_i/timeless_0/inst/warning_t_reg_LDC_i_2_n_0 |                1 |              1 |
|  design_1_i/clk_0/inst/clk_3                          |                                           | design_1_i/rset_0/inst/set_i_2_n_0                   |                1 |              1 |
|  design_1_i/rejudge_0/inst/judge                      |                                           | design_1_i/rejudge_0/inst/count_reg_i_1_n_0          |                1 |              1 |
|  design_1_i/rset_0/inst/set                           |                                           |                                                      |                1 |              2 |
| ~press_1_1_IBUF                                       | design_1_i/press_1_RnM/inst/my[3]_i_1_n_0 |                                                      |                1 |              4 |
| ~press_1_2_IBUF                                       | design_1_i/press_2/inst/my[3]_i_1_n_0     |                                                      |                1 |              4 |
| ~press_1_3_IBUF                                       | design_1_i/press_3/inst/my[3]_i_1_n_0     |                                                      |                1 |              4 |
| ~press_1_IBUF                                         | design_1_i/press_0/inst/my[3]_i_1_n_0     |                                                      |                1 |              4 |
| ~press_1_1_IBUF                                       | design_1_i/creat_0/inst/sure              | design_1_i/add_0/warning                             |                1 |              5 |
| ~press_1_2_IBUF                                       | design_1_i/creat_0/inst/sure              | design_1_i/add_0/warning                             |                1 |              5 |
| ~press_1_3_IBUF                                       | design_1_i/creat_0/inst/sure              | design_1_i/add_0/warning                             |                1 |              5 |
| ~press_1_IBUF                                         | design_1_i/creat_0/inst/sure              | design_1_i/add_0/warning                             |                1 |              5 |
|  clk_IBUF_BUFG                                        |                                           |                                                      |                5 |              6 |
|  design_1_i/translate_0/inst/count_inferred__0/i__n_0 |                                           |                                                      |                2 |              7 |
|  design_1_i/clk_0/inst/clk_5                          | design_1_i/light_0/inst/light[7]_i_1_n_0  | design_1_i/set_check_0/inst/lock                     |                1 |              8 |
|  clk_IBUF_BUFG                                        | design_1_i/clk_0/inst/cout1[0]_i_1_n_0    | design_1_i/clk_0/inst/cout5                          |                3 |             10 |
|  design_1_i/clk_0/inst/clk_1                          |                                           |                                                      |                4 |             10 |
| ~set_1_IBUF                                           | design_1_i/creat_0/inst/my0[3]_i_1_n_0    |                                                      |                3 |             17 |
|  clk_IBUF_BUFG                                        |                                           | design_1_i/clk_0/inst/cout1[0]_i_1_n_0               |                5 |             20 |
|  clk_IBUF_BUFG                                        | design_1_i/clk_0/inst/cout1[0]_i_1_n_0    | design_1_i/clk_0/inst/timeless15_out                 |                5 |             20 |
+-------------------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     1 |
| 4      |                     4 |
| 5      |                     4 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 10     |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


