name: RCC
description: Reset and clock control
groupName: RCC
source: STM32G030 SVD v1.6
registers:
  - name: CR
    displayName: CR
    description: Clock control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 99
    fields:
      - name: HSION
        description: HSI16 clock enable
        bitOffset: 8
        bitWidth: 1
      - name: HSIKERON
        description: "HSI16 always enable for peripheral\n              kernels"
        bitOffset: 9
        bitWidth: 1
      - name: HSIRDY
        description: HSI16 clock ready flag
        bitOffset: 10
        bitWidth: 1
      - name: HSIDIV
        description: "HSI16 clock division\n              factor"
        bitOffset: 11
        bitWidth: 3
      - name: HSEON
        description: HSE clock enable
        bitOffset: 16
        bitWidth: 1
      - name: HSERDY
        description: HSE clock ready flag
        bitOffset: 17
        bitWidth: 1
      - name: HSEBYP
        description: "HSE crystal oscillator\n              bypass"
        bitOffset: 18
        bitWidth: 1
      - name: CSSON
        description: "Clock security system\n              enable"
        bitOffset: 19
        bitWidth: 1
      - name: PLLON
        description: PLL enable
        bitOffset: 24
        bitWidth: 1
      - name: PLLRDY
        description: PLL clock ready flag
        bitOffset: 25
        bitWidth: 1
  - name: ICSCR
    displayName: ICSCR
    description: "Internal clock sources calibration\n          register"
    addressOffset: 4
    size: 32
    resetValue: 268435456
    fields:
      - name: HSICAL
        description: HSI16 clock calibration
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: HSITRIM
        description: HSI16 clock trimming
        bitOffset: 8
        bitWidth: 7
        access: read-write
  - name: CFGR
    displayName: CFGR
    description: Clock configuration register
    addressOffset: 8
    size: 32
    resetValue: 0
    fields:
      - name: SW
        description: System clock switch
        bitOffset: 0
        bitWidth: 3
        access: read-write
      - name: SWS
        description: System clock switch status
        bitOffset: 3
        bitWidth: 3
        access: read-only
      - name: HPRE
        description: AHB prescaler
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: PPRE
        description: APB prescaler
        bitOffset: 12
        bitWidth: 3
        access: read-write
      - name: MCO2SEL
        description: MCO2SEL
        bitOffset: 16
        bitWidth: 4
        access: read-write
      - name: MCO2PRE
        description: MCO2PRE
        bitOffset: 20
        bitWidth: 4
        access: read-write
      - name: MCOSEL
        description: "Microcontroller clock\n              output"
        bitOffset: 24
        bitWidth: 4
        access: read-write
      - name: MCOPRE
        description: "Microcontroller clock output\n              prescaler"
        bitOffset: 28
        bitWidth: 4
        access: read-only
  - name: PLLSYSCFGR
    displayName: PLLSYSCFGR
    description: PLL configuration register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 4096
    fields:
      - name: PLLSRC
        description: PLL input clock source
        bitOffset: 0
        bitWidth: 2
      - name: PLLM
        description: "Division factor M of the PLL input clock\n              divider"
        bitOffset: 4
        bitWidth: 3
      - name: PLLN
        description: "PLL frequency multiplication factor\n              N"
        bitOffset: 8
        bitWidth: 8
      - name: PLLPEN
        description: "PLLPCLK clock output\n              enable"
        bitOffset: 16
        bitWidth: 1
      - name: PLLP
        description: "PLL VCO division factor P for PLLPCLK\n              clock output"
        bitOffset: 17
        bitWidth: 5
      - name: PLLQEN
        description: "PLLQCLK clock output\n              enable"
        bitOffset: 24
        bitWidth: 1
      - name: PLLQ
        description: "PLL VCO division factor Q for PLLQCLK\n              clock output"
        bitOffset: 25
        bitWidth: 3
      - name: PLLREN
        description: "PLLRCLK clock output\n              enable"
        bitOffset: 28
        bitWidth: 1
      - name: PLLR
        description: "PLL VCO division factor R for PLLRCLK\n              clock output"
        bitOffset: 29
        bitWidth: 3
  - name: CIER
    displayName: CIER
    description: "Clock interrupt enable\n          register"
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSIRDYIE
        description: LSI ready interrupt enable
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYIE
        description: LSE ready interrupt enable
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYIE
        description: HSI ready interrupt enable
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYIE
        description: HSE ready interrupt enable
        bitOffset: 4
        bitWidth: 1
      - name: PLLSYSRDYIE
        description: PLL ready interrupt enable
        bitOffset: 5
        bitWidth: 1
  - name: CIFR
    displayName: CIFR
    description: Clock interrupt flag register
    addressOffset: 28
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: LSIRDYF
        description: LSI ready interrupt flag
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYF
        description: LSE ready interrupt flag
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYF
        description: HSI ready interrupt flag
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYF
        description: HSE ready interrupt flag
        bitOffset: 4
        bitWidth: 1
      - name: PLLSYSRDYF
        description: PLL ready interrupt flag
        bitOffset: 5
        bitWidth: 1
      - name: CSSF
        description: "Clock security system interrupt\n              flag"
        bitOffset: 8
        bitWidth: 1
      - name: LSECSSF
        description: "LSE Clock security system interrupt\n              flag"
        bitOffset: 9
        bitWidth: 1
  - name: CICR
    displayName: CICR
    description: Clock interrupt clear register
    addressOffset: 32
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: LSIRDYC
        description: LSI ready interrupt clear
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYC
        description: LSE ready interrupt clear
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYC
        description: HSI ready interrupt clear
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYC
        description: HSE ready interrupt clear
        bitOffset: 4
        bitWidth: 1
      - name: PLLSYSRDYC
        description: PLL ready interrupt clear
        bitOffset: 5
        bitWidth: 1
      - name: CSSC
        description: "Clock security system interrupt\n              clear"
        bitOffset: 8
        bitWidth: 1
      - name: LSECSSC
        description: "LSE Clock security system interrupt\n              clear"
        bitOffset: 9
        bitWidth: 1
  - name: IOPRSTR
    displayName: IOPRSTR
    description: I/O port reset register
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOARST
        description: GPIOARST
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBRST
        description: GPIOBRST
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCRST
        description: GPIOCRST
        bitOffset: 2
        bitWidth: 1
      - name: GPIODRST
        description: GPIODRST
        bitOffset: 3
        bitWidth: 1
      - name: GPIOERST
        description: GPIOERST
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFRST
        description: GPIOFRST
        bitOffset: 5
        bitWidth: 1
  - name: AHBRSTR
    displayName: AHBRSTR
    description: AHB peripheral reset register
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMA1RST
        description: DMA1 reset
        bitOffset: 0
        bitWidth: 1
      - name: DMA2RST
        description: DMA1 reset
        bitOffset: 1
        bitWidth: 1
      - name: FLASHRST
        description: FLITF reset
        bitOffset: 8
        bitWidth: 1
      - name: CRCRST
        description: CRC reset
        bitOffset: 12
        bitWidth: 1
  - name: APBRSTR1
    displayName: APBRSTR1
    description: "APB peripheral reset register\n          1"
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM3RST
        description: TIM3 timer reset
        bitOffset: 1
        bitWidth: 1
      - name: TIM4RST
        description: TIM4 timer reset
        bitOffset: 2
        bitWidth: 1
      - name: TIM6RST
        description: TIM6 timer reset
        bitOffset: 4
        bitWidth: 1
      - name: TIM7RST
        description: TIM7 timer reset
        bitOffset: 5
        bitWidth: 1
      - name: USART5RST
        description: USART5RST
        bitOffset: 8
        bitWidth: 1
      - name: USART6RST
        description: USART6RST
        bitOffset: 9
        bitWidth: 1
      - name: USBRST
        description: USBRST
        bitOffset: 13
        bitWidth: 1
      - name: SPI2RST
        description: SPI2 reset
        bitOffset: 14
        bitWidth: 1
      - name: SPI3RST
        description: SPI3 reset
        bitOffset: 15
        bitWidth: 1
      - name: USART2RST
        description: USART2 reset
        bitOffset: 17
        bitWidth: 1
      - name: USART3RST
        description: USART3 reset
        bitOffset: 18
        bitWidth: 1
      - name: USART4RST
        description: USART4 reset
        bitOffset: 19
        bitWidth: 1
      - name: I2C1RST
        description: I2C1 reset
        bitOffset: 21
        bitWidth: 1
      - name: I2C2RST
        description: I2C2 reset
        bitOffset: 22
        bitWidth: 1
      - name: I2C3RST
        description: I2C3RST reset
        bitOffset: 23
        bitWidth: 1
      - name: DBGRST
        description: Debug support reset
        bitOffset: 27
        bitWidth: 1
      - name: PWRRST
        description: Power interface reset
        bitOffset: 28
        bitWidth: 1
  - name: APBRSTR2
    displayName: APBRSTR2
    description: "APB peripheral reset register\n          2"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGRST
        description: "SYSCFG, COMP and VREFBUF\n              reset"
        bitOffset: 0
        bitWidth: 1
      - name: TIM1RST
        description: TIM1 timer reset
        bitOffset: 11
        bitWidth: 1
      - name: SPI1RST
        description: SPI1 reset
        bitOffset: 12
        bitWidth: 1
      - name: USART1RST
        description: USART1 reset
        bitOffset: 14
        bitWidth: 1
      - name: TIM14RST
        description: TIM14 timer reset
        bitOffset: 15
        bitWidth: 1
      - name: TIM15RST
        description: TIM15 timer reset
        bitOffset: 16
        bitWidth: 1
      - name: TIM16RST
        description: TIM16 timer reset
        bitOffset: 17
        bitWidth: 1
      - name: TIM17RST
        description: TIM17 timer reset
        bitOffset: 18
        bitWidth: 1
      - name: ADCRST
        description: ADC reset
        bitOffset: 20
        bitWidth: 1
  - name: IOPENR
    displayName: IOPENR
    description: GPIO clock enable register
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOAEN
        description: "I/O port A clock enable during Sleep\n              mode"
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBEN
        description: "I/O port B clock enable during Sleep\n              mode"
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCEN
        description: "I/O port C clock enable during Sleep\n              mode"
        bitOffset: 2
        bitWidth: 1
      - name: GPIODEN
        description: "I/O port D clock enable during Sleep\n              mode"
        bitOffset: 3
        bitWidth: 1
      - name: GPIOEEN
        description: "I/O port E clock enable during Sleep\n              mode"
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFEN
        description: "I/O port F clock enable during Sleep\n              mode"
        bitOffset: 5
        bitWidth: 1
  - name: AHBENR
    displayName: AHBENR
    description: "AHB peripheral clock enable\n          register"
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 256
    fields:
      - name: DMA1EN
        description: DMA1 clock enable
        bitOffset: 0
        bitWidth: 1
      - name: DMA2EN
        description: DMA2 clock enable
        bitOffset: 1
        bitWidth: 1
      - name: FLASHEN
        description: "Flash memory interface clock\n              enable"
        bitOffset: 8
        bitWidth: 1
      - name: CRCEN
        description: CRC clock enable
        bitOffset: 12
        bitWidth: 1
  - name: APBENR1
    displayName: APBENR1
    description: "APB peripheral clock enable register\n          1"
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM3EN
        description: TIM3 timer clock enable
        bitOffset: 1
        bitWidth: 1
      - name: TIM4EN
        description: TIM4 timer clock enable
        bitOffset: 2
        bitWidth: 1
      - name: TIM6EN
        description: TIM6 timer clock enable
        bitOffset: 4
        bitWidth: 1
      - name: TIM7EN
        description: TIM7 timer clock enable
        bitOffset: 5
        bitWidth: 1
      - name: USART5EN
        description: USART5EN
        bitOffset: 8
        bitWidth: 1
      - name: USART6EN
        description: USART6EN
        bitOffset: 9
        bitWidth: 1
      - name: RTCAPBEN
        description: RTC APB clock enable
        bitOffset: 10
        bitWidth: 1
      - name: WWDGEN
        description: WWDG clock enable
        bitOffset: 11
        bitWidth: 1
      - name: USBEN
        description: USBEN
        bitOffset: 13
        bitWidth: 1
      - name: SPI2EN
        description: SPI2 clock enable
        bitOffset: 14
        bitWidth: 1
      - name: SPI3EN
        description: SPI3 clock enable
        bitOffset: 15
        bitWidth: 1
      - name: USART2EN
        description: USART2 clock enable
        bitOffset: 17
        bitWidth: 1
      - name: USART3EN
        description: USART3 clock enable
        bitOffset: 18
        bitWidth: 1
      - name: USART4EN
        description: USART4 clock enable
        bitOffset: 19
        bitWidth: 1
      - name: I2C1EN
        description: I2C1 clock enable
        bitOffset: 21
        bitWidth: 1
      - name: I2C2EN
        description: I2C2 clock enable
        bitOffset: 22
        bitWidth: 1
      - name: I2C3EN
        description: I2C3 clock enable
        bitOffset: 23
        bitWidth: 1
      - name: DBGEN
        description: Debug support clock enable
        bitOffset: 27
        bitWidth: 1
      - name: PWREN
        description: "Power interface clock\n              enable"
        bitOffset: 28
        bitWidth: 1
  - name: APBENR2
    displayName: APBENR2
    description: "APB peripheral clock enable register\n          2"
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGEN
        description: "SYSCFG, COMP and VREFBUF clock\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: TIM1EN
        description: TIM1 timer clock enable
        bitOffset: 11
        bitWidth: 1
      - name: SPI1EN
        description: SPI1 clock enable
        bitOffset: 12
        bitWidth: 1
      - name: USART1EN
        description: USART1 clock enable
        bitOffset: 14
        bitWidth: 1
      - name: TIM14EN
        description: TIM14 timer clock enable
        bitOffset: 15
        bitWidth: 1
      - name: TIM15EN
        description: TIM15 timer clock enable
        bitOffset: 16
        bitWidth: 1
      - name: TIM16EN
        description: TIM16 timer clock enable
        bitOffset: 17
        bitWidth: 1
      - name: TIM17EN
        description: TIM16 timer clock enable
        bitOffset: 18
        bitWidth: 1
      - name: ADCEN
        description: ADC clock enable
        bitOffset: 20
        bitWidth: 1
  - name: IOPSMENR
    displayName: IOPSMENR
    description: "GPIO in Sleep mode clock enable\n          register"
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 63
    fields:
      - name: GPIOASMEN
        description: "I/O port A clock enable during Sleep\n              mode"
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBSMEN
        description: "I/O port B clock enable during Sleep\n              mode"
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCSMEN
        description: "I/O port C clock enable during Sleep\n              mode"
        bitOffset: 2
        bitWidth: 1
      - name: GPIODSMEN
        description: "I/O port D clock enable during Sleep\n              mode"
        bitOffset: 3
        bitWidth: 1
      - name: GPIOESMEN
        description: "I/O port E clock enable during Sleep\n              mode"
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFSMEN
        description: "I/O port F clock enable during Sleep\n              mode"
        bitOffset: 5
        bitWidth: 1
  - name: AHBSMENR
    displayName: AHBSMENR
    description: "AHB peripheral clock enable in Sleep mode\n          register"
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 332547
    fields:
      - name: DMA1SMEN
        description: "DMA1 clock enable during Sleep\n              mode"
        bitOffset: 0
        bitWidth: 1
      - name: DMA2SMEN
        description: "DMA2 clock enable during Sleep\n              mode"
        bitOffset: 1
        bitWidth: 1
      - name: FLASHSMEN
        description: "Flash memory interface clock enable\n              during Sleep mode"
        bitOffset: 8
        bitWidth: 1
      - name: SRAMSMEN
        description: "SRAM clock enable during Sleep\n              mode"
        bitOffset: 9
        bitWidth: 1
      - name: CRCSMEN
        description: "CRC clock enable during Sleep\n              mode"
        bitOffset: 12
        bitWidth: 1
  - name: APBSMENR1
    displayName: APBSMENR1
    description: "APB peripheral clock enable in Sleep mode\n          register 1"
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 4294967223
    fields:
      - name: TIM3SMEN
        description: "TIM3 timer clock enable during Sleep\n              mode"
        bitOffset: 1
        bitWidth: 1
      - name: TIM4SMEN
        description: "TIM4 timer clock enable during Sleep\n              mode"
        bitOffset: 2
        bitWidth: 1
      - name: TIM6SMEN
        description: "TIM6 timer clock enable during Sleep\n              mode"
        bitOffset: 4
        bitWidth: 1
      - name: TIM7SMEN
        description: "TIM7 timer clock enable during Sleep\n              mode"
        bitOffset: 5
        bitWidth: 1
      - name: USART5SMEN
        description: USART5 clock enable
        bitOffset: 8
        bitWidth: 1
      - name: USART6SMEN
        description: USART6 clock enable
        bitOffset: 9
        bitWidth: 1
      - name: RTCAPBSMEN
        description: "RTC APB clock enable during Sleep\n              mode"
        bitOffset: 10
        bitWidth: 1
      - name: WWDGSMEN
        description: "WWDG clock enable during Sleep\n              mode"
        bitOffset: 11
        bitWidth: 1
      - name: USBSMEN
        description: "USB clock enable during Sleep\n              mode"
        bitOffset: 13
        bitWidth: 1
      - name: SPI2SMEN
        description: "SPI2 clock enable during Sleep\n              mode"
        bitOffset: 14
        bitWidth: 1
      - name: SPI3SMEN
        description: "SPI3 clock enable during Sleep\n              mode"
        bitOffset: 15
        bitWidth: 1
      - name: USART2SMEN
        description: "USART2 clock enable during Sleep\n              mode"
        bitOffset: 17
        bitWidth: 1
      - name: USART3SMEN
        description: "USART3 clock enable during Sleep\n              mode"
        bitOffset: 18
        bitWidth: 1
      - name: USART4SMEN
        description: "USART4 clock enable during Sleep\n              mode"
        bitOffset: 19
        bitWidth: 1
      - name: I2C1SMEN
        description: "I2C1 clock enable during Sleep\n              mode"
        bitOffset: 21
        bitWidth: 1
      - name: I2C2SMEN
        description: "I2C2 clock enable during Sleep\n              mode"
        bitOffset: 22
        bitWidth: 1
      - name: I2C3SMEN
        description: "I2C3 clock enable during Sleep\n              mode"
        bitOffset: 23
        bitWidth: 1
      - name: DBGSMEN
        description: "Debug support clock enable during Sleep\n              mode"
        bitOffset: 27
        bitWidth: 1
      - name: PWRSMEN
        description: "Power interface clock enable during\n              Sleep mode"
        bitOffset: 28
        bitWidth: 1
  - name: APBSMENR2
    displayName: APBSMENR2
    description: "APB peripheral clock enable in Sleep mode\n          register 2"
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 1562625
    fields:
      - name: SYSCFGSMEN
        description: "SYSCFG, COMP and VREFBUF clock enable\n              during Sleep mode"
        bitOffset: 0
        bitWidth: 1
      - name: TIM1SMEN
        description: "TIM1 timer clock enable during Sleep\n              mode"
        bitOffset: 11
        bitWidth: 1
      - name: SPI1SMEN
        description: "SPI1 clock enable during Sleep\n              mode"
        bitOffset: 12
        bitWidth: 1
      - name: USART1SMEN
        description: "USART1 clock enable during Sleep\n              mode"
        bitOffset: 14
        bitWidth: 1
      - name: TIM14SMEN
        description: "TIM14 timer clock enable during Sleep\n              mode"
        bitOffset: 15
        bitWidth: 1
      - name: TIM15SMEN
        description: "TIM15 timer clock enable during Sleep\n              mode"
        bitOffset: 16
        bitWidth: 1
      - name: TIM16SMEN
        description: "TIM16 timer clock enable during Sleep\n              mode"
        bitOffset: 17
        bitWidth: 1
      - name: TIM17SMEN
        description: "TIM16 timer clock enable during Sleep\n              mode"
        bitOffset: 18
        bitWidth: 1
      - name: ADCSMEN
        description: "ADC clock enable during Sleep\n              mode"
        bitOffset: 20
        bitWidth: 1
  - name: CCIPR
    displayName: CCIPR
    description: "Peripherals independent clock configuration\n          register"
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: USART1SEL
        description: "USART1 clock source\n              selection"
        bitOffset: 0
        bitWidth: 2
      - name: USART2SEL
        description: "USART2 clock source\n              selection"
        bitOffset: 2
        bitWidth: 2
      - name: USART3SEL
        description: "USART3 clock source\n              selection"
        bitOffset: 4
        bitWidth: 2
      - name: I2C1SEL
        description: "I2C1 clock source\n              selection"
        bitOffset: 12
        bitWidth: 2
      - name: I2S2SEL
        description: "I2S1 clock source\n              selection"
        bitOffset: 14
        bitWidth: 2
      - name: TIM1SEL
        description: "TIM1 clock source\n              selection"
        bitOffset: 22
        bitWidth: 1
      - name: TIM15SEL
        description: "TIM15 clock source\n              selection"
        bitOffset: 24
        bitWidth: 1
      - name: ADCSEL
        description: "ADCs clock source\n              selection"
        bitOffset: 30
        bitWidth: 2
  - name: CCIPR2
    displayName: CCIPR2
    description: Peripherals independent clock configuration register 2
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: I2S1SEL
        description: 2S1SEL
        bitOffset: 0
        bitWidth: 2
      - name: I2S2SEL
        description: I2S2SEL
        bitOffset: 2
        bitWidth: 2
      - name: USBSEL
        description: USBSEL
        bitOffset: 12
        bitWidth: 2
  - name: BDCR
    displayName: BDCR
    description: RTC domain control register
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSEON
        description: LSE oscillator enable
        bitOffset: 0
        bitWidth: 1
      - name: LSERDY
        description: LSE oscillator ready
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: LSEBYP
        description: LSE oscillator bypass
        bitOffset: 2
        bitWidth: 1
      - name: LSEDRV
        description: "LSE oscillator drive\n              capability"
        bitOffset: 3
        bitWidth: 2
      - name: LSECSSON
        description: CSS on LSE enable
        bitOffset: 5
        bitWidth: 1
      - name: LSECSSD
        description: "CSS on LSE failure\n              Detection"
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: RTCSEL
        description: RTC clock source selection
        bitOffset: 8
        bitWidth: 2
      - name: RTCEN
        description: RTC clock enable
        bitOffset: 15
        bitWidth: 1
      - name: BDRST
        description: RTC domain software reset
        bitOffset: 16
        bitWidth: 1
      - name: LSCOEN
        description: "Low-speed clock output (LSCO)\n              enable"
        bitOffset: 24
        bitWidth: 1
      - name: LSCOSEL
        description: "Low-speed clock output\n              selection"
        bitOffset: 25
        bitWidth: 1
  - name: CSR
    displayName: CSR
    description: Control/status register
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSION
        description: LSI oscillator enable
        bitOffset: 0
        bitWidth: 1
      - name: LSIRDY
        description: LSI oscillator ready
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: RMVF
        description: Remove reset flags
        bitOffset: 23
        bitWidth: 1
      - name: OBLRSTF
        description: "Option byte loader reset\n              flag"
        bitOffset: 25
        bitWidth: 1
        access: read-only
      - name: PINRSTF
        description: Pin reset flag
        bitOffset: 26
        bitWidth: 1
        access: read-only
      - name: PWRRSTF
        description: BOR or POR/PDR flag
        bitOffset: 27
        bitWidth: 1
        access: read-only
      - name: SFTRSTF
        description: Software reset flag
        bitOffset: 28
        bitWidth: 1
        access: read-only
      - name: IWDGRSTF
        description: "Independent window watchdog reset\n              flag"
        bitOffset: 29
        bitWidth: 1
        access: read-only
      - name: WWDGRSTF
        description: Window watchdog reset flag
        bitOffset: 30
        bitWidth: 1
        access: read-only
      - name: LPWRRSTF
        description: Low-power reset flag
        bitOffset: 31
        bitWidth: 1
        access: read-only
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: RCC global interrupt
