<profile>

<section name = "Vivado HLS Report for 'dataflow_in_loop_lea'" level="0">
<item name = "Date">Wed Nov 11 09:19:19 2020
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.747 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">65282264, 67228520, 0.653 sec, 0.672 sec, 62350403, 62350403, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="i2_proc_U0">i2_proc, 62350402, 62350402, 0.624 sec, 0.624 sec, 62350402, 62350402, none</column>
<column name="match_x4_proc_U0">match_x4_proc, 2931861, 4878117, 29.319 ms, 48.781 ms, 2931861, 4878117, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">32, -, 144, 499, -</column>
<column name="Instance">1, 2, 395, 848, 0</column>
<column name="Memory">0, -, 2, 1, 0</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">11, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="i2_proc_U0">i2_proc, 1, 2, 260, 595, 0</column>
<column name="match_x4_proc_U0">match_x4_proc, 0, 0, 135, 253, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="compute2_V_U">dataflow_in_loop_dEe, 0, 2, 1, 0, 26, 1, 2, 52</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="match2_channel_U">32, 139, 0, -, 6238, 64, 399232</column>
<column name="p_0510_0_c_U">0, 5, 0, -, 2, 5, 10</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i2_proc_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="match_x4_proc_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="i2_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="match_x4_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_i2_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_match_x4_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_i2_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_match_x4_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="i2_proc_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="match_x4_proc_U0_ap_ready_count">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_i2_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_match_x4_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="i2_proc_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="match_x4_proc_U0_ap_ready_count">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_lea, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_lea, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_lea, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_lea, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_lea, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_lea, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_lea, return value</column>
<column name="hcl_trainLabels_V_address0">out, 13, ap_memory, hcl_trainLabels_V, array</column>
<column name="hcl_trainLabels_V_ce0">out, 1, ap_memory, hcl_trainLabels_V, array</column>
<column name="hcl_trainLabels_V_d0">out, 32, ap_memory, hcl_trainLabels_V, array</column>
<column name="hcl_trainLabels_V_q0">in, 32, ap_memory, hcl_trainLabels_V, array</column>
<column name="hcl_trainLabels_V_we0">out, 1, ap_memory, hcl_trainLabels_V, array</column>
<column name="hcl_trainLabels_V_address1">out, 13, ap_memory, hcl_trainLabels_V, array</column>
<column name="hcl_trainLabels_V_ce1">out, 1, ap_memory, hcl_trainLabels_V, array</column>
<column name="hcl_trainLabels_V_d1">out, 32, ap_memory, hcl_trainLabels_V, array</column>
<column name="hcl_trainLabels_V_q1">in, 32, ap_memory, hcl_trainLabels_V, array</column>
<column name="hcl_trainLabels_V_we1">out, 1, ap_memory, hcl_trainLabels_V, array</column>
<column name="p_0510_0">in, 5, ap_none, p_0510_0, scalar</column>
<column name="p_0510_0_ap_vld">in, 1, ap_none, p_0510_0, scalar</column>
<column name="hcl_in_train_V_address0">out, 20, ap_memory, hcl_in_train_V, array</column>
<column name="hcl_in_train_V_ce0">out, 1, ap_memory, hcl_in_train_V, array</column>
<column name="hcl_in_train_V_d0">out, 64, ap_memory, hcl_in_train_V, array</column>
<column name="hcl_in_train_V_q0">in, 64, ap_memory, hcl_in_train_V, array</column>
<column name="hcl_in_train_V_we0">out, 1, ap_memory, hcl_in_train_V, array</column>
<column name="hcl_in_train_V_address1">out, 20, ap_memory, hcl_in_train_V, array</column>
<column name="hcl_in_train_V_ce1">out, 1, ap_memory, hcl_in_train_V, array</column>
<column name="hcl_in_train_V_d1">out, 64, ap_memory, hcl_in_train_V, array</column>
<column name="hcl_in_train_V_q1">in, 64, ap_memory, hcl_in_train_V, array</column>
<column name="hcl_in_train_V_we1">out, 1, ap_memory, hcl_in_train_V, array</column>
<column name="compute1_V_address0">out, 5, ap_memory, compute1_V, array</column>
<column name="compute1_V_ce0">out, 1, ap_memory, compute1_V, array</column>
<column name="compute1_V_d0">out, 32, ap_memory, compute1_V, array</column>
<column name="compute1_V_q0">in, 32, ap_memory, compute1_V, array</column>
<column name="compute1_V_we0">out, 1, ap_memory, compute1_V, array</column>
<column name="compute1_V_address1">out, 5, ap_memory, compute1_V, array</column>
<column name="compute1_V_ce1">out, 1, ap_memory, compute1_V, array</column>
<column name="compute1_V_d1">out, 32, ap_memory, compute1_V, array</column>
<column name="compute1_V_q1">in, 32, ap_memory, compute1_V, array</column>
<column name="compute1_V_we1">out, 1, ap_memory, compute1_V, array</column>
<column name="hcl_rdv3_V_address0">out, 18, ap_memory, hcl_rdv3_V, array</column>
<column name="hcl_rdv3_V_ce0">out, 1, ap_memory, hcl_rdv3_V, array</column>
<column name="hcl_rdv3_V_d0">out, 64, ap_memory, hcl_rdv3_V, array</column>
<column name="hcl_rdv3_V_q0">in, 64, ap_memory, hcl_rdv3_V, array</column>
<column name="hcl_rdv3_V_we0">out, 1, ap_memory, hcl_rdv3_V, array</column>
<column name="hcl_rdv3_V_address1">out, 18, ap_memory, hcl_rdv3_V, array</column>
<column name="hcl_rdv3_V_ce1">out, 1, ap_memory, hcl_rdv3_V, array</column>
<column name="hcl_rdv3_V_d1">out, 64, ap_memory, hcl_rdv3_V, array</column>
<column name="hcl_rdv3_V_q1">in, 64, ap_memory, hcl_rdv3_V, array</column>
<column name="hcl_rdv3_V_we1">out, 1, ap_memory, hcl_rdv3_V, array</column>
<column name="prototype_V_address0">out, 12, ap_memory, prototype_V, array</column>
<column name="prototype_V_ce0">out, 1, ap_memory, prototype_V, array</column>
<column name="prototype_V_d0">out, 64, ap_memory, prototype_V, array</column>
<column name="prototype_V_q0">in, 64, ap_memory, prototype_V, array</column>
<column name="prototype_V_we0">out, 1, ap_memory, prototype_V, array</column>
<column name="prototype_V_address1">out, 12, ap_memory, prototype_V, array</column>
<column name="prototype_V_ce1">out, 1, ap_memory, prototype_V, array</column>
<column name="prototype_V_d1">out, 64, ap_memory, prototype_V, array</column>
<column name="prototype_V_q1">in, 64, ap_memory, prototype_V, array</column>
<column name="prototype_V_we1">out, 1, ap_memory, prototype_V, array</column>
<column name="prototypeCounter_V_address0">out, 18, ap_memory, prototypeCounter_V, array</column>
<column name="prototypeCounter_V_ce0">out, 1, ap_memory, prototypeCounter_V, array</column>
<column name="prototypeCounter_V_d0">out, 32, ap_memory, prototypeCounter_V, array</column>
<column name="prototypeCounter_V_q0">in, 32, ap_memory, prototypeCounter_V, array</column>
<column name="prototypeCounter_V_we0">out, 1, ap_memory, prototypeCounter_V, array</column>
<column name="prototypeCounter_V_address1">out, 18, ap_memory, prototypeCounter_V, array</column>
<column name="prototypeCounter_V_ce1">out, 1, ap_memory, prototypeCounter_V, array</column>
<column name="prototypeCounter_V_d1">out, 32, ap_memory, prototypeCounter_V, array</column>
<column name="prototypeCounter_V_q1">in, 32, ap_memory, prototypeCounter_V, array</column>
<column name="prototypeCounter_V_we1">out, 1, ap_memory, prototypeCounter_V, array</column>
</table>
</item>
</section>
</profile>
