Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 17 09:12:48 2022
| Host         : DESKTOP-VTPCSON running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s100
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1200 |
|    Minimum number of control sets                        |  1102 |
|    Addition due to synthesis replication                 |    98 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3291 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1200 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |   119 |
| >= 6 to < 8        |   101 |
| >= 8 to < 10       |   111 |
| >= 10 to < 12      |   106 |
| >= 12 to < 14      |    80 |
| >= 14 to < 16      |     5 |
| >= 16              |   638 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12527 |         3777 |
| No           | No                    | Yes                    |              49 |           23 |
| No           | Yes                   | No                     |           14336 |         4270 |
| Yes          | No                    | No                     |            2136 |          792 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           13133 |         3555 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                |                                                                                                                                       Enable Signal                                                                                                                                       |                                                                                             Set/Reset Signal                                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | AD5668_SPI/IILC_SCLK_0/i_x_0[5]_i_1_n_0                                                                                                                                                                                                                                                   | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                1 |              1 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/FSM_sequential_fsm_reg[1]_0                                                                                                                                                                                                                     | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                1 |              1 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/tx_i_1_n_0                                                                                                                                                                                                                                    | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                1 |              1 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_SER_0/tx_i_1__0_n_0                                                                                                                                                                                                                                   | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                1 |              1 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9_1                                                              |                2 |              2 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                          |                1 |              2 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                2 |              2 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              2 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              2 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                      | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              2 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                2 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |                3 |              3 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |                2 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |                3 |              3 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                2 |              3 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                2 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |                3 |              3 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                      | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |                3 |              3 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[8].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[18].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/FSM_sequential_fsm[3]_i_2_n_0                                                                                                                                                                                                                                          | WVB_READER/RD_CTRL/i_wvb_reader_en_2_reg                                                                                                                                                                 |                2 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[7].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[18].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                2 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                2 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[6].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                             |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[6].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                            |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[1].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                             |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[19].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[10].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[19].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[20].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                  | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[10].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[20].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                3 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[9].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                             |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[4].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[1].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                            |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                       | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[9].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[4].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                             |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[15].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[21].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              4 |
|  DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2                                        | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                 | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/logic_adr_reg[11]_i_1__0_n_0                                                                                                                                                                                                                             | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[12].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[21].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[12].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[5].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                             |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[14].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[15].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | I2CM_0/I2C_BYTE_0/FSM_sequential_fsm[3]_i_1_n_0                                                                                                                                                                                                                                           | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                3 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                       | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                            | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[2].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                             |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[22].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[16].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[14].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[11]_i_1_n_0                                                                                                                                                                                                                              | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[22].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                2 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                   | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[11].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[16].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[23].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_2__0_n_0                                                                                                                                                                                                                                          | ADC3424_SPI/SERIAL_CK_0/i_cnt_1_2[7]_i_1__0_n_0                                                                                                                                                          |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[17].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[5].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                            |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                        | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[23].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                   | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/rd_wait_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                          |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[0].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                             |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[0].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[8].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                             |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | HBUF_CTRL_0/PGACKSYNC/fsm_reg[3][0]                                                                                                                                                                                                                                                       | XDOM_0/hbuf_enable_reg_0[0]                                                                                                                                                                              |                3 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                    | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[7].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                             |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[13].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                      | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[17].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                2 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                      | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[13].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[3].WFM_ACQ/i_bsum_bundle[4]                                                                                                                                                             |                3 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                  | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                2 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                         | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                               |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[3].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                            |                2 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[11].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                           |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[2].WFM_ACQ/bsum_sum_len0_n_0                                                                                                                                                            |                1 |              4 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/cur_state[4]_i_2__0_n_0                                                                                                                                                                                                                                  | XDOM_0/UART_ICM_0/UART_PROC_HS_0/cur_state[4]_i_1__0_n_0                                                                                                                                                 |                1 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/FSM_sequential_fsm[4]_i_2__0_n_0                                                                                                                                                                                                                         | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                3 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/cur_state[4]_i_2_n_0                                                                                                                                                                                                                                   | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/cur_state[4]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm[4]_i_2_n_0                                                                                                                                                                                                                          | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                3 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[10]_0[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                          |                3 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                            | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_2[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                3 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                             | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                   |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                          |                3 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                          |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                          |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                          |                4 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                             |                                                                                                                                                                                                          |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                  | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                     | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                             | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                 | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                               | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                       | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                       | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                       | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                       | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                       | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                            |                                                                                                                                                                                                          |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                      | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                       | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                       | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                        |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                          |                3 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              5 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                   | waveform_acq_gen[1].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                 | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                      | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                         | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                 | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[19].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[20].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                               | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[16].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                |                                                                                                                                                                                                          |                3 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[6]_2[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                5 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                   | waveform_acq_gen[0].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_0[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                3 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                   | waveform_acq_gen[2].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                     | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[18].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                   | waveform_acq_gen[9].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                   | waveform_acq_gen[6].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                   | waveform_acq_gen[7].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                1 |              6 |
|  DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2                                        |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                          |                3 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_wr_reg_4[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                          |                4 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[21].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[22].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                   | waveform_acq_gen[8].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[23].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                        | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[15].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[17].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                   | waveform_acq_gen[3].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                      | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                   | waveform_acq_gen[4].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[13].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[12].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                   | waveform_acq_gen[5].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                       |                                                                                                                                                                                                          |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[11].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[10].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/WVB/PTB/sel                                                                                                                                                                                                                                                  | waveform_acq_gen[14].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                  | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                     | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                1 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[17]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[13]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[3]                                                                                                                                                                                  |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[11]                                                                                                                                                                                 |                4 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[23].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[35]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[15]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[23]                                                                                                                                                                                 |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[37]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[45]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[25]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[0].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                              |                1 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[31]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[47]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[5].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                              |                1 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[43]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[7]                                                                                                                                                                                  |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[5]                                                                                                                                                                                  |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[1]                                                                                                                                                                                  |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[22].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[21].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[4].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                              |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[9].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                              |                1 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[20].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                2 |              7 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[17].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                1 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[11].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[39]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[6].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                              |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[33]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[16].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                1 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[1].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                              |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[13].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[29]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[41]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[18].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[9]                                                                                                                                                                                  |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[21]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[10].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                1 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[15].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[8].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                              |                1 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[3].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                              |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[19]                                                                                                                                                                                 |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[14].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                1 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[19].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                1 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[12].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                             |                1 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[7].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                              |                1 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[2].WFM_ACQ/bsum_sum_len[7]                                                                                                                                                              |                2 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/adc_bitslip_1[27]                                                                                                                                                                                 |                3 |              7 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[14].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[14].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__9_n_0                                                                                                                                     |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data[7]_i_1_n_0                                                                                                                                                                                                                               | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data[15]_i_1_n_0                                                                                                                                                                                                                              | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[7]_i_1_n_0                                                                                                                                                                                                                               | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/len[7]_i_1_n_0                                                                                                                                                                                                                                         | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/len[15]_i_1_n_0                                                                                                                                                                                                                                        | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_en_0                                                                                                                                                                                                                                               | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_in[15]_i_1_n_0                                                                                                                                                                                                                                     | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[15].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[15].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__22_n_0                                                                                                                                    |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_in[7]_i_1_n_0                                                                                                                                                                                                                                      | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data[7]_i_1_n_0                                                                                                                                                                                                                       | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[16].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[16].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__10_n_0                                                                                                                                    |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_wr_reg_2[1]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                          |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[2].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                     | scaler_gen[2].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__14_n_0                                                                                                                                     |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[17].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[17].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__21_n_0                                                                                                                                    |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[18].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[18].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__20_n_0                                                                                                                                    |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[19].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[19].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__19_n_0                                                                                                                                    |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[1].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                     | scaler_gen[1].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__3_n_0                                                                                                                                      |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[20].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[20].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__18_n_0                                                                                                                                    |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[21].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[21].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__17_n_0                                                                                                                                    |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[22].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[22].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__16_n_0                                                                                                                                    |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[23].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[23].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__15_n_0                                                                                                                                    |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[3].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                     | scaler_gen[3].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__13_n_0                                                                                                                                     |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[9]_0[1]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[9]_1[1]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                5 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[5]_0[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[4].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                     | scaler_gen[4].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__12_n_0                                                                                                                                     |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[5].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                     | scaler_gen[5].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__11_n_0                                                                                                                                     |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[8]_0[1]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                5 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[6].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                     | scaler_gen[6].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__1_n_0                                                                                                                                      |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[8].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                     | scaler_gen[8].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1_n_0                                                                                                                                         |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[7].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                     | scaler_gen[7].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__0_n_0                                                                                                                                      |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[4][1]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                6 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[9].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                     | scaler_gen[9].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__4_n_0                                                                                                                                      |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[10].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[10].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__5_n_0                                                                                                                                     |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | I2CM_0/I2C_BYTE_0/ctrl_rd_data[7]_i_1_n_0                                                                                                                                                                                                                                                 | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                1 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[3]_0[1]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | I2CM_0/I2C_BYTE_0/sr                                                                                                                                                                                                                                                                      | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[4]_0[1]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/SERIAL_RX_0/data[7]_i_2_n_0                                                                                                                                                                                                                                                   | ADC3424_SPI/SERIAL_RX_0/data[7]_i_1_n_0                                                                                                                                                                  |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/SERIAL_TX_0/y0_carry__1_n_1                                                                                                                                                                                                                                                   | ADC3424_SPI/SERIAL_TX_0/sr_cnt[7]_i_1_n_0                                                                                                                                                                |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | AD5668_SPI/SERIAL_TX_0/y0_carry__1_n_1                                                                                                                                                                                                                                                    | AD5668_SPI/SERIAL_TX_0/sr_cnt[7]_i_1__1_n_0                                                                                                                                                              |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/SERIAL_TX_0/y0_carry__1_n_1                                                                                                                                                                                                                                                   | ADS8332_SPI/SERIAL_TX_0/sr_cnt[7]_i_1__0_n_0                                                                                                                                                             |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[6]_1[1]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                2 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                             | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                         |                                                                                                                                                                                                          |                2 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/PG_TRANS_CTRL/dpram_addr[7]_i_1_n_0                                                                                                                                                                                                                                       | DDR3_TRANSFER_0/ui_clk_sync_rst_1                                                                                                                                                                        |                4 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/PG_TRANS_CTRL/dpram_hold_addr_1                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/ui_clk_sync_rst_1                                                                                                                                                                        |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[11]_rep_0[1]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                          |                1 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                 | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[11]_rep_2[1]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                          |                1 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_1[1]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                1 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/E[1]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                          |                2 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[126]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                          |                3 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                          |                4 |              8 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                           |                                                                                                                                                                                                          |                1 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/shift_reg_0                                                                                                                                                                                                                                   | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[0].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                     | scaler_gen[0].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__2_n_0                                                                                                                                      |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[11].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[11].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__6_n_0                                                                                                                                     |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[12].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[12].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__7_n_0                                                                                                                                     |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/logic_wr_data[15]_i_1__0_n_0                                                                                                                                                                                                                             | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/logic_wr_data[7]_i_1__0_n_0                                                                                                                                                                                                                              | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/logic_adr_reg[7]_i_1__0_n_0                                                                                                                                                                                                                              | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/len[7]_i_1__0_n_0                                                                                                                                                                                                                                        | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/len[15]_i_1__0_n_0                                                                                                                                                                                                                                       | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/crc_in[7]_i_1__0_n_0                                                                                                                                                                                                                                     | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                1 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/crc_in[15]_i_1__0_n_0                                                                                                                                                                                                                                    | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                1 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/crc_en_0                                                                                                                                                                                                                                                 | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                4 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[13].DISC_SCALER/INH_GEN/last_cycle_inh_bits                                                                                                                                                                                                                                    | scaler_gen[13].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__8_n_0                                                                                                                                     |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_SER_0/shift_reg_0                                                                                                                                                                                                                                     | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data[7]_i_1__0_n_0                                                                                                                                                                                                                      | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                3 |              8 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[15].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[16].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[17].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[18].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                         | waveform_acq_gen[8].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | HBUF_CTRL_0/rdout_dpram_rd_addr[8]_i_1_n_0                                                                                                                                                                                                                                                | XDOM_0/hbuf_enable_reg_0[0]                                                                                                                                                                              |                4 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                         | waveform_acq_gen[1].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[19].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[12].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[20].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[21].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[13].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                         | waveform_acq_gen[6].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[22].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                         | waveform_acq_gen[2].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                         | waveform_acq_gen[3].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |              9 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                          |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/wvb_trig_et                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                          |                5 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                         | waveform_acq_gen[4].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                         | waveform_acq_gen[5].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                         | waveform_acq_gen[7].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[14].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                         | waveform_acq_gen[9].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[23].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                         | waveform_acq_gen[0].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[10].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/uart_rsp_data[7]_i_1__0_n_0                                                                                                                                                                                                                              | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                4 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                        | waveform_acq_gen[11].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/uart_rsp_data[7]_i_1_n_0                                                                                                                                                                                                                               | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                5 |              9 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                    |                6 |             10 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |             10 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]                                                                                                                                                      |                7 |             10 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/dpram_a[9]_i_1_n_0                                                                                                                                                                                                                                                     | WVB_READER/RD_CTRL/i_wvb_reader_en_2_reg                                                                                                                                                                 |                3 |             10 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/scaler_sel                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                          |                7 |             10 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_1[0]                                                                                                                                                                                                                                                 | waveform_acq_gen[10].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                4 |             11 |
|  DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2                                        | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                     | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[6].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[19].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[16]                                                                                                                                                                                                                                                         | waveform_acq_gen[20].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[15]                                                                                                                                                                                                                                                         | waveform_acq_gen[17].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/WVB/RD_ADDR/wvb_rd_addr[10]_i_1__2_n_0                                                                                                                                                                                                                       | waveform_acq_gen[18].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone__0[1]                                                                                                                                                                                                                                                       | waveform_acq_gen[14].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[4].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[21].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[19]                                                                                                                                                                                                                                                         | waveform_acq_gen[23].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                         | waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[22].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/WVB/RD_ADDR/wvb_rd_addr[10]_i_1_n_0                                                                                                                                                                                                                          | waveform_acq_gen[13].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                         | waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[10]                                                                                                                                                                                                                                                         | waveform_acq_gen[10].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[8].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                7 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[23].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[0].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                7 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                         | waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_6[0]                                                                                                                                                                                                                                                 | waveform_acq_gen[9].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                7 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[20].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[18]                                                                                                                                                                                                                                                         | waveform_acq_gen[22].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_7[0]                                                                                                                                                                                                                                                 | waveform_acq_gen[21].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[4]                                                                                                                                                                                                                                                          | waveform_acq_gen[4].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                2 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[13]                                                                                                                                                                                                                                                         | waveform_acq_gen[15].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_13[0]                                                                                                                                                                                                                                                | waveform_acq_gen[3].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone__0[3]                                                                                                                                                                                                                                                       | waveform_acq_gen[19].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[3]                                                                                                                                                                                                                                                          | waveform_acq_gen[3].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_16[0]                                                                                                                                                                                                                                                | waveform_acq_gen[0].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[8]                                                                                                                                                                                                                                                          | waveform_acq_gen[8].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |             11 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                    | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_8[0]                                                                                                                                                                                                                                                 | waveform_acq_gen[22].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[9]                                                                                                                                                                                                                                                          | waveform_acq_gen[9].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[14]                                                                                                                                                                                                                                                         | waveform_acq_gen[16].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[5]                                                                                                                                                                                                                                                          | waveform_acq_gen[5].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[11]                                                                                                                                                                                                                                                         | waveform_acq_gen[11].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone__0[0]                                                                                                                                                                                                                                                       | waveform_acq_gen[13].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[14].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/WVB/RD_ADDR/wvb_rd_addr[10]_i_1__0_n_0                                                                                                                                                                                                                       | waveform_acq_gen[19].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                         | waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[5].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/WVB/RD_ADDR/wvb_rd_addr[10]_i_1__1_n_0                                                                                                                                                                                                                       | waveform_acq_gen[14].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[9].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                7 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                         | waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_4[0]                                                                                                                                                                                                                                                 | waveform_acq_gen[7].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[2]                                                                                                                                                                                                                                                          | waveform_acq_gen[2].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                2 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[10].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[11].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_9[0]                                                                                                                                                                                                                                                 | waveform_acq_gen[23].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[12].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[13].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                7 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[3].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[0]                                                                                                                                                                                                                                                          | waveform_acq_gen[0].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[15].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[2].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                7 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_4[1]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0][0]                                                                                                                                                                                                                                                   | waveform_acq_gen[15].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[16].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[17].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                7 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[1]                                                                                                                                                                                                                                                          | waveform_acq_gen[1].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_12[0]                                                                                                                                                                                                                                                | waveform_acq_gen[5].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                7 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[7]                                                                                                                                                                                                                                                          | waveform_acq_gen[7].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_5[0]                                                                                                                                                                                                                                                 | waveform_acq_gen[8].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_3[0]                                                                                                                                                                                                                                                 | waveform_acq_gen[17].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_17[0]                                                                                                                                                                                                                                                | waveform_acq_gen[4].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_10[0]                                                                                                                                                                                                                                                | waveform_acq_gen[20].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone__0[2]                                                                                                                                                                                                                                                       | waveform_acq_gen[18].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_2[0]                                                                                                                                                                                                                                                 | waveform_acq_gen[11].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_18[0]                                                                                                                                                                                                                                                | waveform_acq_gen[16].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                7 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[17]                                                                                                                                                                                                                                                         | waveform_acq_gen[21].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_15[0]                                                                                                                                                                                                                                                | waveform_acq_gen[2].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_14[0]                                                                                                                                                                                                                                                | waveform_acq_gen[1].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[6]                                                                                                                                                                                                                                                          | waveform_acq_gen[6].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_11[0]                                                                                                                                                                                                                                                | waveform_acq_gen[6].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0]_0[0]                                                                                                                                                                                                                                                 | waveform_acq_gen[12].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/E[0]                                                                                                                                                                                                                                                                   | WVB_READER/RD_CTRL/i_wvb_reader_en_2_reg                                                                                                                                                                 |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/dpram_len[11]_i_1_n_0                                                                                                                                                                                                                                                  | WVB_READER/RD_CTRL/i_wvb_reader_en_2_reg                                                                                                                                                                 |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[7].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                6 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                         | waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[18].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                         | waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                         | waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                         | waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[1].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                7 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                         | waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                5 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/sot_cnt_0                                                                                                                                                                                                                                        | waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                4 |             11 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wvb_rddone[12]                                                                                                                                                                                                                                                         | waveform_acq_gen[12].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             11 |
|  DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2                                        | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                         | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/hbuf_enable_reg_0[0]                                                                                                                                                                              |               10 |             12 |
|  icm_fpga_clk_BUFG                                                          | TEMP_SYNC_20MHZ_OSC/REQ_SYNC/wait_cnt_reg[14]                                                                                                                                                                                                                                             |                                                                                                                                                                                                          |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[7].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                            |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[0].WFM_ACQ/i_rst                                                                                                                                                                        |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[0].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                         |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[0].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                            |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr[11]_i_1_n_0                                                                                                                                                                                                                                                         | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                7 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/dpram_run_reg_0[0]                                                                                                                                                                                                                                                             | XDOM_0/hbuf_enable_reg_0[0]                                                                                                                                                                              |                5 |             12 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                          |               12 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[14].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                        |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[14].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[14].WFM_ACQ/i_rst                                                                                                                                                                       |                4 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[16].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[16].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                        |                4 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[9].WFM_ACQ/i_rst                                                                                                                                                                        |                2 |             12 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                         | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                6 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[9].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                         |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[9].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                            |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[6].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                         |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[11]_rep_1[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                          |                5 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[1].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                            |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[7].WFM_ACQ/i_rst                                                                                                                                                                        |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[1]_0[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                8 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[17].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                        |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | TEMP_SYNC/REQ_SYNC/E[0]                                                                                                                                                                                                                                                                   | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                8 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[8].WFM_ACQ/i_rst                                                                                                                                                                        |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[19].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                        |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[17].WFM_ACQ/i_rst                                                                                                                                                                       |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[7].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                         |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[19].WFM_ACQ/i_rst                                                                                                                                                                       |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[19].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[2].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                            |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[2].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                         |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[5].WFM_ACQ/i_rst                                                                                                                                                                        |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[5].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                         |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[5].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                            |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[8].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                         |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[4].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                         |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[4].WFM_ACQ/i_rst                                                                                                                                                                        |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[2].WFM_ACQ/i_rst                                                                                                                                                                        |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[18].WFM_ACQ/i_rst                                                                                                                                                                       |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[18].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                        |                4 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[17].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[6].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                            |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[3].WFM_ACQ/i_rst                                                                                                                                                                        |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[18].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[11].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                        |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[3].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                            |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[8].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                            |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_1[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[3].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                         |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[13].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                        |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[13].WFM_ACQ/i_rst                                                                                                                                                                       |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[13].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[8]_2[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[8]_3[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                5 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[11].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[11].WFM_ACQ/i_rst                                                                                                                                                                       |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[8]_1[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                9 |             12 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                  | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[10].WFM_ACQ/i_rst                                                                                                                                                                       |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[10].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                        |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_wr_reg_1[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                          |                7 |             12 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | TEMP_SYNC/ACK_SYNC/E[0]                                                                                                                                                                                                                                                                   | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                7 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/dpram_busy_i_1__0_n_0                                                                                                                                                                                                                                                              | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                5 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[4].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                            |                2 |             12 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | TEMP_SYNC_20MHZ_OSC/ACK_SYNC/E[0]                                                                                                                                                                                                                                                         | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LCLK_ADCCLK_WIZ_0/inst/locked                                                                                                                                                                                                                                                             |                                                                                                                                                                                                          |                6 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[10].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/evt_len_reg                                                                                                                                                                                                                                                            | WVB_READER/RD_CTRL/i_wvb_reader_en_2_reg                                                                                                                                                                 |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[6].WFM_ACQ/i_rst                                                                                                                                                                        |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[1].WFM_ACQ/i_rst                                                                                                                                                                        |                2 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[1].WFM_ACQ/i_rst_reg_rep__0_n_0                                                                                                                                                         |                3 |             12 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[16].WFM_ACQ/i_rst                                                                                                                                                                       |                2 |             12 |
|  DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2                                        |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                5 |             13 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |             13 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                        | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             13 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |             13 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                8 |             14 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | HBUF_CTRL_0/i_n_words_written                                                                                                                                                                                                                                                             | HBUF_CTRL_0/i_n_words_written0_in[15]                                                                                                                                                                    |                4 |             14 |
|  icm_fpga_clk_BUFG                                                          |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                          |                7 |             14 |
|  DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2                                        |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             15 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/ui_clk_sync_rst_1                                                                                                                                                                        |                8 |             15 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                          |                4 |             16 |
|  icm_fpga_clk_BUFG                                                          |                                                                                                                                                                                                                                                                                           | TEMP_SYNC_20MHZ_OSC/REQ_SYNC/SR[0]                                                                                                                                                                       |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | HBUF_CTRL_0/crc_en                                                                                                                                                                                                                                                                        | HBUF_CTRL_0/crc_rst                                                                                                                                                                                      |               10 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/E[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                          |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_4[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |               13 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[11]_rep_0[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                          |                9 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[11]_rep_2[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[3][0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[4]_0[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                8 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[0]_1[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                8 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_3[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[6]_0[1]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[4][0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |               14 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[9][0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                5 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ERR_COUNTER/PEDGE/ff_reg_0                                                                                                                                                                                                                                                                | XDOM_0/icm_fpga_sync_en_reg_0                                                                                                                                                                            |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[6][1]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[5][0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |               10 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | FMC_OEN_NE_0/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |               13 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[9].ONE_SHOT_0/cnt                                                                                                                                                                                                                                             | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[8].ONE_SHOT_0/cnt                                                                                                                                                                                                                                             | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[6]_1[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[6][0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                8 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[7].ONE_SHOT_0/cnt                                                                                                                                                                                                                                             | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[6]_3[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[6].ONE_SHOT_0/cnt                                                                                                                                                                                                                                             | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[3]_0[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[6]_0[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[5].ONE_SHOT_0/cnt                                                                                                                                                                                                                                             | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[4].ONE_SHOT_0/cnt                                                                                                                                                                                                                                             | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[9]_0[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[3].ONE_SHOT_0/cnt                                                                                                                                                                                                                                             | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[9]_1[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |               12 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[6]_0[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[2].ONE_SHOT_0/cnt                                                                                                                                                                                                                                             | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[6]_0[1]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[6]_1[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                9 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[8]_0[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                8 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[23].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_adr_reg[7]_0[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                          |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_wr_reg_2[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                          |                5 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_wr_reg_3[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_wr_reg_5[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                          |                5 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[21].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/crc_en                                                                                                                                                                                                                                                 | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0                                                                                                                                                     |                5 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[20].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/UART_PROC_HS_0/crc_en                                                                                                                                                                                                                                                   | XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0                                                                                                                                                       |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | TEMP_SYNC/REQ_SYNC/SR[0]                                                                                                                                                                                 |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[1].ONE_SHOT_0/cnt                                                                                                                                                                                                                                             | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[19].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[18].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[17].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[16].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[15].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[14].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[13].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[12].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[11].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_rd_data[15]_i_1_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                5 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_fmc_a_1_reg[11]_rep                                                                                                                                                                                                                                                       |                                                                                                                                                                                                          |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[10].ONE_SHOT_0/cnt                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | LOCAL_COINCIDENCE_0/genblk1[0].ONE_SHOT_0/cnt                                                                                                                                                                                                                                             | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                3 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/CRSM_0/i_y_wr                                                                                                                                                                                                                                                                      | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | HBUF_CTRL_0/fsm_reg[3]_0[0]                                                                                                                                                                              |                6 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                          |                4 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | HBUF_CTRL_0/P_CLR_REQ_PE/E[0]                                                                                                                                                                                                                                                             | XDOM_0/hbuf_enable_reg_0[0]                                                                                                                                                                              |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | HBUF_CTRL_0/PGACKSYNC/E[0]                                                                                                                                                                                                                                                                | XDOM_0/hbuf_enable_reg_0[0]                                                                                                                                                                              |                7 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                          |                4 |             16 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                          |                                                                                                                                                                                                          |                2 |             16 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[20].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                3 |             17 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[21].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                3 |             17 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[12].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                3 |             17 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[22].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                4 |             17 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[15].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                3 |             17 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | HBUF_CTRL_0/pg_optype_i_1__0_n_0                                                                                                                                                                                                                                                          | XDOM_0/hbuf_enable_reg_0[0]                                                                                                                                                                              |                5 |             17 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[23].WFM_ACQ/i_rst_reg_rep_n_0                                                                                                                                                           |                3 |             17 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                           | waveform_acq_gen[9].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                           | waveform_acq_gen[7].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                           | waveform_acq_gen[8].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | waveform_acq_gen[8].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | waveform_acq_gen[2].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[20].WFM_ACQ/i_rst                                                                                                                                                                       |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[14].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[14].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                6 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                           | waveform_acq_gen[0].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[10].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[21].WFM_ACQ/i_rst                                                                                                                                                                       |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[15].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[12].WFM_ACQ/i_rst                                                                                                                                                                       |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[15].WFM_ACQ/i_rst                                                                                                                                                                       |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[23].WFM_ACQ/i_rst                                                                                                                                                                       |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[16].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[22].WFM_ACQ/i_rst                                                                                                                                                                       |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | waveform_acq_gen[9].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[23].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[23].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | waveform_acq_gen[0].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[10].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[11].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[11].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[12].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[12].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[13].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[13].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[15].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[16].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[17].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[17].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[18].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[18].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                           | waveform_acq_gen[1].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | waveform_acq_gen[1].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[19].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[19].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[20].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[20].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[21].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[21].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | waveform_acq_gen[22].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | waveform_acq_gen[22].WFM_ACQ/WVB/i_rst                                                                                                                                                                   |                5 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                           | waveform_acq_gen[2].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                           | waveform_acq_gen[3].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | waveform_acq_gen[3].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                6 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                           | waveform_acq_gen[4].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | waveform_acq_gen[4].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                           | waveform_acq_gen[5].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | waveform_acq_gen[5].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                           | waveform_acq_gen[6].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                5 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | waveform_acq_gen[6].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                4 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | waveform_acq_gen[7].WFM_ACQ/WVB/i_rst                                                                                                                                                                    |                3 |             18 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/SERIAL_TX_0/sr[18]_i_1__0_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                          |                5 |             19 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/SERIAL_RX_0/data[18]_i_2_n_0                                                                                                                                                                                                                                                  | ADS8332_SPI/SERIAL_RX_0/data[18]_i_1_n_0                                                                                                                                                                 |                6 |             19 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               11 |             20 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                8 |             20 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                         | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                           |                                                                                                                                                                                                          |                4 |             22 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                           |                                                                                                                                                                                                          |                7 |             22 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                             |                                                                                                                                                                                                          |                6 |             22 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                             |                                                                                                                                                                                                          |                9 |             22 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                9 |             23 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                8 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/global_trig_en_reg_0[0]                                                                                                                                                                           |                8 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[18].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |                8 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[19].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               13 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[5].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                              |                7 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[1].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                              |                7 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[4].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                              |                9 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[10].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               11 |             24 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               10 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[13].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               10 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[8].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                              |               10 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[6].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                              |                9 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[17].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               11 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[9].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                              |                8 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[14].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               13 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[11].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               13 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[3].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                              |               10 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[2].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                              |               10 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[7].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                              |               10 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[16].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               10 |             24 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[0].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                              |                7 |             24 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             25 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/SERIAL_TX_0/sr[23]_i_1_n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                          |                7 |             25 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/PG_TRANS_CTRL/app_addr[27]_i_1_n_0                                                                                                                                                                                                                                        | DDR3_TRANSFER_0/ui_clk_sync_rst_1                                                                                                                                                                        |                8 |             25 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               13 |             25 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/i_sum_len_reg[0]_0[0]                                                                                                                                          |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                               | waveform_acq_gen[3].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                            |                6 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                               | waveform_acq_gen[4].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                            |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[13].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                           |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[17].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                           |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[12].WFM_ACQ/ROLLING_BSUM/i_sum_len_reg[0]_0[0]                                                                                                                                          |                8 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[22].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               13 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[19].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                           |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/i_sum_len_reg[0]_0[0]                                                                                                                                          |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[11].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                           |                6 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[12].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |                9 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[23].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               11 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[10].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                           |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                               | waveform_acq_gen[1].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                            |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[15].WFM_ACQ/ROLLING_BSUM/i_sum_len_reg[0]_0[0]                                                                                                                                          |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[21].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               13 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                               | waveform_acq_gen[9].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                            |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                               | waveform_acq_gen[2].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                            |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[16].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                           |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                               | waveform_acq_gen[5].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                            |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[20].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               11 |             26 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_2                                                                                                                                                                                                                                             | DDR3_TRANSFER_0/ui_clk_sync_rst_1                                                                                                                                                                        |                9 |             26 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | waveform_acq_gen[15].WFM_ACQ/MDOM_TRIG/i_rst                                                                                                                                                             |               10 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[18].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                           |                8 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                               | waveform_acq_gen[6].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                            |                9 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                               | waveform_acq_gen[7].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                            |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                               | waveform_acq_gen[8].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                            |                6 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[20].WFM_ACQ/ROLLING_BSUM/i_sum_len_reg[0]_0[0]                                                                                                                                          |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[14].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                           |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                               | waveform_acq_gen[0].WFM_ACQ/ROLLING_BSUM/fsm0                                                                                                                                                            |                7 |             26 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/ROLLING_BSUM/trig_extender/E[0]                                                                                                                                                                                                                              | waveform_acq_gen[22].WFM_ACQ/ROLLING_BSUM/i_sum_len_reg[0]_0[0]                                                                                                                                          |                7 |             26 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |               10 |             27 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                          |               11 |             28 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                          |               12 |             28 |
|  icm_fpga_clk_BUFG                                                          |                                                                                                                                                                                                                                                                                           | TEMP_SYNC_20MHZ_OSC/i_device_temp_rdy_reg[1]                                                                                                                                                             |                7 |             28 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                          |               12 |             28 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_2__0_n_0                                                                                                                                                                                                                                          | ADC3424_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_1_n_0                                                                                                                                                            |                9 |             28 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               16 |             28 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                          |               11 |             28 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_2__1_n_0                                                                                                                                                                                                                                          | ADS8332_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_1__0_n_0                                                                                                                                                         |                9 |             29 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/SERIAL_TX_0/i_cnt_1[31]_i_1__0_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                          |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/IILC_SCLK_0/fsm                                                                                                                                                                                                                                                               | ADC3424_SPI/IILC_SCLK_0/i_dy[2]_i_1__1_n_0                                                                                                                                                               |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/IILC_SCLK_0/fsm                                                                                                                                                                                                                                                               | ADS8332_SPI/IILC_SCLK_0/i_dy[2]_i_1__4_n_0                                                                                                                                                               |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/IILC_MOSI_0/fsm                                                                                                                                                                                                                                                               | ADS8332_SPI/IILC_MOSI_0/i_dy[2]_i_1__2_n_0                                                                                                                                                               |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | I2CM_0/RX_FIFO_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                          |                6 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | I2CM_0/RX_FIFO_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                          |                6 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | I2CM_0/TX_FIFO_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                          |                6 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | I2CM_0/TX_FIFO_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                          |                7 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/IILC_MISO_0/fsm                                                                                                                                                                                                                                                               | ADC3424_SPI/IILC_MISO_0/i_dy[2]_i_1__0_n_0                                                                                                                                                               |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/IILC_MISO_0/fsm                                                                                                                                                                                                                                                               | ADS8332_SPI/IILC_MISO_0/i_dy[2]_i_1__3_n_0                                                                                                                                                               |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/IILC_MOSI_0/fsm                                                                                                                                                                                                                                                               | ADC3424_SPI/IILC_MOSI_0/i_dy[2]_i_1_n_0                                                                                                                                                                  |                9 |             30 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[18].THRESH_SCALER/i_cnt[0]_i_1__21_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[9].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                              | scaler_gen[9].THRESH_SCALER/n_pedge_out[31]_i_1__5_n_0                                                                                                                                                   |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[17].THRESH_SCALER/running_sum_1[0]_i_1__20_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[17].THRESH_SCALER/clear                                                                                                                                                                       |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[2].DISC_SCALER/update_1                                                                                                                                                                                                                                                        | scaler_gen[2].DISC_SCALER/i_rst                                                                                                                                                                          |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[8].THRESH_SCALER/running_sum_1[0]_i_1__29_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[8].THRESH_SCALER/clear__0                                                                                                                                                                     |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[22].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[22].DISC_SCALER/i_rst                                                                                                                                                                         |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[7].THRESH_SCALER/running_sum_1[0]_i_1__28_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[15].THRESH_SCALER/running_sum_1[0]_i_1__18_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[15].THRESH_SCALER/i_cnt[0]_i_1__18_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[21].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[21].DISC_SCALER/i_rst                                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[14].THRESH_SCALER/running_sum_1[0]_i_1__17_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[14].THRESH_SCALER/i_cnt[0]_i_1__17_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[20].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[20].DISC_SCALER/i_rst                                                                                                                                                                         |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[13].THRESH_SCALER/running_sum_1[0]_i_1__16_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[13].THRESH_SCALER/i_cnt[0]_i_1__16_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[1].DISC_SCALER/update_1                                                                                                                                                                                                                                                        | scaler_gen[1].DISC_SCALER/i_rst                                                                                                                                                                          |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[9].THRESH_SCALER/running_sum_1[0]_i_1__30_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[9].THRESH_SCALER/i_cnt[0]_i_1__30_n_0                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[19].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[19].DISC_SCALER/i_rst                                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[11].THRESH_SCALER/i_cnt[0]_i_1__15_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[18].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[18].DISC_SCALER/i_rst                                                                                                                                                                         |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[10].THRESH_SCALER/running_sum_1[0]_i_1__14_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[10].THRESH_SCALER/i_cnt[0]_i_1__14_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[17].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[17].DISC_SCALER/i_rst                                                                                                                                                                         |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[0].THRESH_SCALER/running_sum_1[0]_i_1__32_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[0].THRESH_SCALER/i_cnt[0]_i_1__32_n_0                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[23].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[23].DISC_SCALER/i_rst                                                                                                                                                                         |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[10].DISC_SCALER/running_sum_1[0]_i_1__41_n_0                                                                                                                                                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[10].DISC_SCALER/i_cnt[0]_i_1__42_n_0                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[9].DISC_SCALER/running_sum_1[0]_i_1__40_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[9].DISC_SCALER/i_cnt[0]_i_1__41_n_0                                                                                                                                                           |                8 |             32 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/PG_TRANS_CTRL/dpram_cnt_0                                                                                                                                                                                                                                                 | DDR3_TRANSFER_0/ui_clk_sync_rst_1                                                                                                                                                                        |                7 |             32 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/PG_TRANS_CTRL/n_writes                                                                                                                                                                                                                                                    | DDR3_TRANSFER_0/ui_clk_sync_rst_1                                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[8].DISC_SCALER/running_sum_1[0]_i_1__7_n_0                                                                                                                                                    |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[8].DISC_SCALER/i_cnt[0]_i_1__7_n_0                                                                                                                                                            |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[7].DISC_SCALER/running_sum_1[0]_i_1__8_n_0                                                                                                                                                    |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[7].DISC_SCALER/i_cnt[0]_i_1__8_n_0                                                                                                                                                            |                8 |             32 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/PG_TRANS_CTRL/n_app_reqs_3                                                                                                                                                                                                                                                | DDR3_TRANSFER_0/ui_clk_sync_rst_1                                                                                                                                                                        |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[16].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[16].DISC_SCALER/i_rst                                                                                                                                                                         |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[6].DISC_SCALER/i_cnt[0]_i_1__9_n_0                                                                                                                                                            |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[15].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[15].DISC_SCALER/i_rst                                                                                                                                                                         |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[6].DISC_SCALER/running_sum_1[0]_i_1__9_n_0                                                                                                                                                    |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[5].DISC_SCALER/i_cnt[0]_i_1__10_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[14].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[14].DISC_SCALER/i_rst                                                                                                                                                                         |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[4].DISC_SCALER/running_sum_1[0]_i_1__11_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[4].DISC_SCALER/i_cnt[0]_i_1__11_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[17].DISC_SCALER/i_cnt[0]_i_1__1_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[5].DISC_SCALER/running_sum_1[0]_i_1__10_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[3].DISC_SCALER/running_sum_1[0]_i_1__12_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[13].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[13].DISC_SCALER/i_rst                                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[7].THRESH_SCALER/i_cnt[0]_i_1__28_n_0                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[16].THRESH_SCALER/running_sum_1[0]_i_1__19_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[16].THRESH_SCALER/i_cnt[0]_i_1__19_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[12].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[12].DISC_SCALER/i_rst                                                                                                                                                                         |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[6].THRESH_SCALER/running_sum_1[0]_i_1__27_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/OS_NCONVST/cnt                                                                                                                                                                                                                                                                     | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[11].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[11].DISC_SCALER/i_rst                                                                                                                                                                         |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[6].THRESH_SCALER/i_cnt[0]_i_1__27_n_0                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[3].DISC_SCALER/i_cnt[0]_i_1__12_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[0].DISC_SCALER/update_1                                                                                                                                                                                                                                                        | scaler_gen[0].DISC_SCALER/i_rst                                                                                                                                                                          |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[2].DISC_SCALER/running_sum_1[0]_i_1__13_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[12].THRESH_SCALER/i_cnt[0]_i_1__31_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | CAL_PULSER_0/trig_os/cnt                                                                                                                                                                                                                                                                  | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[11].THRESH_SCALER/running_sum_1[0]_i_1__15_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[12].THRESH_SCALER/running_sum_1[0]_i_1__31_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[23].DISC_SCALER/i_cnt[0]_i_1__6_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | PULSER_0/trig_os/cnt                                                                                                                                                                                                                                                                      | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[22].DISC_SCALER/running_sum_1[0]_i_1__5_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[22].DISC_SCALER/i_cnt[0]_i_1__5_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/CAL_TRIG_GEN/cnt[0]_i_1__84_n_0                                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                                |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                                |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[21].DISC_SCALER/running_sum_1[0]_i_1__4_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[21].DISC_SCALER/i_cnt[0]_i_1__4_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/AFE_TRIG_GEN/cnt[0]_i_1__83_n_0                                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[20].DISC_SCALER/running_sum_1[0]_i_1__3_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[20].DISC_SCALER/i_cnt[0]_i_1__3_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/UART_ICM_0/UART_PROC_HS_0/timeout_cnt[0]_i_1__0_n_0                                                                                                                                               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[1].DISC_SCALER/running_sum_1[0]_i_1__39_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[1].DISC_SCALER/i_cnt[0]_i_1__40_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt[0]_i_1_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[19].DISC_SCALER/running_sum_1[0]_i_1_n_0                                                                                                                                                      |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[19].DISC_SCALER/i_cnt[0]_i_1_n_0                                                                                                                                                              |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | ADS8332_SPI/IILC_SCLK_0/cnt[0]_i_1__90_n_0                                                                                                                                                               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[18].DISC_SCALER/running_sum_1[0]_i_1__0_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[18].DISC_SCALER/i_cnt[0]_i_1__0_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | ADS8332_SPI/IILC_MOSI_0/cnt[0]_i_1__88_n_0                                                                                                                                                               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[17].DISC_SCALER/running_sum_1[0]_i_1__1_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | ADS8332_SPI/IILC_MISO_0/cnt[0]_i_1__89_n_0                                                                                                                                                               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | AD5668_SPI/IILC_SCLK_0/cnt                                                                                                                                                                               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[2].DISC_SCALER/i_cnt[0]_i_1__13_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/cnt_0                                                                                                                                                                                                                                                                          | WVB_READER/RD_CTRL/i_wvb_reader_en_2_reg                                                                                                                                                                 |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[23].DISC_SCALER/running_sum_1[0]_i_1__6_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | AD5668_SPI/IILC_MOSI_0/cnt                                                                                                                                                                               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[16].DISC_SCALER/running_sum_1[0]_i_1__46_n_0                                                                                                                                                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[16].DISC_SCALER/i_cnt[0]_i_1__47_n_0                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | AD5668_SPI/IILC_MISO_0/cnt                                                                                                                                                                               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[15].DISC_SCALER/running_sum_1[0]_i_1__2_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[15].DISC_SCALER/i_cnt[0]_i_1__2_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | ADC3424_SPI/IILC_SCLK_0/cnt[0]_i_1__87_n_0                                                                                                                                                               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[14].DISC_SCALER/running_sum_1[0]_i_1__45_n_0                                                                                                                                                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[14].DISC_SCALER/i_cnt[0]_i_1__46_n_0                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | ADC3424_SPI/IILC_MOSI_0/cnt[0]_i_1__85_n_0                                                                                                                                                               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[13].DISC_SCALER/running_sum_1[0]_i_1__44_n_0                                                                                                                                                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[13].DISC_SCALER/i_cnt[0]_i_1__45_n_0                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | ADC3424_SPI/IILC_MISO_0/cnt[0]_i_1__86_n_0                                                                                                                                                               |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[12].DISC_SCALER/running_sum_1[0]_i_1__43_n_0                                                                                                                                                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[12].DISC_SCALER/i_cnt[0]_i_1__44_n_0                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | KR_0/cnt[0]_i_1__76_n_0                                                                                                                                                                                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[11].DISC_SCALER/running_sum_1[0]_i_1__42_n_0                                                                                                                                                  |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[11].DISC_SCALER/i_cnt[0]_i_1__43_n_0                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[5].THRESH_SCALER/running_sum_1[0]_i_1__37_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[0].DISC_SCALER/running_sum_1[0]_i_1__38_n_0                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[0].DISC_SCALER/i_cnt[0]_i_1__39_n_0                                                                                                                                                           |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[5].THRESH_SCALER/clear__1                                                                                                                                                                     |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[4].THRESH_SCALER/running_sum_1[0]_i_1__36_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[4].THRESH_SCALER/i_cnt[0]_i_1__36_n_0                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                                |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                                |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                                |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                                |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                                |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[3].THRESH_SCALER/running_sum_1[0]_i_1__35_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                             | waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[3].THRESH_SCALER/i_cnt[0]_i_1__35_n_0                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[2].THRESH_SCALER/running_sum_1[0]_i_1__34_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[2].THRESH_SCALER/i_cnt[0]_i_1__34_n_0                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                                |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                                |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                                |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                                                                                                                                                               |                                                                                                                                                                                                          |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[23].THRESH_SCALER/running_sum_1[0]_i_1__26_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[23].THRESH_SCALER/i_cnt[0]_i_1__26_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[22].THRESH_SCALER/running_sum_1[0]_i_1__25_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/cnt[31]_i_1__26_n_0                                                                                                                                                                                                                                                           | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/SERIAL_TX_0/i_cnt_1[31]_i_1__1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                          |               10 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[22].THRESH_SCALER/i_cnt[0]_i_1__25_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/SERIAL_RX_0/i_cnt_1[31]_i_1__2_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                          |               10 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[21].THRESH_SCALER/running_sum_1[0]_i_1__24_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[21].THRESH_SCALER/i_cnt[0]_i_1__24_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/SERIAL_RX_0/data00_out                                                                                                                                                                                                                                                        | ADS8332_SPI/SERIAL_RX_0/sr_cnt[0]_i_1__4_n_0                                                                                                                                                             |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_2__1_n_0                                                                                                                                                                                                                                          | ADS8332_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_1__0_n_0                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[20].THRESH_SCALER/running_sum_1[0]_i_1__23_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[20].THRESH_SCALER/i_cnt[0]_i_1__23_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADS8332_SPI/SERIAL_CK_0/cyc_cnt                                                                                                                                                                                                                                                           | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                4 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[1].THRESH_SCALER/running_sum_1[0]_i_1__33_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[1].THRESH_SCALER/i_cnt[0]_i_1__33_n_0                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[19].THRESH_SCALER/running_sum_1[0]_i_1__22_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | AD5668_SPI/SERIAL_TX_0/i_cnt_1[31]_i_1__3_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | AD5668_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_1__1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                          |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[19].THRESH_SCALER/i_cnt[0]_i_1__22_n_0                                                                                                                                                        |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | AD5668_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_1__1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                          |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                             | waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | AD5668_SPI/SERIAL_CK_0/cyc_cnt                                                                                                                                                                                                                                                            | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[18].THRESH_SCALER/running_sum_1[0]_i_1__21_n_0                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | AD5668_SPI/cnt[31]_i_1_n_0                                                                                                                                                                                                                                                                | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | AD5668_SPI/IILC_SCLK_0/fsm                                                                                                                                                                                                                                                                | AD5668_SPI/IILC_SCLK_0/i_dy[0]_i_1__1_n_0                                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | AD5668_SPI/IILC_MOSI_0/fsm                                                                                                                                                                                                                                                                | AD5668_SPI/IILC_MOSI_0/i_dy[0]_i_1_n_0                                                                                                                                                                   |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | AD5668_SPI/IILC_MISO_0/fsm                                                                                                                                                                                                                                                                | AD5668_SPI/IILC_MISO_0/i_dy[0]_i_1__0_n_0                                                                                                                                                                |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                             | waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/cnt[31]_i_1__28_n_0                                                                                                                                                                                                                                                           | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/SERIAL_RX_0/i_cnt_1[31]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                          |                9 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/SERIAL_RX_0/data00_out                                                                                                                                                                                                                                                        | ADC3424_SPI/SERIAL_RX_0/sr_cnt[0]_i_1__3_n_0                                                                                                                                                             |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_2__0_n_0                                                                                                                                                                                                                                          | ADC3424_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_1_n_0                                                                                                                                                            |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ADC3424_SPI/SERIAL_CK_0/cyc_cnt                                                                                                                                                                                                                                                           | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                             | waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ICM_TIME_TRANSFER/ICM_LTC_DES/cnt[31]_i_1__13_n_0                                                                                                                                                                                                                                         | XDOM_0/icm_fpga_sync_en_reg_1[0]                                                                                                                                                                         |               10 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | I2CM_0/I2C_BYTE_0/cnt                                                                                                                                                                                                                                                                     | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |               11 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | HBUF_CTRL_0/cnt[31]_i_1__32_n_0                                                                                                                                                                                                                                                           | XDOM_0/hbuf_enable_reg_0[0]                                                                                                                                                                              |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[11].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[11].THRESH_SCALER/n_pedge_out[31]_i_1__27_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                             | waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             32 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               17 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                            | waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[5].THRESH_SCALER/update_1__1                                                                                                                                                                                                                                                   | scaler_gen[5].THRESH_SCALER/i_rst__1                                                                                                                                                                     |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[4].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                              | scaler_gen[4].THRESH_SCALER/n_pedge_out[31]_i_1__18_n_0                                                                                                                                                  |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                             | waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[3].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                              | scaler_gen[3].THRESH_SCALER/n_pedge_out[31]_i_1__20_n_0                                                                                                                                                  |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[2].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                              | scaler_gen[2].THRESH_SCALER/n_pedge_out[31]_i_1__22_n_0                                                                                                                                                  |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                             | waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[23].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[23].THRESH_SCALER/n_pedge_out[31]_i_1__30_n_0                                                                                                                                                 |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[22].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[22].THRESH_SCALER/n_pedge_out[31]_i_1__32_n_0                                                                                                                                                 |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[21].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[21].THRESH_SCALER/n_pedge_out[31]_i_1__34_n_0                                                                                                                                                 |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                             | waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[20].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[20].THRESH_SCALER/n_pedge_out[31]_i_1__36_n_0                                                                                                                                                 |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[1].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                              | scaler_gen[1].THRESH_SCALER/n_pedge_out[31]_i_1__24_n_0                                                                                                                                                  |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[19].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[19].THRESH_SCALER/n_pedge_out[31]_i_1__38_n_0                                                                                                                                                 |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                             | waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[18].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[18].THRESH_SCALER/n_pedge_out[31]_i_1__40_n_0                                                                                                                                                 |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[17].THRESH_SCALER/update_1                                                                                                                                                                                                                                                     | scaler_gen[17].THRESH_SCALER/i_rst                                                                                                                                                                       |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[7].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                              | scaler_gen[7].THRESH_SCALER/n_pedge_out[31]_i_1__3_n_0                                                                                                                                                   |                9 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/cnt_1                                                                                                                                                                                                                                             | waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[15].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[15].THRESH_SCALER/n_pedge_out[31]_i_1__45_n_0                                                                                                                                                 |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[14].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[14].THRESH_SCALER/n_pedge_out[31]_i_1__29_n_0                                                                                                                                                 |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[13].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[13].THRESH_SCALER/n_pedge_out[31]_i_1__28_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/dpram_data[31]_i_1_n_0                                                                                                                                                                                                                                                 | WVB_READER/RD_CTRL/i_wvb_reader_en_2_reg                                                                                                                                                                 |               13 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[12].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[12].THRESH_SCALER/n_pedge_out[31]_i_1__6_n_0                                                                                                                                                  |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[8].THRESH_SCALER/update_1__0                                                                                                                                                                                                                                                   | scaler_gen[8].THRESH_SCALER/i_rst__0                                                                                                                                                                     |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/RD_CTRL/wait_cnt_0                                                                                                                                                                                                                                                             | WVB_READER/RD_CTRL/i_wvb_reader_en_2_reg                                                                                                                                                                 |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[10].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[10].THRESH_SCALER/n_pedge_out[31]_i_1__26_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[0].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                              | scaler_gen[0].THRESH_SCALER/n_pedge_out[31]_i_1__25_n_0                                                                                                                                                  |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[10].DISC_SCALER/update_1                                                                                                                                                                                                                                                       | scaler_gen[10].DISC_SCALER/i_rst                                                                                                                                                                         |                5 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[9].DISC_SCALER/update_1                                                                                                                                                                                                                                                        | scaler_gen[9].DISC_SCALER/i_rst                                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[8].DISC_SCALER/update_1                                                                                                                                                                                                                                                        | scaler_gen[8].DISC_SCALER/i_rst                                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[7].DISC_SCALER/update_1                                                                                                                                                                                                                                                        | scaler_gen[7].DISC_SCALER/i_rst                                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[6].DISC_SCALER/update_1                                                                                                                                                                                                                                                        | scaler_gen[6].DISC_SCALER/i_rst                                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[5].DISC_SCALER/update_1                                                                                                                                                                                                                                                        | scaler_gen[5].DISC_SCALER/i_rst                                                                                                                                                                          |                7 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[4].DISC_SCALER/update_1                                                                                                                                                                                                                                                        | scaler_gen[4].DISC_SCALER/i_rst                                                                                                                                                                          |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[3].DISC_SCALER/update_1                                                                                                                                                                                                                                                        | scaler_gen[3].DISC_SCALER/i_rst                                                                                                                                                                          |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[16].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                             | scaler_gen[16].THRESH_SCALER/n_pedge_out[31]_i_1__44_n_0                                                                                                                                                 |                8 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | scaler_gen[6].THRESH_SCALER/update_1_reg_n_0                                                                                                                                                                                                                                              | scaler_gen[6].THRESH_SCALER/n_pedge_out[31]_i_1__2_n_0                                                                                                                                                   |                6 |             32 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                      | waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                7 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg0                                                                                                                                                                                                                                 | waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                6 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                     | waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                8 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | AD5668_SPI/SERIAL_TX_0/sr[31]_i_1_n_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                          |               12 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                      | waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                8 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                     | waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                7 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg0                                                                                                                                                                                                                                 | waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                6 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                      | waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |               10 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                      | waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                6 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                     | waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                7 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                      | waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                7 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                      | waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                9 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                     | waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                7 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                      | waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                7 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg0                                                                                                                                                                                                                                 | waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                9 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                     | waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                8 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                      | waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                7 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                      | waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                8 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                     | waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                6 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                     | waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                8 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg0                                                                                                                                                                                                                                 | waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                6 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                     | waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                8 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/WVB/WBS/wvb_wr_addr_reg0                                                                                                                                                                                                                                      | waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                             |                7 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg0                                                                                                                                                                                                                                 | waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                7 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg0                                                                                                                                                                                                                                 | waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/cnt0                                                                                                                                                            |                6 |             33 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[17].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__20_n_0                                                                                                                                            |                9 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[8].THRESH_SCALER/INH_GEN/inhibit_bits_i_1_n_0                                                                                                                                                 |                9 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[15].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__22_n_0                                                                                                                                            |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[14].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__13_n_0                                                                                                                                            |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[13].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__12_n_0                                                                                                                                            |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[9].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__0_n_0                                                                                                                                              |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[11].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__11_n_0                                                                                                                                            |                9 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[10].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__10_n_0                                                                                                                                            |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[1].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__8_n_0                                                                                                                                              |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[6].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__2_n_0                                                                                                                                              |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[19].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__18_n_0                                                                                                                                            |                9 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[2].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__7_n_0                                                                                                                                              |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[4].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__5_n_0                                                                                                                                              |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[5].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__4_n_0                                                                                                                                              |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[7].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__1_n_0                                                                                                                                              |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[16].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__21_n_0                                                                                                                                            |                9 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[0].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__9_n_0                                                                                                                                              |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[22].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__15_n_0                                                                                                                                            |                9 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[12].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__3_n_0                                                                                                                                             |               11 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[3].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__6_n_0                                                                                                                                              |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[18].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__19_n_0                                                                                                                                            |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[23].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__14_n_0                                                                                                                                            |                9 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[21].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__16_n_0                                                                                                                                            |               10 |             35 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[20].THRESH_SCALER/INH_GEN/inhibit_bits_i_1__17_n_0                                                                                                                                            |                9 |             35 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               18 |             38 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[10].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__5_n_0                                                                                                                                     |               12 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[9].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__4_n_0                                                                                                                                      |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[7].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__0_n_0                                                                                                                                      |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[8].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1_n_0                                                                                                                                         |               14 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[6].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__1_n_0                                                                                                                                      |               12 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[5].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__11_n_0                                                                                                                                     |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[3].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__13_n_0                                                                                                                                     |               14 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[23].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__15_n_0                                                                                                                                    |               12 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[22].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__16_n_0                                                                                                                                    |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[21].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__17_n_0                                                                                                                                    |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[20].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__18_n_0                                                                                                                                    |               12 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[1].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__3_n_0                                                                                                                                      |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[19].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__19_n_0                                                                                                                                    |               12 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[18].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__20_n_0                                                                                                                                    |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[4].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__12_n_0                                                                                                                                     |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[16].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__10_n_0                                                                                                                                    |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[15].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__22_n_0                                                                                                                                    |               13 |             41 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               20 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[14].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__9_n_0                                                                                                                                     |               12 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[13].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__8_n_0                                                                                                                                     |               12 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[2].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__14_n_0                                                                                                                                     |               12 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[12].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__7_n_0                                                                                                                                     |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[17].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__21_n_0                                                                                                                                    |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[11].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__6_n_0                                                                                                                                     |               13 |             41 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[0].DISC_SCALER/INH_GEN/last_cycle_inh_bits[7]_i_1__2_n_0                                                                                                                                      |               13 |             41 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               13 |             42 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               11 |             43 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               13 |             43 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               14 |             44 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               28 |             47 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/SR[0]                                                                                                                                                                                             |               16 |             48 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | XDOM_0/LTC_TASK_REG_0/E[0]                                                                                                                                                                                                                                                                | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |               31 |             48 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | HBUF_CTRL_0/EN_PE/E[0]                                                                                                                                                                                                                                                                    | XDOM_0/hbuf_enable_reg_0[0]                                                                                                                                                                              |               14 |             48 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ICM_TIME_TRANSFER/ICM_LTC_DES/ltc_out[47]_i_1_n_0                                                                                                                                                                                                                                         | XDOM_0/icm_fpga_sync_en_reg_1[0]                                                                                                                                                                         |                7 |             48 |
|  IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1                                       |                                                                                                                                                                                                                                                                                           | PULSER_0/trig_sync/SR[0]                                                                                                                                                                                 |               19 |             56 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/icm_fpga_sync_en_reg_1[0]                                                                                                                                                                         |               22 |             57 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           |                                                                                                                                                                                                          |               11 |             64 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                           |                                                                                                                                                                                                          |               14 |             64 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                  |                                                                                                                                                                                                          |               14 |             64 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | XDOM_0/CRSM_0/i_y_wr_reg_6                                                                                                                                                                               |               31 |             65 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | HBUF_CTRL_0/pg_dpram_wren                                                                                                                                                                                                                                                                 | XDOM_0/hbuf_enable_reg_0[0]                                                                                                                                                                              |               19 |             73 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ICM_TIME_TRANSFER/ICM_LTC_DES/shift_reg[49]_i_1_n_0                                                                                                                                                                                                                                       | XDOM_0/icm_fpga_sync_en_reg_1[0]                                                                                                                                                                         |               14 |             82 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/E[0]                                                                                                                                                                                                                                               | XDOM_0/icm_fpga_sync_en_reg_1[0]                                                                                                                                                                         |               25 |             96 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                       |                                                                                                                                                                                                          |               12 |             96 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] |                                                                                                                                                                                                          |               12 |             96 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                                  |                                                                                                                                                                                                          |               14 |            112 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                          |               14 |            112 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                  |                                                                                                                                                                                                          |               14 |            112 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                          |               14 |            112 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/PG_TRANS_CTRL/app_wdf_data[127]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                          |               40 |            128 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/PG_TRANS_CTRL/dpram_wren_i_1_n_0                                                                                                                                                                                                                                          | DDR3_TRANSFER_0/ui_clk_sync_rst_1                                                                                                                                                                        |               50 |            128 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                               |                                                                                                                                                                                                          |               44 |            128 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | WVB_READER/chan_index[4]_i_1_n_0                                                                                                                                                                                                                                                          | WVB_READER/RD_CTRL/i_wvb_reader_en_2_reg                                                                                                                                                                 |               59 |            132 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               53 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               44 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[21].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               45 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                        | waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |               43 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               43 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                        | waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |               46 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                        | waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |               39 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               50 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                        | waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |               52 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               44 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               39 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                        | waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |               42 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                        | waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |               54 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                        | waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |               37 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               55 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                        | waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |               48 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               47 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                        | waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |               47 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               45 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               48 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               42 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                        | waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                            |               41 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               36 |            161 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_pre_conf                                                                                                                                                                                                                                       | waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_rst                                                                                                                                                           |               49 |            161 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                                            |                                                                                                                                                                                                          |               22 |            176 |
|  IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1                                       |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                          |               59 |            192 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                        |                                                                                                                                                                                                          |               24 |            192 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            | FMC_WE_NE_0/y_wr                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                          |              106 |            210 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0]                                                                                                                                                         |              319 |           1010 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | scaler_gen[16].DISC_SCALER/SS[0]                                                                                                                                                                         |              473 |           1536 |
|  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                          |              501 |           1784 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           | WVB_READER/RD_CTRL/i_wvb_reader_en_2_reg                                                                                                                                                                 |              876 |           3162 |
|  LCLK_ADCCLK_WIZ_0/inst/clk_out1                                            |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                          |             3208 |          11044 |
+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


