#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri May 12 09:06:41 2017
# Process ID: 4668
# Current directory: C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5832 C:\Users\AErika\Documents\2nd\2nd_sem\CA\labs\lab6\mips_gr\mips_gr.xpr
# Log file: C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/vivado.log
# Journal file: C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.xprSScanning sources...FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2016.4/data/ip'.
oopen_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 808.223 ; gain = 143.000rexit
INFO: [Common 17-206] Exiting Vivado at Fri May 12 09:17:17 2017...
d to delete one or more files in run directory C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.v" into library work [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/new/control.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/new/control.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/new/inst_data.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/new/inst_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/mips_top.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/mips_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab1/test_env/test_env.srcs/sources_1/new/mpg.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab1/test_env/test_env.srcs/sources_1/new/mpg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/new/regf.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/new/regf.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/rom.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/rom.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd" into library xil_defaultlib [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:1]
[Fri May 12 09:11:55 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 12 09:53:11 2017...
