/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */
/*
 * DO NOT EDIT THIS FILE!
 */

#if defined(INCLUDE_LIB_CINT)

#include <cint_config.h>
#include <cint_types.h>
#include <cint_porting.h>

#if defined(BLACKHAWK_PHYMOD_TIER1_SUPPORT)

#include <phymod/phymod.h>
#include <phymod/phymod_types.h>
#include "../../../../libs/phymod/chip/blackhawk/tier1/blackhawk_cfg_seq.h"
#include "../../../../libs/phymod/chip/blackhawk/tier1/blackhawk_tsc_access.h"
#include "../../../../libs/phymod/chip/blackhawk/tier1/blackhawk_tsc_types.h"
#include "../../../../libs/phymod/chip/blackhawk/tier1/blackhawk_tsc_debug_functions.h"

/* Macros section */

/* Functions section */
CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_isolate_ctrl_pins,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_isolate_lane_ctrl_pins,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_isolate_core_ctrl_pins,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_stop_uc_lane,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_stop_uc_lane_status,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, uc_lane_stopped, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_set_usr_ctrl_disable_startup,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct blackhawk_tsc_usr_ctrl_disable_functions_st, blackhawk_tsc_usr_ctrl_disable_functions_st, set_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_set_usr_ctrl_disable_startup_dfe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct blackhawk_tsc_usr_ctrl_disable_dfe_functions_st, blackhawk_tsc_usr_ctrl_disable_dfe_functions_st, set_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_set_usr_ctrl_disable_steady_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct blackhawk_tsc_usr_ctrl_disable_functions_st, blackhawk_tsc_usr_ctrl_disable_functions_st, set_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_set_usr_ctrl_disable_steady_state_dfe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct blackhawk_tsc_usr_ctrl_disable_dfe_functions_st, blackhawk_tsc_usr_ctrl_disable_dfe_functions_st, set_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_get_usr_ctrl_disable_startup,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct blackhawk_tsc_usr_ctrl_disable_functions_st*, blackhawk_tsc_usr_ctrl_disable_functions_st, get_val, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_get_usr_ctrl_disable_startup_dfe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct blackhawk_tsc_usr_ctrl_disable_dfe_functions_st*, blackhawk_tsc_usr_ctrl_disable_dfe_functions_st, get_val, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_get_usr_ctrl_disable_steady_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct blackhawk_tsc_usr_ctrl_disable_functions_st*, blackhawk_tsc_usr_ctrl_disable_functions_st, get_val, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_get_usr_ctrl_disable_steady_state_dfe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct blackhawk_tsc_usr_ctrl_disable_dfe_functions_st*, blackhawk_tsc_usr_ctrl_disable_dfe_functions_st, get_val, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         blackhawk_tsc_reg_dump,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         blackhawk_tsc_uc_core_var_dump,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         blackhawk_tsc_uc_lane_var_dump,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         blackhawk_tsc_read_event_log,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         blackhawk_tsc_tx_pi_jitt_gen,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0,
                         int16_t, int16_t, freq_override_val, 0, 0,
                         enum srds_tx_pi_freq_jit_gen_enum, enum srds_tx_pi_freq_jit_gen_enum, jit_type, 0, 0,
                         uint8_t, uint8_t, tx_pi_jit_freq_idx, 0, 0,
                         uint8_t, uint8_t, tx_pi_jit_amp, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_set_usr_ctrl_lane_event_log_level,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, lane_event_log_level, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_get_usr_ctrl_lane_event_log_level,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, lane_event_log_level, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_set_usr_ctrl_core_event_log_level,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, core_event_log_level, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_get_usr_ctrl_core_event_log_level,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, core_event_log_level, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_log_full_pmd_state_noPRBS,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct blackhawk_tsc_detailed_lane_status_st*, blackhawk_tsc_detailed_lane_status_st, lane_st, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_log_full_pmd_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct blackhawk_tsc_detailed_lane_status_st*, blackhawk_tsc_detailed_lane_status_st, lane_st, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_disp_full_pmd_state,
                         struct blackhawk_tsc_detailed_lane_status_st*, blackhawk_tsc_detailed_lane_status_st, lane_st, 1, 0,
                         uint8_t, uint8_t, num_lanes, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_dig_lpbk,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tx_pi_control_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int16_t*, int16_t, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_tsc_rdbls_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         blackhawk_tsc_get_vco,
                         phymod_phy_inf_config_t*, phymod_phy_inf_config_t, config, 1, 0,
                         uint32_t*, uint32_t, vco_rate, 1, 0,
                         uint32_t*, uint32_t, new_pll_div, 1, 0,
                         int16_t*, int16_t, new_os_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_tx_rx_polarity_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, tx_pol, 0, 0,
                         uint32_t, uint32_t, rx_pol, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_tx_rx_polarity_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, tx_pol, 1, 0,
                         uint32_t*, uint32_t, rx_pol, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_lane_pll_selection_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, pll_index, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_lane_pll_selection_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, pll_index, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_uc_active_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_uc_active_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_prbs_tx_inv_data_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, inv_data, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_prbs_rx_inv_data_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, inv_data, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_prbs_tx_poly_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         blackhawk_prbs_polynomial_type_t*, blackhawk_prbs_polynomial_type_t, prbs_poly, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_prbs_rx_poly_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         blackhawk_prbs_polynomial_type_t*, blackhawk_prbs_polynomial_type_t, prbs_poly, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_prbs_tx_enable_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_prbs_rx_enable_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_pmd_force_signal_detect,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, force_en, 0, 0,
                         uint8_t, uint8_t, force_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pll_mode_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, pll_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pll_mode_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, pll_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_afe_pll_reg_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         phymod_afe_pll_t*, phymod_afe_pll_t, afe_pll, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_afe_pll_reg_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         phymod_afe_pll_t*, phymod_afe_pll_t, afe_pll, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_osr_mode_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, osr_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_osr_mode_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int*, int, osr_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_dig_lpbk_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, lpbk, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_rmt_lpbk_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, lpbk, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         blackhawk_core_soft_reset,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_core_soft_reset_release,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_core_soft_reset_read,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_lane_soft_reset_read,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pmd_tx_disable_pin_dis_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pmd_tx_disable_pin_dis_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_tsc_pwrdn_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, tx_rx, 0, 0,
                         int, int, pwrdn, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_pwrdn_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         power_status_t*, power_status_t, pwrdn, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pcs_lane_swap_tx,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, tx_lane_map, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pmd_lane_swap,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, lane_map, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_pmd_lane_map_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, tx_lane_map, 1, 0,
                         uint32_t*, uint32_t, rx_lane_map, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pmd_loopback_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_tsc_identify,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         blackhawk_rev_id0_t*, blackhawk_rev_id0_t, rev_id0, 1, 0,
                         blackhawk_rev_id1_t*, blackhawk_rev_id1_t, rev_id1, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pmd_ln_h_rstb_pkill_override,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_lane_soft_reset,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_lane_soft_reset_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_lane_hard_soft_reset_release,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_clause72_control,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, cl_72_en, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_clause72_control_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, cl_72_en, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pmd_cl72_enable_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pmd_cl72_receiver_status,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, status, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         blackhawk_tsc_ucode_init,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_pram_firmware_enable,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, enable, 0, 0,
                         int, int, wait, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pmd_reset_seq,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, pmd_touched, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_pll_reset_enable_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_read_pll_range,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, pll_range, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_signal_detect,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, signal_detect, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_force_tx_set_rst,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, rst, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_force_tx_get_rst,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, rst, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_force_rx_set_rst,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, rst, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_force_rx_get_rst,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, rst, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_tsc_ladder_setting_to_mV,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int8_t, int8_t, y, 0, 0,
                         int16_t*, int16_t, level, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_electrical_idle_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, en, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_electrical_idle_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, en, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_tx_shared_patt_gen_en_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_config_shared_tx_pattern_idx_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, pattern_len, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_tsc_config_shared_tx_pattern_idx_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, pattern_len, 1, 0,
                         uint32_t*, uint32_t, pattern, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_tx_disable_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_refclk_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         phymod_ref_clk_t, phymod_ref_clk_t, ref_clock, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_pmd_force_signal_detect_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, force_en, 1, 0,
                         uint8_t*, uint8_t, force_val, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_channel_loss_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, loss_in_db, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_channel_loss_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, loss_in_db, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_tx_tap_mode_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         blackhawk_tsc_pam4_tx_pattern_enable_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         phymod_PAM4_tx_pattern_t, phymod_PAM4_tx_pattern_t, pattern_type, 0, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_signalling_mode_status_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         phymod_phy_signalling_method_t*, phymod_phy_signalling_method_t, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_tx_nrz_mode_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t*, uint16_t, tx_nrz_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_tx_pam4_precoder_enable_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_tsc_tx_pam4_precoder_enable_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         blackhawk_micro_clk_source_select,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, pll_index, 0, 0);


/* Functions and Macros mapping */
static cint_function_t __cint_functions[] =
{
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_isolate_ctrl_pins),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_isolate_lane_ctrl_pins),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_isolate_core_ctrl_pins),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_stop_uc_lane),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_stop_uc_lane_status),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_set_usr_ctrl_disable_startup),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_set_usr_ctrl_disable_startup_dfe),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_set_usr_ctrl_disable_steady_state),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_set_usr_ctrl_disable_steady_state_dfe),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_get_usr_ctrl_disable_startup),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_get_usr_ctrl_disable_startup_dfe),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_get_usr_ctrl_disable_steady_state),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_get_usr_ctrl_disable_steady_state_dfe),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_reg_dump),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_uc_core_var_dump),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_uc_lane_var_dump),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_read_event_log),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_tx_pi_jitt_gen),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_set_usr_ctrl_lane_event_log_level),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_get_usr_ctrl_lane_event_log_level),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_set_usr_ctrl_core_event_log_level),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_get_usr_ctrl_core_event_log_level),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_log_full_pmd_state_noPRBS),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_log_full_pmd_state),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_disp_full_pmd_state),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_dig_lpbk),
    CINT_FWRAPPER_ENTRY(blackhawk_tx_pi_control_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_rdbls_uc_var),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_get_vco),
    CINT_FWRAPPER_ENTRY(blackhawk_tx_rx_polarity_set),
    CINT_FWRAPPER_ENTRY(blackhawk_tx_rx_polarity_get),
    CINT_FWRAPPER_ENTRY(blackhawk_lane_pll_selection_set),
    CINT_FWRAPPER_ENTRY(blackhawk_lane_pll_selection_get),
    CINT_FWRAPPER_ENTRY(blackhawk_uc_active_set),
    CINT_FWRAPPER_ENTRY(blackhawk_uc_active_get),
    CINT_FWRAPPER_ENTRY(blackhawk_prbs_tx_inv_data_get),
    CINT_FWRAPPER_ENTRY(blackhawk_prbs_rx_inv_data_get),
    CINT_FWRAPPER_ENTRY(blackhawk_prbs_tx_poly_get),
    CINT_FWRAPPER_ENTRY(blackhawk_prbs_rx_poly_get),
    CINT_FWRAPPER_ENTRY(blackhawk_prbs_tx_enable_get),
    CINT_FWRAPPER_ENTRY(blackhawk_prbs_rx_enable_get),
    CINT_FWRAPPER_ENTRY(blackhawk_pmd_force_signal_detect),
    CINT_FWRAPPER_ENTRY(blackhawk_pll_mode_set),
    CINT_FWRAPPER_ENTRY(blackhawk_pll_mode_get),
    CINT_FWRAPPER_ENTRY(blackhawk_afe_pll_reg_set),
    CINT_FWRAPPER_ENTRY(blackhawk_afe_pll_reg_get),
    CINT_FWRAPPER_ENTRY(blackhawk_osr_mode_set),
    CINT_FWRAPPER_ENTRY(blackhawk_osr_mode_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_dig_lpbk_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_rmt_lpbk_get),
    CINT_FWRAPPER_ENTRY(blackhawk_core_soft_reset),
    CINT_FWRAPPER_ENTRY(blackhawk_core_soft_reset_release),
    CINT_FWRAPPER_ENTRY(blackhawk_core_soft_reset_read),
    CINT_FWRAPPER_ENTRY(blackhawk_lane_soft_reset_read),
    CINT_FWRAPPER_ENTRY(blackhawk_pmd_tx_disable_pin_dis_set),
    CINT_FWRAPPER_ENTRY(blackhawk_pmd_tx_disable_pin_dis_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_pwrdn_set),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_pwrdn_get),
    CINT_FWRAPPER_ENTRY(blackhawk_pcs_lane_swap_tx),
    CINT_FWRAPPER_ENTRY(blackhawk_pmd_lane_swap),
    CINT_FWRAPPER_ENTRY(blackhawk_pmd_lane_map_get),
    CINT_FWRAPPER_ENTRY(blackhawk_pmd_loopback_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_identify),
    CINT_FWRAPPER_ENTRY(blackhawk_pmd_ln_h_rstb_pkill_override),
    CINT_FWRAPPER_ENTRY(blackhawk_lane_soft_reset),
    CINT_FWRAPPER_ENTRY(blackhawk_lane_soft_reset_get),
    CINT_FWRAPPER_ENTRY(blackhawk_lane_hard_soft_reset_release),
    CINT_FWRAPPER_ENTRY(blackhawk_clause72_control),
    CINT_FWRAPPER_ENTRY(blackhawk_clause72_control_get),
    CINT_FWRAPPER_ENTRY(blackhawk_pmd_cl72_enable_get),
    CINT_FWRAPPER_ENTRY(blackhawk_pmd_cl72_receiver_status),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_ucode_init),
    CINT_FWRAPPER_ENTRY(blackhawk_pram_firmware_enable),
    CINT_FWRAPPER_ENTRY(blackhawk_pmd_reset_seq),
    CINT_FWRAPPER_ENTRY(blackhawk_pll_reset_enable_set),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_read_pll_range),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_signal_detect),
    CINT_FWRAPPER_ENTRY(blackhawk_force_tx_set_rst),
    CINT_FWRAPPER_ENTRY(blackhawk_force_tx_get_rst),
    CINT_FWRAPPER_ENTRY(blackhawk_force_rx_set_rst),
    CINT_FWRAPPER_ENTRY(blackhawk_force_rx_get_rst),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_ladder_setting_to_mV),
    CINT_FWRAPPER_ENTRY(blackhawk_electrical_idle_set),
    CINT_FWRAPPER_ENTRY(blackhawk_electrical_idle_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_tx_shared_patt_gen_en_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_config_shared_tx_pattern_idx_set),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_config_shared_tx_pattern_idx_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_tx_disable_get),
    CINT_FWRAPPER_ENTRY(blackhawk_refclk_set),
    CINT_FWRAPPER_ENTRY(blackhawk_pmd_force_signal_detect_get),
    CINT_FWRAPPER_ENTRY(blackhawk_channel_loss_set),
    CINT_FWRAPPER_ENTRY(blackhawk_channel_loss_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_tx_tap_mode_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_pam4_tx_pattern_enable_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_signalling_mode_status_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_tx_nrz_mode_get),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_tx_pam4_precoder_enable_set),
    CINT_FWRAPPER_ENTRY(blackhawk_tsc_tx_pam4_precoder_enable_get),
    CINT_FWRAPPER_ENTRY(blackhawk_micro_clk_source_select),
    { NULL }
};

/* Functions pointers section */
static cint_function_pointer_t __cint_function_pointers[1];



static cint_function_pointer_t __cint_function_pointers[] = 
{
    { NULL }
};

/* Structs section */
static void*
__cint_maddr__power_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    power_status_t* s = (power_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pll_pwrdn);break;
        case 1: rv = &(s->tx_s_pwrdn);break;
        case 2: rv = &(s->rx_s_pwrdn);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__blackhawk_rev_id0_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    blackhawk_rev_id0_t* s = (blackhawk_rev_id0_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->revid_model);break;
        case 1: rv = &(s->revid_process);break;
        case 2: rv = &(s->revid_bonding);break;
        case 3: rv = &(s->revid_rev_number);break;
        case 4: rv = &(s->revid_rev_letter);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__blackhawk_rev_id1_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    blackhawk_rev_id1_t* s = (blackhawk_rev_id1_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->revid_eee);break;
        case 1: rv = &(s->revid_llp);break;
        case 2: rv = &(s->revid_pir);break;
        case 3: rv = &(s->revid_cl72);break;
        case 4: rv = &(s->revid_micro);break;
        case 5: rv = &(s->revid_mdio);break;
        case 6: rv = &(s->revid_multiplicity);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_afe_pll_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_afe_pll_t* s = (phymod_afe_pll_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->afe_pll_change_default);break;
        case 1: rv = &(s->ams_pll_iqp);break;
        case 2: rv = &(s->ams_pll_en_hrz);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__blackhawk_tsc_usr_ctrl_func_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct blackhawk_tsc_usr_ctrl_func_st* s = (struct blackhawk_tsc_usr_ctrl_func_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pf_adaptation);break;
        case 1: rv = &(s->pf2_adaptation);break;
        case 2: rv = &(s->pf3_adaptation);break;
        case 3: rv = &(s->dc_adaptation);break;
        case 4: rv = &(s->vga_adaptation);break;
        case 5: rv = &(s->slicer_voffset_tuning);break;
        case 6: rv = &(s->slicer_hoffset_tuning);break;
        case 7: rv = &(s->phase_offset_adaptation);break;
        case 8: rv = &(s->eye_adaptation);break;
        case 9: rv = &(s->all_adaptation);break;
        case 10: rv = &(s->reserved);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__blackhawk_tsc_usr_ctrl_disable_functions_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct blackhawk_tsc_usr_ctrl_disable_functions_st* s = (struct blackhawk_tsc_usr_ctrl_disable_functions_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->field);break;
        case 1: rv = &(s->word);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__blackhawk_tsc_usr_ctrl_dfe_func_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct blackhawk_tsc_usr_ctrl_dfe_func_st* s = (struct blackhawk_tsc_usr_ctrl_dfe_func_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->dfe_tap1_adaptation);break;
        case 1: rv = &(s->dfe_fx_taps_adaptation);break;
        case 2: rv = &(s->dfe_fl_taps_adaptation);break;
        case 3: rv = &(s->dfe_dcd_adaptation);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__blackhawk_tsc_usr_ctrl_disable_dfe_functions_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct blackhawk_tsc_usr_ctrl_disable_dfe_functions_st* s = (struct blackhawk_tsc_usr_ctrl_disable_dfe_functions_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->field);break;
        case 1: rv = &(s->byte);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__txfir(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct txfir* s = (struct txfir*) p;
    switch(mnum)
    {
        case 0: rv = &(s->tap);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__blackhawk_tsc_detailed_lane_status_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct blackhawk_tsc_detailed_lane_status_st* s = (struct blackhawk_tsc_detailed_lane_status_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->prbs_chk_errcnt);break;
        case 1: rv = &(s->dsc_sm);break;
        case 2: rv = &(s->heye_left);break;
        case 3: rv = &(s->heye_right);break;
        case 4: rv = &(s->veye_upper);break;
        case 5: rv = &(s->veye_lower);break;
        case 6: rv = &(s->link_time);break;
        case 7: rv = &(s->lms_thresh);break;
        case 8: rv = &(s->blw_gain);break;
        case 9: rv = &(s->ppm);break;
        case 10: rv = &(s->main_tap_est);break;
        case 11: rv = &(s->txfir);break;
        case 12: rv = &(s->rx_pam_mode);break;
        case 13: rv = &(s->prbs_chk_order);break;
        case 14: rv = &(s->temp_idx);break;
        case 15: rv = &(s->ams_tx_drv_hv_disable);break;
        case 16: rv = &(s->ams_tx_ana_rescal);break;
        case 17: rv = &(s->tx_pam_mode);break;
        case 18: rv = &(s->tx_prec_en);break;
        case 19: rv = &(s->txfir_use_pam4_range);break;
        case 20: rv = &(s->num_txfir_taps);break;
        case 21: rv = &(s->sigdet);break;
        case 22: rv = &(s->pmd_lock);break;
        case 23: rv = &(s->pmd_tx_pll_select);break;
        case 24: rv = &(s->pmd_rx_pll_select);break;
        case 25: rv = &(s->restart_count);break;
        case 26: rv = &(s->reset_count);break;
        case 27: rv = &(s->pmd_lock_count);break;
        case 28: rv = &(s->vga);break;
        case 29: rv = &(s->pf);break;
        case 30: rv = &(s->pf2);break;
        case 31: rv = &(s->pf3);break;
        case 32: rv = &(s->data23_thresh);break;
        case 33: rv = &(s->data14_thresh);break;
        case 34: rv = &(s->data05_thresh);break;
        case 35: rv = &(s->phase1_thresh);break;
        case 36: rv = &(s->phase02_thresh);break;
        case 37: rv = &(s->clk90);break;
        case 38: rv = &(s->ddq_hoffset);break;
        case 39: rv = &(s->ppq_hoffset);break;
        case 40: rv = &(s->llq_hoffset);break;
        case 41: rv = &(s->dp_hoffset);break;
        case 42: rv = &(s->dl_hoffset);break;
        case 43: rv = &(s->llq_hoffset_cal);break;
        case 44: rv = &(s->ppq_hoffset_cal);break;
        case 45: rv = &(s->dfe);break;
        case 46: rv = &(s->dummy1);break;
        case 47: rv = &(s->dummy2);break;
        case 48: rv = &(s->dummy3);break;
        case 49: rv = &(s->dc_offset);break;
        case 50: rv = &(s->thctrl_d0);break;
        case 51: rv = &(s->thctrl_d1);break;
        case 52: rv = &(s->thctrl_d2);break;
        case 53: rv = &(s->thctrl_d3);break;
        case 54: rv = &(s->thctrl_d4);break;
        case 55: rv = &(s->thctrl_d5);break;
        case 56: rv = &(s->thctrl_p0);break;
        case 57: rv = &(s->thctrl_p1);break;
        case 58: rv = &(s->thctrl_p2);break;
        case 59: rv = &(s->thctrl_l);break;
        case 60: rv = &(s->prbs_chk_en);break;
        case 61: rv = &(s->prbs_chk_inv);break;
        case 62: rv = &(s->prbs_chk_lock);break;
        case 63: rv = &(s->reset_state);break;
        case 64: rv = &(s->stop_state);break;
        case 65: rv = &(s->ber_string);break;
        case 66: rv = &(s->ams_rx_sd_cal_pos);break;
        case 67: rv = &(s->ams_rx_sd_cal_neg);break;
        case 68: rv = &(s->pam4_chn_loss);break;
        case 69: rv = &(s->ams_rx_vga_bw_ctrl_cap);break;
        case 70: rv = &(s->ams_rx_vga_bw_ctrl_ind);break;
        case 71: rv = &(s->ams_rx_vga3_ind);break;
        case 72: rv = &(s->ams_rx_pf3_max_bw);break;
        case 73: rv = &(s->ams_rx_pf_max_bw);break;
        case 74: rv = &(s->ams_rx_vga0_rescal_mux);break;
        case 75: rv = &(s->ams_rx_vga1_rescal_mux);break;
        case 76: rv = &(s->ams_rx_vga2_rescal_mux);break;
        case 77: rv = &(s->dummy4);break;
        case 78: rv = &(s->dummy5);break;
        case 79: rv = &(s->dummy6);break;
        case 80: rv = &(s->dummy7);break;
        case 81: rv = &(s->dummy8);break;
        case 82: rv = &(s->dummy9);break;
        case 83: rv = &(s->dummy10);break;
        case 84: rv = &(s->dummy11);break;
        case 85: rv = &(s->dummy12);break;
        case 86: rv = &(s->dummy13);break;
        case 87: rv = &(s->dummy14);break;
        case 88: rv = &(s->dummy15);break;
        case 89: rv = &(s->dummy16);break;
        case 90: rv = &(s->dummy17);break;
        case 91: rv = &(s->dummy18);break;
        default: rv = NULL; break;
    }
    return rv;
}


static cint_parameter_desc_t __cint_struct_members__power_status_t[] = 
{
    {"int8_t", "pll_pwrdn", 0, 0},
    {"int8_t", "tx_s_pwrdn", 0, 0},
    {"int8_t", "rx_s_pwrdn", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__blackhawk_rev_id0_t[] = 
{
    {"int8_t", "revid_model", 0, 0},
    {"int8_t", "revid_process", 0, 0},
    {"int8_t", "revid_bonding", 0, 0},
    {"int8_t", "revid_rev_number", 0, 0},
    {"int8_t", "revid_rev_letter", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__blackhawk_rev_id1_t[] = 
{
    {"int8_t", "revid_eee", 0, 0},
    {"int8_t", "revid_llp", 0, 0},
    {"int8_t", "revid_pir", 0, 0},
    {"int8_t", "revid_cl72", 0, 0},
    {"int8_t", "revid_micro", 0, 0},
    {"int8_t", "revid_mdio", 0, 0},
    {"int8_t", "revid_multiplicity", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_afe_pll_t[] = 
{
    {"uint32_t", "afe_pll_change_default", 0, 0},
    {"uint32_t", "ams_pll_iqp", 0, 0},
    {"uint32_t", "ams_pll_en_hrz", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__blackhawk_tsc_usr_ctrl_func_st[] = 
{
    {"uint16_t", "pf_adaptation", 0, 0},
    {"uint16_t", "pf2_adaptation", 0, 0},
    {"uint16_t", "pf3_adaptation", 0, 0},
    {"uint16_t", "dc_adaptation", 0, 0},
    {"uint16_t", "vga_adaptation", 0, 0},
    {"uint16_t", "slicer_voffset_tuning", 0, 0},
    {"uint16_t", "slicer_hoffset_tuning", 0, 0},
    {"uint16_t", "phase_offset_adaptation", 0, 0},
    {"uint16_t", "eye_adaptation", 0, 0},
    {"uint16_t", "all_adaptation", 0, 0},
    {"uint16_t", "reserved", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__blackhawk_tsc_usr_ctrl_disable_functions_st[] = 
{
    {"blackhawk_tsc_usr_ctrl_func_st", "field", 0, 0},
    {"uint16_t", "word", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__blackhawk_tsc_usr_ctrl_dfe_func_st[] = 
{
    {"uint8_t", "dfe_tap1_adaptation", 0, 0},
    {"uint8_t", "dfe_fx_taps_adaptation", 0, 0},
    {"uint8_t", "dfe_fl_taps_adaptation", 0, 0},
    {"uint8_t", "dfe_dcd_adaptation", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__blackhawk_tsc_usr_ctrl_disable_dfe_functions_st[] = 
{
    {"blackhawk_tsc_usr_ctrl_dfe_func_st", "field", 0, 0},
    {"uint8_t", "byte", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__txfir[] = 
{
    {"int16_t", "tap", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__blackhawk_tsc_detailed_lane_status_st[] = 
{
    {"uint32_t", "prbs_chk_errcnt", 0, 0},
    {"uint16_t", "dsc_sm", 0, 0},
    {"uint16_t", "heye_left", 0, 0},
    {"uint16_t", "heye_right", 0, 0},
    {"uint16_t", "veye_upper", 0, 0},
    {"uint16_t", "veye_lower", 0, 0},
    {"uint16_t", "link_time", 0, 0},
    {"uint16_t", "lms_thresh", 0, 0},
    {"uint16_t", "blw_gain", 0, 0},
    {"uint16_t", "ppm", 0, 0},
    {"uint16_t", "main_tap_est", 0, 0},
    {"txfir", "txfir", 0, 0},
    {"uint8_t", "rx_pam_mode", 0, 0},
    {"uint8_t", "prbs_chk_order", 0, 0},
    {"uint8_t", "temp_idx", 0, 0},
    {"uint8_t", "ams_tx_drv_hv_disable", 0, 0},
    {"uint8_t", "ams_tx_ana_rescal", 0, 0},
    {"uint8_t", "tx_pam_mode", 0, 0},
    {"uint8_t", "tx_prec_en", 0, 0},
    {"uint8_t", "txfir_use_pam4_range", 0, 0},
    {"uint8_t", "num_txfir_taps", 0, 0},
    {"uint8_t", "sigdet", 0, 0},
    {"uint8_t", "pmd_lock", 0, 0},
    {"uint8_t", "pmd_tx_pll_select", 0, 0},
    {"uint8_t", "pmd_rx_pll_select", 0, 0},
    {"uint8_t", "restart_count", 0, 0},
    {"uint8_t", "reset_count", 0, 0},
    {"uint8_t", "pmd_lock_count", 0, 0},
    {"uint8_t", "vga", 0, 0},
    {"uint8_t", "pf", 0, 0},
    {"uint8_t", "pf2", 0, 0},
    {"uint8_t", "pf3", 0, 0},
    {"int8_t", "data23_thresh", 0, 0},
    {"int8_t", "data14_thresh", 0, 0},
    {"int8_t", "data05_thresh", 0, 0},
    {"int8_t", "phase1_thresh", 0, 0},
    {"int8_t", "phase02_thresh", 0, 0},
    {"int8_t", "clk90", 0, 0},
    {"int8_t", "ddq_hoffset", 0, 0},
    {"int8_t", "ppq_hoffset", 0, 0},
    {"int8_t", "llq_hoffset", 0, 0},
    {"int8_t", "dp_hoffset", 0, 0},
    {"int8_t", "dl_hoffset", 0, 0},
    {"int8_t", "llq_hoffset_cal", 0, 0},
    {"int8_t", "ppq_hoffset_cal", 0, 0},
    {"int8_t", "dfe", 0, 0},
    {"uint8_t", "dummy1", 0, 0},
    {"int8_t", "dummy2", 0, 0},
    {"int8_t", "dummy3", 0, 0},
    {"int8_t", "dc_offset", 0, 0},
    {"int8_t", "thctrl_d0", 0, 0},
    {"int8_t", "thctrl_d1", 0, 0},
    {"int8_t", "thctrl_d2", 0, 0},
    {"int8_t", "thctrl_d3", 0, 0},
    {"int8_t", "thctrl_d4", 0, 0},
    {"int8_t", "thctrl_d5", 0, 0},
    {"int8_t", "thctrl_p0", 0, 0},
    {"int8_t", "thctrl_p1", 0, 0},
    {"int8_t", "thctrl_p2", 0, 0},
    {"int8_t", "thctrl_l", 0, 0},
    {"uint8_t", "prbs_chk_en", 0, 0},
    {"uint8_t", "prbs_chk_inv", 0, 0},
    {"uint8_t", "prbs_chk_lock", 0, 0},
    {"uint8_t", "reset_state", 0, 0},
    {"uint8_t", "stop_state", 0, 0},
    {"char", "ber_string", 0, 0},
    {"uint8_t", "ams_rx_sd_cal_pos", 0, 0},
    {"uint8_t", "ams_rx_sd_cal_neg", 0, 0},
    {"uint8_t", "pam4_chn_loss", 0, 0},
    {"uint8_t", "ams_rx_vga_bw_ctrl_cap", 0, 0},
    {"uint8_t", "ams_rx_vga_bw_ctrl_ind", 0, 0},
    {"uint8_t", "ams_rx_vga3_ind", 0, 0},
    {"uint8_t", "ams_rx_pf3_max_bw", 0, 0},
    {"uint8_t", "ams_rx_pf_max_bw", 0, 0},
    {"uint8_t", "ams_rx_vga0_rescal_mux", 0, 0},
    {"uint8_t", "ams_rx_vga1_rescal_mux", 0, 0},
    {"uint8_t", "ams_rx_vga2_rescal_mux", 0, 0},
    {"int8_t", "dummy4", 0, 0},
    {"int8_t", "dummy5", 0, 0},
    {"uint8_t", "dummy6", 0, 0},
    {"int8_t", "dummy7", 0, 0},
    {"int8_t", "dummy8", 0, 0},
    {"int8_t", "dummy9", 0, 0},
    {"uint8_t", "dummy10", 0, 0},
    {"int8_t", "dummy11", 0, 0},
    {"int8_t", "dummy12", 0, 0},
    {"int8_t", "dummy13", 0, 0},
    {"int16_t", "dummy14", 0, 0},
    {"uint8_t", "dummy15", 0, 0},
    {"int16_t", "dummy16", 0, 0},
    {"uint8_t", "dummy17", 0, 0},
    {"int8_t", "dummy18", 0, 0},
    { NULL }
};


static cint_struct_type_t __cint_structures[] =
{
    {
    "power_status_t",
    sizeof(power_status_t),
    __cint_struct_members__power_status_t,
    __cint_maddr__power_status_t
    },
    {
    "blackhawk_rev_id0_t",
    sizeof(blackhawk_rev_id0_t),
    __cint_struct_members__blackhawk_rev_id0_t,
    __cint_maddr__blackhawk_rev_id0_t
    },
    {
    "blackhawk_rev_id1_t",
    sizeof(blackhawk_rev_id1_t),
    __cint_struct_members__blackhawk_rev_id1_t,
    __cint_maddr__blackhawk_rev_id1_t
    },
    {
    "phymod_afe_pll_t",
    sizeof(phymod_afe_pll_t),
    __cint_struct_members__phymod_afe_pll_t,
    __cint_maddr__phymod_afe_pll_t
    },
    {
    "blackhawk_tsc_usr_ctrl_func_st",
    sizeof(struct blackhawk_tsc_usr_ctrl_func_st),
    __cint_struct_members__blackhawk_tsc_usr_ctrl_func_st,
    __cint_maddr__blackhawk_tsc_usr_ctrl_func_st
    },
    {
    "blackhawk_tsc_usr_ctrl_disable_functions_st",
    sizeof(struct blackhawk_tsc_usr_ctrl_disable_functions_st),
    __cint_struct_members__blackhawk_tsc_usr_ctrl_disable_functions_st,
    __cint_maddr__blackhawk_tsc_usr_ctrl_disable_functions_st
    },
    {
    "blackhawk_tsc_usr_ctrl_dfe_func_st",
    sizeof(struct blackhawk_tsc_usr_ctrl_dfe_func_st),
    __cint_struct_members__blackhawk_tsc_usr_ctrl_dfe_func_st,
    __cint_maddr__blackhawk_tsc_usr_ctrl_dfe_func_st
    },
    {
    "blackhawk_tsc_usr_ctrl_disable_dfe_functions_st",
    sizeof(struct blackhawk_tsc_usr_ctrl_disable_dfe_functions_st),
    __cint_struct_members__blackhawk_tsc_usr_ctrl_disable_dfe_functions_st,
    __cint_maddr__blackhawk_tsc_usr_ctrl_disable_dfe_functions_st
    },
    {
    "txfir",
    sizeof(struct txfir),
    __cint_struct_members__txfir,
    __cint_maddr__txfir
    },
    {
    "blackhawk_tsc_detailed_lane_status_st",
    sizeof(struct blackhawk_tsc_detailed_lane_status_st),
    __cint_struct_members__blackhawk_tsc_detailed_lane_status_st,
    __cint_maddr__blackhawk_tsc_detailed_lane_status_st
    },
    { NULL }
};


/* Enums section */

static cint_enum_type_t __cint_enums[] =
{
    { NULL }
};

/* Defines section */
static cint_constants_t __cint_constants[] =
{
    { NULL }
};


/* Typedefs section */
static cint_parameter_desc_t __cint_typedefs[] =
{
    { NULL }
};


cint_data_t blackhawk_phymod_tier1_cint_data =
{    
    NULL,
    __cint_functions,
    __cint_structures,
    __cint_enums,
    __cint_typedefs,
    __cint_constants,
    __cint_function_pointers,
};


#endif /* defined(BLACKHAWK_PHYMOD_TIER1_SUPPORT) */

#endif /* defined(INCLUDE_LIB_CINT) */
