# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/full_adder.v" \
"../../../../project_1.srcs/sources_1/new/parallel_adder_4b.v" \
"../../../../project_1.srcs/sources_1/new/parallel_adder_subtractor_16b.v" \
"../../../../project_1.srcs/sim_1/new/parallel_add_sub_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
