11:10:55 DEBUG : Logs will be stored at 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/IDE.log'.
11:11:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_uart\temp_xsdb_launch_script.tcl
11:11:04 INFO  : Registering command handlers for Vitis TCF services
11:11:05 INFO  : Platform repository initialization has completed.
11:11:15 INFO  : XSCT server has started successfully.
11:11:21 INFO  : plnx-install-location is set to ''
11:11:21 INFO  : Successfully done setting XSCT server connection channel  
11:11:21 INFO  : Successfully done query RDI_DATADIR 
11:11:21 INFO  : Successfully done setting workspace for the tool. 
11:13:14 INFO  : Result from executing command 'getProjects': EBAZ4205_1
11:13:14 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
11:13:16 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:13:20 INFO  : Platform 'EBAZ4205_1' is added to custom repositories.
11:13:55 INFO  : Platform 'EBAZ4205_1' is added to custom repositories.
11:14:57 INFO  : No changes in MSS file content so sources will not be generated.
11:18:18 INFO  : Result from executing command 'getProjects': EBAZ4205_1
11:18:33 INFO  : Result from executing command 'getPlatforms': EBAZ4205_1|C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/EBAZ4205_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
11:19:29 INFO  : No changes in MSS file content so sources will not be generated.
11:20:11 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
11:21:18 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
11:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:22:03 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:22:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:13 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:22:13 INFO  : 'jtag frequency' command is executed.
11:22:13 INFO  : Context for 'APU' is selected.
11:22:14 INFO  : System reset is completed.
11:22:17 INFO  : 'after 3000' command is executed.
11:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
11:22:22 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit"
11:22:22 INFO  : Context for 'APU' is selected.
11:22:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa'.
11:22:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:22 INFO  : Context for 'APU' is selected.
11:22:22 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl' is done.
11:22:23 INFO  : 'ps7_init' command is executed.
11:22:23 INFO  : 'ps7_post_config' command is executed.
11:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:24 ERROR : Memory write error at 0x100000. MMU section translation fault
11:22:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf
----------------End of Script----------------

11:22:24 ERROR : Memory write error at 0x100000. MMU section translation fault
11:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:22:43 INFO  : 'jtag frequency' command is executed.
11:22:43 INFO  : Context for 'APU' is selected.
11:22:43 INFO  : System reset is completed.
11:22:46 INFO  : 'after 3000' command is executed.
11:22:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
11:22:51 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit"
11:22:52 INFO  : Context for 'APU' is selected.
11:22:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa'.
11:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:52 INFO  : Context for 'APU' is selected.
11:22:52 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl' is done.
11:22:53 INFO  : 'ps7_init' command is executed.
11:22:53 INFO  : 'ps7_post_config' command is executed.
11:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:53 ERROR : Memory write error at 0x100000. MMU section translation fault
11:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf
----------------End of Script----------------

11:22:53 ERROR : Memory write error at 0x100000. MMU section translation fault
11:24:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:04 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:24:04 INFO  : 'jtag frequency' command is executed.
11:24:04 INFO  : Context for 'APU' is selected.
11:24:05 INFO  : System reset is completed.
11:24:08 INFO  : 'after 3000' command is executed.
11:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
11:24:13 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit"
11:24:13 INFO  : Context for 'APU' is selected.
11:24:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa'.
11:24:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:13 INFO  : Context for 'APU' is selected.
11:24:13 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl' is done.
11:24:14 INFO  : 'ps7_init' command is executed.
11:24:14 INFO  : 'ps7_post_config' command is executed.
11:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:14 ERROR : Memory write error at 0x100000. MMU section translation fault
11:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf
----------------End of Script----------------

11:24:14 ERROR : Memory write error at 0x100000. MMU section translation fault
11:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:31 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:24:31 INFO  : 'jtag frequency' command is executed.
11:24:31 INFO  : Context for 'APU' is selected.
11:24:32 INFO  : System reset is completed.
11:24:35 INFO  : 'after 3000' command is executed.
11:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
11:24:40 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit"
11:24:40 INFO  : Context for 'APU' is selected.
11:24:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa'.
11:24:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:40 INFO  : Context for 'APU' is selected.
11:24:40 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl' is done.
11:24:41 INFO  : 'ps7_init' command is executed.
11:24:41 INFO  : 'ps7_post_config' command is executed.
11:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:42 ERROR : Memory write error at 0x100000. MMU section translation fault
11:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf
----------------End of Script----------------

11:24:42 ERROR : Memory write error at 0x100000. MMU section translation fault
11:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:05 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:27:05 INFO  : 'jtag frequency' command is executed.
11:27:05 INFO  : Context for 'APU' is selected.
11:27:06 INFO  : System reset is completed.
11:27:09 INFO  : 'after 3000' command is executed.
11:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
11:27:13 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit"
11:27:14 INFO  : Context for 'APU' is selected.
11:27:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa'.
11:27:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:14 INFO  : Context for 'APU' is selected.
11:27:14 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl' is done.
11:27:15 INFO  : 'ps7_init' command is executed.
11:27:15 INFO  : 'ps7_post_config' command is executed.
11:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:15 ERROR : Memory write error at 0x100000. MMU section translation fault
11:27:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf
----------------End of Script----------------

11:27:15 ERROR : Memory write error at 0x100000. MMU section translation fault
13:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:04:43 INFO  : 'jtag frequency' command is executed.
13:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
13:04:48 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit"
13:04:48 INFO  : Context for 'APU' is selected.
13:04:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa'.
13:04:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:48 INFO  : Context for 'APU' is selected.
13:04:48 INFO  : 'stop' command is executed.
13:04:48 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl' is done.
13:04:49 INFO  : 'ps7_init' command is executed.
13:04:49 INFO  : 'ps7_post_config' command is executed.
13:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:51 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:51 INFO  : 'con' command is executed.
13:04:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:04:51 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_uart\hello_system\_ide\scripts\debugger_hello-default.tcl'
13:05:25 INFO  : Disconnected from the channel tcfchan#4.
13:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:27 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:05:27 INFO  : 'jtag frequency' command is executed.
13:05:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
13:05:32 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit"
13:05:32 INFO  : Context for 'APU' is selected.
13:05:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa'.
13:05:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:32 INFO  : Context for 'APU' is selected.
13:05:32 INFO  : 'stop' command is executed.
13:05:32 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl' is done.
13:05:33 INFO  : 'ps7_init' command is executed.
13:05:33 INFO  : 'ps7_post_config' command is executed.
13:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:34 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:34 INFO  : 'con' command is executed.
13:05:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:05:34 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_uart\hello_system\_ide\scripts\debugger_hello-default.tcl'
13:07:11 INFO  : Disconnected from the channel tcfchan#5.
13:07:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
13:07:12 INFO  : 'fpga -state' command is executed.
13:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:12 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:07:12 INFO  : 'jtag frequency' command is executed.
13:07:12 INFO  : Context for 'APU' is selected.
13:07:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa'.
13:07:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:12 INFO  : Context for 'APU' is selected.
13:07:12 INFO  : 'stop' command is executed.
13:07:12 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl' is done.
13:07:13 INFO  : 'ps7_init' command is executed.
13:07:13 INFO  : 'ps7_post_config' command is executed.
13:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:14 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:15 INFO  : 'con' command is executed.
13:07:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:07:15 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_uart\hello_system\_ide\scripts\debugger_hello-default.tcl'
13:07:35 INFO  : Disconnected from the channel tcfchan#6.
13:07:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:07:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:53 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:07:53 INFO  : 'jtag frequency' command is executed.
13:07:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
13:07:58 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit"
13:07:58 INFO  : Context for 'APU' is selected.
13:07:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa'.
13:07:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:58 INFO  : Context for 'APU' is selected.
13:07:59 INFO  : 'stop' command is executed.
13:07:59 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl' is done.
13:08:00 INFO  : 'ps7_init' command is executed.
13:08:00 INFO  : 'ps7_post_config' command is executed.
13:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:01 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/EBAZ4205_1/export/EBAZ4205_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_uart/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:01 INFO  : 'con' command is executed.
13:08:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:08:01 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_uart\hello_system\_ide\scripts\debugger_hello-default.tcl'
13:08:24 INFO  : Disconnected from the channel tcfchan#7.
