(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-04-09T16:22:29Z")
 (DESIGN "ADC_DAC")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "ADC_DAC")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_12630.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_2 \\ADC_SAR_1\:ADC_SAR\\.clk_udb (7.815:7.815:7.815))
    (INTERCONNECT ClockBlock.dclk_2 \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.clk_udb (8.906:8.906:8.906))
    (INTERCONNECT ADC_DIV_Q_10.q MUX_BUS_10.main_1 (2.913:2.913:2.913))
    (INTERCONNECT ADC_DIV_Q_11.q MUX_BUS_11.main_1 (2.234:2.234:2.234))
    (INTERCONNECT ADC_DIV_Q_4.q MUX_BUS_4.main_1 (2.845:2.845:2.845))
    (INTERCONNECT ADC_DIV_Q_5.q MUX_BUS_5.main_1 (2.301:2.301:2.301))
    (INTERCONNECT ADC_DIV_Q_6.q MUX_BUS_6.main_2 (2.926:2.926:2.926))
    (INTERCONNECT ADC_DIV_Q_7.q MUX_BUS_7.main_2 (2.931:2.931:2.931))
    (INTERCONNECT ADC_DIV_Q_8.q MUX_BUS_8.main_1 (2.300:2.300:2.300))
    (INTERCONNECT ADC_DIV_Q_9.q MUX_BUS_9.main_2 (2.289:2.289:2.289))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 ADC_DIV_Q_10.clk_en (3.163:3.163:3.163))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_10.main_0 (3.891:3.891:3.891))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (3.163:3.163:3.163))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.clk_en (3.163:3.163:3.163))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:prevCompare1\\.clk_en (3.163:3.163:3.163))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:runmode_enable\\.clk_en (3.163:3.163:3.163))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (3.163:3.163:3.163))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:status_0\\.clk_en (3.163:3.163:3.163))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 ADC_DIV_Q_11.clk_en (3.452:3.452:3.452))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_11.main_0 (4.000:4.000:4.000))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (3.452:3.452:3.452))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.clk_en (3.452:3.452:3.452))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:prevCompare1\\.clk_en (3.452:3.452:3.452))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:runmode_enable\\.clk_en (3.452:3.452:3.452))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (3.452:3.452:3.452))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:status_0\\.clk_en (3.452:3.452:3.452))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 ADC_DIV_Q_4.clk_en (5.893:5.893:5.893))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 MUX_BUS_4.main_0 (5.172:5.172:5.172))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (5.893:5.893:5.893))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.clk_en (5.893:5.893:5.893))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:prevCompare1\\.clk_en (5.893:5.893:5.893))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:runmode_enable\\.clk_en (5.893:5.893:5.893))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (5.893:5.893:5.893))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:status_0\\.clk_en (5.893:5.893:5.893))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 ADC_DIV_Q_5.clk_en (5.453:5.453:5.453))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 MUX_BUS_5.main_0 (5.438:5.438:5.438))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (6.380:6.380:6.380))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.clk_en (6.380:6.380:6.380))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:prevCompare1\\.clk_en (5.453:5.453:5.453))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:runmode_enable\\.clk_en (5.453:5.453:5.453))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (5.453:5.453:5.453))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:status_0\\.clk_en (5.453:5.453:5.453))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 ADC_DIV_Q_6.clk_en (4.842:4.842:4.842))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 MUX_BUS_6.main_1 (3.260:3.260:3.260))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (4.842:4.842:4.842))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.clk_en (4.842:4.842:4.842))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:prevCompare1\\.clk_en (4.842:4.842:4.842))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:runmode_enable\\.clk_en (4.842:4.842:4.842))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (4.842:4.842:4.842))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:status_0\\.clk_en (4.842:4.842:4.842))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 ADC_DIV_Q_7.clk_en (7.473:7.473:7.473))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 MUX_BUS_7.main_1 (7.490:7.490:7.490))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (7.473:7.473:7.473))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.clk_en (7.473:7.473:7.473))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:prevCompare1\\.clk_en (7.473:7.473:7.473))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:runmode_enable\\.clk_en (7.473:7.473:7.473))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (7.473:7.473:7.473))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:status_0\\.clk_en (7.473:7.473:7.473))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 ADC_DIV_Q_8.clk_en (3.781:3.781:3.781))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_8.main_0 (3.762:3.762:3.762))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (4.708:4.708:4.708))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.clk_en (4.708:4.708:4.708))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:prevCompare1\\.clk_en (3.781:3.781:3.781))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:runmode_enable\\.clk_en (5.635:5.635:5.635))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (3.781:3.781:3.781))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:status_0\\.clk_en (3.781:3.781:3.781))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 ADC_DIV_Q_9.clk_en (4.070:4.070:4.070))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_9.main_1 (3.868:3.868:3.868))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (4.997:4.997:4.997))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.clk_en (3.142:3.142:3.142))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:prevCompare1\\.clk_en (4.070:4.070:4.070))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:runmode_enable\\.clk_en (4.070:4.070:4.070))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (3.142:3.142:3.142))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:status_0\\.clk_en (4.070:4.070:4.070))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_10.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_11.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_6.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_8.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_9.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cy_tff_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cy_tff_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cy_tff_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cy_tff_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_0.main_2 (2.947:2.947:2.947))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_1.main_2 (3.692:3.692:3.692))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_10.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_11.main_2 (3.630:3.630:3.630))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_2.main_2 (3.681:3.681:3.681))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_3.main_2 (7.103:7.103:7.103))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_4 MUX_BUS_4.main_2 (6.213:6.213:6.213))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_5 MUX_BUS_5.main_2 (2.305:2.305:2.305))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_6 MUX_BUS_6.main_0 (5.905:5.905:5.905))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_7 MUX_BUS_7.main_0 (2.900:2.900:2.900))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_8.main_2 (2.324:2.324:2.324))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_9.main_0 (2.335:2.335:2.335))
    (INTERCONNECT MOSI_OUT\(0\).pad_out MOSI_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MUX_BUS_0.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_0 (3.613:3.613:3.613))
    (INTERCONNECT MUX_BUS_1.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_1 (2.863:2.863:2.863))
    (INTERCONNECT MUX_BUS_10.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT MUX_BUS_11.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_3 (3.615:3.615:3.615))
    (INTERCONNECT MUX_BUS_2.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_2 (5.098:5.098:5.098))
    (INTERCONNECT MUX_BUS_3.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_3 (6.170:6.170:6.170))
    (INTERCONNECT MUX_BUS_4.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_4 (2.871:2.871:2.871))
    (INTERCONNECT MUX_BUS_5.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_5 (4.346:4.346:4.346))
    (INTERCONNECT MUX_BUS_6.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_6 (5.106:5.106:5.106))
    (INTERCONNECT MUX_BUS_7.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_7 (5.093:5.093:5.093))
    (INTERCONNECT MUX_BUS_8.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT MUX_BUS_9.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.next \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.main_0 (6.605:6.605:6.605))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:IRQ\\.interrupt (9.577:9.577:9.577))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.status_0 (6.786:6.786:6.786))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (3.433:3.433:3.433))
    (INTERCONNECT \\ADC_SAR_1\:ADC_SAR\\.eof_udb \\ADC_SAR_1\:IRQ\\.interrupt (9.469:9.469:9.469))
    (INTERCONNECT Net_6025.q Net_6025.main_3 (3.778:3.778:3.778))
    (INTERCONNECT Net_6025.q SS_OUT\(0\).pin_input (6.932:6.932:6.932))
    (INTERCONNECT Net_6026.q Net_6026.main_3 (3.809:3.809:3.809))
    (INTERCONNECT Net_6026.q SCLK_OUT\(0\).pin_input (6.663:6.663:6.663))
    (INTERCONNECT Net_6027.q MOSI_OUT\(0\).pin_input (7.589:7.589:7.589))
    (INTERCONNECT Net_6027.q Net_6027.main_0 (3.503:3.503:3.503))
    (INTERCONNECT MISO_IN\(0\).fb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.route_si (7.050:7.050:7.050))
    (INTERCONNECT MISO_IN\(0\).fb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.route_si (7.054:7.054:7.054))
    (INTERCONNECT \\PWM_ADC_CK\:PWMHW\\.cmp \\ADC_SAR_1\:ADC_SAR\\.sof_udb (8.279:8.279:8.279))
    (INTERCONNECT SCLK_OUT\(0\).pad_out SCLK_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\).pad_out SS_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (11.255:11.255:11.255))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (5.619:5.619:5.619))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (9.665:9.665:9.665))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (11.144:11.144:11.144))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (11.144:11.144:11.144))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (12.218:12.218:12.218))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (8.227:8.227:8.227))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (6.861:6.861:6.861))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (11.654:11.654:11.654))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (5.792:5.792:5.792))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (11.848:11.848:11.848))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (12.218:12.218:12.218))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (6.847:6.847:6.847))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (11.660:11.660:11.660))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (11.255:11.255:11.255))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (11.848:11.848:11.848))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (4.073:4.073:4.073))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (11.848:11.848:11.848))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (12.928:12.928:12.928))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (11.654:11.654:11.654))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (10.642:10.642:10.642))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (11.660:11.660:11.660))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (11.255:11.255:11.255))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (8.202:8.202:8.202))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (9.665:9.665:9.665))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (11.849:11.849:11.849))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (11.660:11.660:11.660))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (9.665:9.665:9.665))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (10.642:10.642:10.642))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (11.144:11.144:11.144))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (6.861:6.861:6.861))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (11.144:11.144:11.144))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (10.642:10.642:10.642))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (12.218:12.218:12.218))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (4.831:4.831:4.831))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (8.202:8.202:8.202))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (6.844:6.844:6.844))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (12.931:12.931:12.931))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (11.849:11.849:11.849))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (10.086:10.086:10.086))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (8.227:8.227:8.227))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (12.931:12.931:12.931))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (4.831:4.831:4.831))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (11.654:11.654:11.654))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (12.928:12.928:12.928))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (5.792:5.792:5.792))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (11.255:11.255:11.255))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (9.665:9.665:9.665))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (6.861:6.861:6.861))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (12.931:12.931:12.931))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (10.086:10.086:10.086))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (5.768:5.768:5.768))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (10.642:10.642:10.642))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (11.660:11.660:11.660))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (4.073:4.073:4.073))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (6.847:6.847:6.847))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (5.619:5.619:5.619))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (5.619:5.619:5.619))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (6.847:6.847:6.847))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (5.768:5.768:5.768))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (12.928:12.928:12.928))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (5.768:5.768:5.768))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (4.831:4.831:4.831))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (12.218:12.218:12.218))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_8 (2.285:2.285:2.285))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_10 (10.013:10.013:10.013))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (5.823:5.823:5.823))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (14.844:14.844:14.844))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (3.117:3.117:3.117))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (10.512:10.512:10.512))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (10.512:10.512:10.512))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (5.835:5.835:5.835))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (7.111:7.111:7.111))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (12.651:12.651:12.651))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (9.608:9.608:9.608))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (12.597:12.597:12.597))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (8.219:8.219:8.219))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (5.835:5.835:5.835))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (12.612:12.612:12.612))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (9.079:9.079:9.079))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (5.823:5.823:5.823))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (8.219:8.219:8.219))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (9.988:9.988:9.988))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (8.219:8.219:8.219))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (7.156:7.156:7.156))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (9.608:9.608:9.608))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (7.845:7.845:7.845))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (5.139:5.139:5.139))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (5.823:5.823:5.823))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (5.488:5.488:5.488))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (3.117:3.117:3.117))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (8.220:8.220:8.220))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (9.079:9.079:9.079))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (3.117:3.117:3.117))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (7.845:7.845:7.845))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (10.512:10.512:10.512))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (12.651:12.651:12.651))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (10.512:10.512:10.512))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (7.845:7.845:7.845))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (5.835:5.835:5.835))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (10.752:10.752:10.752))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (5.488:5.488:5.488))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (13.937:13.937:13.937))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (6.402:6.402:6.402))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (8.220:8.220:8.220))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (3.106:3.106:3.106))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (7.111:7.111:7.111))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (6.402:6.402:6.402))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (10.752:10.752:10.752))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (9.608:9.608:9.608))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (7.156:7.156:7.156))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (12.597:12.597:12.597))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (5.823:5.823:5.823))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (3.117:3.117:3.117))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (12.651:12.651:12.651))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (6.402:6.402:6.402))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (3.106:3.106:3.106))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (13.147:13.147:13.147))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (7.845:7.845:7.845))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (9.079:9.079:9.079))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (9.988:9.988:9.988))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (12.612:12.612:12.612))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (14.844:14.844:14.844))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (14.844:14.844:14.844))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (12.612:12.612:12.612))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (13.147:13.147:13.147))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (7.156:7.156:7.156))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (13.147:13.147:13.147))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (10.752:10.752:10.752))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (5.835:5.835:5.835))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_8 (7.568:7.568:7.568))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (7.886:7.886:7.886))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (13.276:13.276:13.276))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (6.322:6.322:6.322))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (7.594:7.594:7.594))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (7.594:7.594:7.594))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (7.320:7.320:7.320))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (4.581:4.581:4.581))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (11.990:11.990:11.990))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (8.475:8.475:8.475))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (9.583:9.583:9.583))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (6.621:6.621:6.621))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (7.320:7.320:7.320))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (13.352:13.352:13.352))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (8.486:8.486:8.486))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (7.886:7.886:7.886))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (6.621:6.621:6.621))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (7.588:7.588:7.588))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (6.621:6.621:6.621))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (5.005:5.005:5.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (8.475:8.475:8.475))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (5.311:5.311:5.311))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (6.920:6.920:6.920))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (7.886:7.886:7.886))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (3.918:3.918:3.918))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (6.322:6.322:6.322))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (7.038:7.038:7.038))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (8.486:8.486:8.486))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (6.322:6.322:6.322))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (5.311:5.311:5.311))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (7.594:7.594:7.594))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (11.990:11.990:11.990))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (7.594:7.594:7.594))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (5.311:5.311:5.311))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (7.320:7.320:7.320))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (8.504:8.504:8.504))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (3.918:3.918:3.918))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (12.825:12.825:12.825))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (5.006:5.006:5.006))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (7.038:7.038:7.038))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (5.762:5.762:5.762))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (4.581:4.581:4.581))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (5.006:5.006:5.006))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (8.504:8.504:8.504))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (8.475:8.475:8.475))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (5.005:5.005:5.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (9.583:9.583:9.583))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (7.886:7.886:7.886))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (6.322:6.322:6.322))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (11.990:11.990:11.990))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (5.006:5.006:5.006))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (5.762:5.762:5.762))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (9.563:9.563:9.563))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (5.311:5.311:5.311))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (8.486:8.486:8.486))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (7.588:7.588:7.588))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (13.352:13.352:13.352))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (13.276:13.276:13.276))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (13.276:13.276:13.276))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (13.352:13.352:13.352))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (9.563:9.563:9.563))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (5.005:5.005:5.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (9.563:9.563:9.563))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (8.504:8.504:8.504))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (7.320:7.320:7.320))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_6 (3.775:3.775:3.775))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_6 (4.298:4.298:4.298))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (10.631:10.631:10.631))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (22.309:22.309:22.309))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (9.038:9.038:9.038))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (15.937:15.937:15.937))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (15.937:15.937:15.937))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (11.592:11.592:11.592))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (8.020:8.020:8.020))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (21.564:21.564:21.564))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (18.313:18.313:18.313))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (6.759:6.759:6.759))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (16.332:16.332:16.332))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (11.592:11.592:11.592))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (21.552:21.552:21.552))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (18.849:18.849:18.849))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (10.631:10.631:10.631))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (16.332:16.332:16.332))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (3.775:3.775:3.775))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (16.332:16.332:16.332))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (13.115:13.115:13.115))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (18.313:18.313:18.313))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (8.559:8.559:8.559))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (11.046:11.046:11.046))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (10.631:10.631:10.631))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (8.032:8.032:8.032))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (9.038:9.038:9.038))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (16.884:16.884:16.884))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (18.849:18.849:18.849))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (9.038:9.038:9.038))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (8.559:8.559:8.559))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (15.937:15.937:15.937))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (21.564:21.564:21.564))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (15.937:15.937:15.937))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (8.559:8.559:8.559))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (11.592:11.592:11.592))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (4.692:4.692:4.692))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (8.032:8.032:8.032))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (21.431:21.431:21.431))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (11.740:11.740:11.740))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (16.884:16.884:16.884))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (9.043:9.043:9.043))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (8.020:8.020:8.020))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (11.740:11.740:11.740))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (4.692:4.692:4.692))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (18.313:18.313:18.313))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (13.115:13.115:13.115))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (6.759:6.759:6.759))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (10.631:10.631:10.631))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (9.038:9.038:9.038))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (21.564:21.564:21.564))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (11.740:11.740:11.740))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (9.043:9.043:9.043))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (6.196:6.196:6.196))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (8.559:8.559:8.559))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (18.849:18.849:18.849))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (3.775:3.775:3.775))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (21.552:21.552:21.552))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (22.309:22.309:22.309))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (22.309:22.309:22.309))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (21.552:21.552:21.552))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (6.196:6.196:6.196))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (13.115:13.115:13.115))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (6.196:6.196:6.196))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (4.692:4.692:4.692))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (11.592:11.592:11.592))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_4 (8.274:8.274:8.274))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_4 (8.236:8.236:8.236))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (8.570:8.570:8.570))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (8.265:8.265:8.265))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (11.439:11.439:11.439))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (5.185:5.185:5.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (5.185:5.185:5.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (10.194:10.194:10.194))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (6.596:6.596:6.596))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (10.232:10.232:10.232))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (6.924:6.924:6.924))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (12.315:12.315:12.315))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (5.580:5.580:5.580))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (10.194:10.194:10.194))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (9.807:9.807:9.807))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (7.459:7.459:7.459))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (8.570:8.570:8.570))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (5.580:5.580:5.580))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (8.274:8.274:8.274))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (5.580:5.580:5.580))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (3.573:3.573:3.573))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (6.924:6.924:6.924))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (11.448:11.448:11.448))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (10.204:10.204:10.204))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (8.570:8.570:8.570))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (6.025:6.025:6.025))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (11.439:11.439:11.439))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (6.132:6.132:6.132))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (7.459:7.459:7.459))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (11.439:11.439:11.439))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (11.448:11.448:11.448))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (5.185:5.185:5.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (10.232:10.232:10.232))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (5.185:5.185:5.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (11.448:11.448:11.448))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (10.194:10.194:10.194))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (9.191:9.191:9.191))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (6.025:6.025:6.025))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (10.761:10.761:10.761))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (4.241:4.241:4.241))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (6.132:6.132:6.132))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (11.438:11.438:11.438))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (6.596:6.596:6.596))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (4.241:4.241:4.241))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (9.191:9.191:9.191))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (6.924:6.924:6.924))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (3.573:3.573:3.573))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (12.315:12.315:12.315))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (8.570:8.570:8.570))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (11.439:11.439:11.439))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (10.232:10.232:10.232))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (4.241:4.241:4.241))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (11.438:11.438:11.438))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (12.303:12.303:12.303))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (11.448:11.448:11.448))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (7.459:7.459:7.459))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (8.274:8.274:8.274))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (9.807:9.807:9.807))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (8.265:8.265:8.265))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (8.265:8.265:8.265))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (9.807:9.807:9.807))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (12.303:12.303:12.303))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (3.573:3.573:3.573))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (12.303:12.303:12.303))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (9.191:9.191:9.191))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (10.194:10.194:10.194))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_2 (9.985:9.985:9.985))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_2 (9.431:9.431:9.431))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (5.005:5.005:5.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (13.811:13.811:13.811))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (3.923:3.923:3.923))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (8.509:8.509:8.509))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (8.509:8.509:8.509))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (5.346:5.346:5.346))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (4.835:4.835:4.835))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (13.079:13.079:13.079))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (10.111:10.111:10.111))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (8.428:8.428:8.428))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (7.957:7.957:7.957))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (5.346:5.346:5.346))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (12.934:12.934:12.934))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (10.633:10.633:10.633))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (5.005:5.005:5.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (7.957:7.957:7.957))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (9.985:9.985:9.985))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (7.957:7.957:7.957))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (5.930:5.930:5.930))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (10.111:10.111:10.111))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (4.457:4.457:4.457))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (5.009:5.009:5.009))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (5.005:5.005:5.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (5.396:5.396:5.396))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (3.923:3.923:3.923))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (7.545:7.545:7.545))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (10.633:10.633:10.633))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (3.923:3.923:3.923))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (4.457:4.457:4.457))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (8.509:8.509:8.509))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (13.079:13.079:13.079))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (8.509:8.509:8.509))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (4.457:4.457:4.457))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (5.346:5.346:5.346))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (7.559:7.559:7.559))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (5.396:5.396:5.396))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (13.076:13.076:13.076))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (5.926:5.926:5.926))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (7.545:7.545:7.545))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (3.926:3.926:3.926))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (4.835:4.835:4.835))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (5.926:5.926:5.926))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (7.559:7.559:7.559))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (10.111:10.111:10.111))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (5.930:5.930:5.930))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (8.428:8.428:8.428))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (5.005:5.005:5.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (3.923:3.923:3.923))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (13.079:13.079:13.079))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (5.926:5.926:5.926))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (3.926:3.926:3.926))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (8.408:8.408:8.408))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (4.457:4.457:4.457))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (10.633:10.633:10.633))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (9.985:9.985:9.985))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (12.934:12.934:12.934))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (13.811:13.811:13.811))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (13.811:13.811:13.811))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (12.934:12.934:12.934))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (8.408:8.408:8.408))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (5.930:5.930:5.930))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (8.408:8.408:8.408))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (7.559:7.559:7.559))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (5.346:5.346:5.346))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_0 (12.153:12.153:12.153))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_0 (10.892:10.892:10.892))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (6.813:6.813:6.813))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (15.258:15.258:15.258))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (3.597:3.597:3.597))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (17.692:17.692:17.692))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (17.692:17.692:17.692))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (5.817:5.817:5.817))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (15.584:15.584:15.584))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (15.540:15.540:15.540))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (18.750:18.750:18.750))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (9.796:9.796:9.796))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (18.088:18.088:18.088))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (5.817:5.817:5.817))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (15.532:15.532:15.532))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (18.756:18.756:18.756))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (6.813:6.813:6.813))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (18.088:18.088:18.088))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (12.153:12.153:12.153))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (18.088:18.088:18.088))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (16.684:16.684:16.684))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (18.750:18.750:18.750))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (4.282:4.282:4.282))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (6.261:6.261:6.261))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (6.813:6.813:6.813))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (15.595:15.595:15.595))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (3.597:3.597:3.597))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (18.640:18.640:18.640))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (18.756:18.756:18.756))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (3.597:3.597:3.597))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (4.282:4.282:4.282))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (17.692:17.692:17.692))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (15.540:15.540:15.540))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (17.692:17.692:17.692))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (4.282:4.282:4.282))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (5.817:5.817:5.817))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (7.561:7.561:7.561))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (15.595:15.595:15.595))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (15.533:15.533:15.533))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (16.690:16.690:16.690))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (18.640:18.640:18.640))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (4.263:4.263:4.263))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (15.584:15.584:15.584))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (16.690:16.690:16.690))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (7.561:7.561:7.561))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (18.750:18.750:18.750))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (16.684:16.684:16.684))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (9.796:9.796:9.796))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (6.813:6.813:6.813))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (3.597:3.597:3.597))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (15.540:15.540:15.540))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (16.690:16.690:16.690))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (4.263:4.263:4.263))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (9.236:9.236:9.236))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (4.282:4.282:4.282))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (18.756:18.756:18.756))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (12.153:12.153:12.153))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (15.532:15.532:15.532))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (15.258:15.258:15.258))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (15.258:15.258:15.258))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (15.532:15.532:15.532))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (9.236:9.236:9.236))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (16.684:16.684:16.684))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (9.236:9.236:9.236))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (7.561:7.561:7.561))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (5.817:5.817:5.817))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.q SAMPLE_RATE_CONTROL\(0\).pin_input (6.371:6.371:6.371))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.q MASK_OFF_CONTROL\(0\).pin_input (6.321:6.321:6.321))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.q DIV_MUX_CONTROL\(0\).pin_input (6.301:6.301:6.301))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.q PWM_1_CONTROL\(0\).pin_input (6.420:6.420:6.420))
    (INTERCONNECT \\ADC_SAR_Seq\:TempBuf\\.termout \\ADC_SAR_Seq\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.eof_udb \\ADC_SAR_Seq\:TempBuf\\.dmareq (8.356:8.356:8.356))
    (INTERCONNECT \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (6.861:6.861:6.861))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_12630.main_0 (2.765:2.765:2.765))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.780:2.780:2.780))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.main_0 (2.765:2.765:2.765))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.enable (2.315:2.315:2.315))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 Net_12630.clk_en (7.477:7.477:7.477))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.clk_en (3.257:3.257:3.257))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.clk_en (5.859:5.859:5.859))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.clk_en (7.477:7.477:7.477))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.load (4.378:4.378:4.378))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.main_1 (3.809:3.809:3.809))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.q Net_12630.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_11 (8.224:8.224:8.224))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.main_0 (6.040:6.040:6.040))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_9 (6.879:6.879:6.879))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.main_0 (4.415:4.415:4.415))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_7 (6.818:6.818:6.818))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_7 (6.827:6.827:6.827))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.main_0 (6.818:6.818:6.818))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_5 (7.061:7.061:7.061))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_5 (7.074:7.074:7.074))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.main_0 (5.196:5.196:5.196))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_3 (8.684:8.684:8.684))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_3 (8.126:8.126:8.126))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.main_0 (3.303:3.303:3.303))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_1 (8.689:8.689:8.689))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_1 (8.129:8.129:8.129))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.main_0 (3.796:3.796:3.796))
    (INTERCONNECT \\ADC_SAR_Seq\:FinalBuf\\.termout \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.in (7.420:7.420:7.420))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_10.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_10\:PWMUDB\:prevCompare1\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_10\:PWMUDB\:status_0\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_10.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_10\:PWMUDB\:prevCompare1\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_10\:PWMUDB\:status_0\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_10\:PWMUDB\:runmode_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\PWM_10\:PWMUDB\:prevCompare1\\.q \\PWM_10\:PWMUDB\:status_0\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_10\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_10.main_0 (2.911:2.911:2.911))
    (INTERCONNECT \\PWM_10\:PWMUDB\:runmode_enable\\.q \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.929:2.929:2.929))
    (INTERCONNECT \\PWM_10\:PWMUDB\:runmode_enable\\.q \\PWM_10\:PWMUDB\:status_2\\.main_0 (2.923:2.923:2.923))
    (INTERCONNECT \\PWM_10\:PWMUDB\:status_0\\.q \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_10\:PWMUDB\:status_2\\.q \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.286:2.286:2.286))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_10\:PWMUDB\:status_2\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_11.main_1 (2.254:2.254:2.254))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_11\:PWMUDB\:prevCompare1\\.main_0 (2.254:2.254:2.254))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_11\:PWMUDB\:status_0\\.main_1 (2.254:2.254:2.254))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_11.main_2 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_11\:PWMUDB\:prevCompare1\\.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_11\:PWMUDB\:status_0\\.main_2 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_11\:PWMUDB\:runmode_enable\\.main_0 (2.259:2.259:2.259))
    (INTERCONNECT \\PWM_11\:PWMUDB\:prevCompare1\\.q \\PWM_11\:PWMUDB\:status_0\\.main_0 (2.238:2.238:2.238))
    (INTERCONNECT \\PWM_11\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_11.main_0 (2.814:2.814:2.814))
    (INTERCONNECT \\PWM_11\:PWMUDB\:runmode_enable\\.q \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.833:2.833:2.833))
    (INTERCONNECT \\PWM_11\:PWMUDB\:runmode_enable\\.q \\PWM_11\:PWMUDB\:status_2\\.main_0 (2.828:2.828:2.828))
    (INTERCONNECT \\PWM_11\:PWMUDB\:status_0\\.q \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.251:2.251:2.251))
    (INTERCONNECT \\PWM_11\:PWMUDB\:status_2\\.q \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.255:2.255:2.255))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.229:2.229:2.229))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.682:2.682:2.682))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_11\:PWMUDB\:status_2\\.main_1 (2.676:2.676:2.676))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_4.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_4\:PWMUDB\:prevCompare1\\.main_0 (2.244:2.244:2.244))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_4\:PWMUDB\:status_0\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_4.main_2 (2.243:2.243:2.243))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_4\:PWMUDB\:prevCompare1\\.main_1 (2.243:2.243:2.243))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_4\:PWMUDB\:status_0\\.main_2 (2.243:2.243:2.243))
    (INTERCONNECT \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_4\:PWMUDB\:runmode_enable\\.main_0 (2.246:2.246:2.246))
    (INTERCONNECT \\PWM_4\:PWMUDB\:prevCompare1\\.q \\PWM_4\:PWMUDB\:status_0\\.main_0 (2.233:2.233:2.233))
    (INTERCONNECT \\PWM_4\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_4.main_0 (2.985:2.985:2.985))
    (INTERCONNECT \\PWM_4\:PWMUDB\:runmode_enable\\.q \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.997:2.997:2.997))
    (INTERCONNECT \\PWM_4\:PWMUDB\:runmode_enable\\.q \\PWM_4\:PWMUDB\:status_2\\.main_0 (2.831:2.831:2.831))
    (INTERCONNECT \\PWM_4\:PWMUDB\:status_0\\.q \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.248:2.248:2.248))
    (INTERCONNECT \\PWM_4\:PWMUDB\:status_2\\.q \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.240:2.240:2.240))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.228:2.228:2.228))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.513:2.513:2.513))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_4\:PWMUDB\:status_2\\.main_1 (2.518:2.518:2.518))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_5.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_5\:PWMUDB\:prevCompare1\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_5\:PWMUDB\:status_0\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_5.main_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_5\:PWMUDB\:prevCompare1\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_5\:PWMUDB\:status_0\\.main_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_5\:PWMUDB\:runmode_enable\\.main_0 (2.928:2.928:2.928))
    (INTERCONNECT \\PWM_5\:PWMUDB\:prevCompare1\\.q \\PWM_5\:PWMUDB\:status_0\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_5\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_5.main_0 (3.079:3.079:3.079))
    (INTERCONNECT \\PWM_5\:PWMUDB\:runmode_enable\\.q \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.089:3.089:3.089))
    (INTERCONNECT \\PWM_5\:PWMUDB\:runmode_enable\\.q \\PWM_5\:PWMUDB\:status_2\\.main_0 (2.925:2.925:2.925))
    (INTERCONNECT \\PWM_5\:PWMUDB\:status_0\\.q \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.927:2.927:2.927))
    (INTERCONNECT \\PWM_5\:PWMUDB\:status_2\\.q \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.922:2.922:2.922))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.930:2.930:2.930))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.576:2.576:2.576))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_5\:PWMUDB\:status_2\\.main_1 (2.582:2.582:2.582))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_6.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_6\:PWMUDB\:prevCompare1\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_6\:PWMUDB\:status_0\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_6.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_6\:PWMUDB\:prevCompare1\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_6\:PWMUDB\:status_0\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_6\:PWMUDB\:runmode_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\PWM_6\:PWMUDB\:prevCompare1\\.q \\PWM_6\:PWMUDB\:status_0\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_6\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_6.main_0 (3.076:3.076:3.076))
    (INTERCONNECT \\PWM_6\:PWMUDB\:runmode_enable\\.q \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.963:2.963:2.963))
    (INTERCONNECT \\PWM_6\:PWMUDB\:runmode_enable\\.q \\PWM_6\:PWMUDB\:status_2\\.main_0 (3.082:3.082:3.082))
    (INTERCONNECT \\PWM_6\:PWMUDB\:status_0\\.q \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_6\:PWMUDB\:status_2\\.q \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.576:2.576:2.576))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_6\:PWMUDB\:status_2\\.main_1 (2.582:2.582:2.582))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_7.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_7\:PWMUDB\:prevCompare1\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_7\:PWMUDB\:status_0\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_7.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_7\:PWMUDB\:prevCompare1\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_7\:PWMUDB\:status_0\\.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_7\:PWMUDB\:runmode_enable\\.main_0 (2.340:2.340:2.340))
    (INTERCONNECT \\PWM_7\:PWMUDB\:prevCompare1\\.q \\PWM_7\:PWMUDB\:status_0\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\PWM_7\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_7.main_0 (2.873:2.873:2.873))
    (INTERCONNECT \\PWM_7\:PWMUDB\:runmode_enable\\.q \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.886:2.886:2.886))
    (INTERCONNECT \\PWM_7\:PWMUDB\:runmode_enable\\.q \\PWM_7\:PWMUDB\:status_2\\.main_0 (2.884:2.884:2.884))
    (INTERCONNECT \\PWM_7\:PWMUDB\:status_0\\.q \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_7\:PWMUDB\:status_2\\.q \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.795:2.795:2.795))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_7\:PWMUDB\:status_2\\.main_1 (2.773:2.773:2.773))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_8.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_8\:PWMUDB\:prevCompare1\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_8\:PWMUDB\:status_0\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_8\:PWMUDB\:runmode_enable\\.main_0 (2.883:2.883:2.883))
    (INTERCONNECT \\PWM_8\:PWMUDB\:prevCompare1\\.q \\PWM_8\:PWMUDB\:status_0\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_8\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_8.main_0 (4.033:4.033:4.033))
    (INTERCONNECT \\PWM_8\:PWMUDB\:runmode_enable\\.q \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (4.015:4.015:4.015))
    (INTERCONNECT \\PWM_8\:PWMUDB\:runmode_enable\\.q \\PWM_8\:PWMUDB\:status_2\\.main_0 (2.936:2.936:2.936))
    (INTERCONNECT \\PWM_8\:PWMUDB\:status_0\\.q \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.938:2.938:2.938))
    (INTERCONNECT \\PWM_8\:PWMUDB\:status_2\\.q \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.286:2.286:2.286))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_8\:PWMUDB\:status_2\\.main_1 (2.881:2.881:2.881))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_9.main_1 (2.901:2.901:2.901))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_9\:PWMUDB\:prevCompare1\\.main_0 (2.901:2.901:2.901))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_9\:PWMUDB\:status_0\\.main_1 (2.901:2.901:2.901))
    (INTERCONNECT \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_9\:PWMUDB\:runmode_enable\\.main_0 (2.942:2.942:2.942))
    (INTERCONNECT \\PWM_9\:PWMUDB\:prevCompare1\\.q \\PWM_9\:PWMUDB\:status_0\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\PWM_9\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_9.main_0 (2.286:2.286:2.286))
    (INTERCONNECT \\PWM_9\:PWMUDB\:runmode_enable\\.q \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.364:3.364:3.364))
    (INTERCONNECT \\PWM_9\:PWMUDB\:runmode_enable\\.q \\PWM_9\:PWMUDB\:status_2\\.main_0 (3.377:3.377:3.377))
    (INTERCONNECT \\PWM_9\:PWMUDB\:status_0\\.q \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.897:2.897:2.897))
    (INTERCONNECT \\PWM_9\:PWMUDB\:status_2\\.q \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.292:2.292:2.292))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_9\:PWMUDB\:status_2\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:cnt_enable\\.q \\SPI_DAC\:BSPIM\:BitCounter\\.enable (2.628:2.628:2.628))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:cnt_enable\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_3 (2.613:2.613:2.613))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 Net_6027.main_9 (3.256:3.256:3.256))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:ld_ident\\.main_7 (3.380:3.380:3.380))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:load_cond\\.main_7 (3.368:3.368:3.368))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_4 (3.368:3.368:3.368))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_4 (3.368:3.368:3.368))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:state_1\\.main_7 (3.380:3.380:3.380))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:state_2\\.main_7 (3.380:3.380:3.380))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 Net_6027.main_8 (3.252:3.252:3.252))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:ld_ident\\.main_6 (3.234:3.234:3.234))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:load_cond\\.main_6 (3.230:3.230:3.230))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_3 (3.230:3.230:3.230))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_3 (3.230:3.230:3.230))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:state_1\\.main_6 (3.234:3.234:3.234))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:state_2\\.main_6 (3.234:3.234:3.234))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 Net_6027.main_7 (3.245:3.245:3.245))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:ld_ident\\.main_5 (3.220:3.220:3.220))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:load_cond\\.main_5 (3.215:3.215:3.215))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_2 (3.215:3.215:3.215))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_2 (3.215:3.215:3.215))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:state_1\\.main_5 (3.220:3.220:3.220))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:state_2\\.main_5 (3.220:3.220:3.220))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 Net_6027.main_6 (3.244:3.244:3.244))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:ld_ident\\.main_4 (4.680:4.680:4.680))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:load_cond\\.main_4 (4.100:4.100:4.100))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_1 (4.100:4.100:4.100))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_1 (4.100:4.100:4.100))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:state_1\\.main_4 (4.680:4.680:4.680))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:state_2\\.main_4 (4.680:4.680:4.680))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 Net_6027.main_5 (4.533:4.533:4.533))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:ld_ident\\.main_3 (5.256:5.256:5.256))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:load_cond\\.main_3 (4.700:4.700:4.700))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_0 (4.700:4.700:4.700))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_0 (4.700:4.700:4.700))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:state_1\\.main_3 (5.256:5.256:5.256))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:state_2\\.main_3 (5.256:5.256:5.256))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q Net_6027.main_10 (3.957:3.957:3.957))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_8 (2.304:2.304:2.304))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_9 (2.304:2.304:2.304))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_9 (2.304:2.304:2.304))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_cond\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_8 (2.307:2.307:2.307))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_3 (4.552:4.552:4.552))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.f1_load (3.591:3.591:3.591))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_load (4.000:4.000:4.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.so_comb Net_6027.main_4 (2.927:2.927:2.927))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPI_DAC\:BSPIM\:RxStsReg\\.status_4 (4.381:4.381:4.381))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPI_DAC\:BSPIM\:rx_status_6\\.main_5 (3.791:3.791:3.791))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_bus_stat_comb \\SPI_DAC\:BSPIM\:RxStsReg\\.status_5 (2.929:2.929:2.929))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:rx_status_6\\.q \\SPI_DAC\:BSPIM\:RxStsReg\\.status_6 (2.335:2.335:2.335))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6025.main_2 (4.336:4.336:4.336))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6026.main_2 (4.541:4.541:4.541))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6027.main_3 (5.956:5.956:5.956))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_2 (4.336:4.336:4.336))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_2 (6.131:6.131:6.131))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_2 (4.541:4.541:4.541))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_0 (4.351:4.351:4.351))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_0 (4.623:4.623:4.623))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_2 (3.761:3.761:3.761))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_2 (6.131:6.131:6.131))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_2 (6.131:6.131:6.131))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_2 (5.562:5.562:5.562))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_2 (3.761:3.761:3.761))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6025.main_1 (4.509:4.509:4.509))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6026.main_1 (2.952:2.952:2.952))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6027.main_2 (5.435:5.435:5.435))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_1 (4.509:4.509:4.509))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_1 (3.080:3.080:3.080))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_1 (2.952:2.952:2.952))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_1 (4.501:4.501:4.501))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_1 (4.501:4.501:4.501))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_1 (4.521:4.521:4.521))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_1 (3.080:3.080:3.080))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_1 (3.080:3.080:3.080))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_1 (3.081:3.081:3.081))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_1 (4.521:4.521:4.521))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6025.main_0 (5.968:5.968:5.968))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6026.main_0 (6.082:6.082:6.082))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6027.main_1 (7.911:7.911:7.911))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_0 (5.968:5.968:5.968))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_0 (4.666:4.666:4.666))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_0 (6.082:6.082:6.082))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_2 (6.985:6.985:6.985))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_2 (5.964:5.964:5.964))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_0 (5.985:5.985:5.985))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_0 (4.666:4.666:4.666))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_0 (4.666:4.666:4.666))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_0 (4.689:4.689:4.689))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_0 (5.985:5.985:5.985))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:tx_status_0\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_0 (2.896:2.896:2.896))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:TxStsReg\\.status_1 (4.245:4.245:4.245))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_0\\.main_3 (3.669:3.669:3.669))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_1\\.main_8 (4.083:4.083:4.083))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_2\\.main_8 (4.083:4.083:4.083))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_bus_stat_comb \\SPI_DAC\:BSPIM\:TxStsReg\\.status_2 (2.309:2.309:2.309))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:tx_status_4\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_4 (2.320:2.320:2.320))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6025.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6026.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6027.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_ADC_CK\:PWMHW\\.enable (8.736:8.736:8.736))
    (INTERCONNECT cy_tff_1.q MUX_BUS_0.main_1 (2.303:2.303:2.303))
    (INTERCONNECT cy_tff_2.q MUX_BUS_1.main_1 (2.296:2.296:2.296))
    (INTERCONNECT cy_tff_3.q MUX_BUS_2.main_1 (6.073:6.073:6.073))
    (INTERCONNECT cy_tff_4.q MUX_BUS_3.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_0.main_0 (3.048:3.048:3.048))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_0 cy_tff_1.clk_en (3.087:3.087:3.087))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_1.main_0 (2.620:2.620:2.620))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_1 cy_tff_2.clk_en (2.591:2.591:2.591))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_2.main_0 (3.476:3.476:3.476))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_2 cy_tff_3.clk_en (6.771:6.771:6.771))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_3.main_0 (6.750:6.750:6.750))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_3 cy_tff_4.clk_en (6.678:6.678:6.678))
    (INTERCONNECT ClockBlock.dclk_glb_ff_2 \\PWM_ADC_CK\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ce0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cl0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.z0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ff0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ce1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cl1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.z1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ff1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.co_msb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.sol_msb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cfbo \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.sor \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cmsbo \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(0\)_PAD\\ \\LCD_Char_1\:LCDPort\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(1\)_PAD\\ \\LCD_Char_1\:LCDPort\(1\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(2\)_PAD\\ \\LCD_Char_1\:LCDPort\(2\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(3\)_PAD\\ \\LCD_Char_1\:LCDPort\(3\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(4\)_PAD\\ \\LCD_Char_1\:LCDPort\(4\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(5\)_PAD\\ \\LCD_Char_1\:LCDPort\(5\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(6\)_PAD\\ \\LCD_Char_1\:LCDPort\(6\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOSI_OUT\(0\).pad_out MOSI_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOSI_OUT\(0\)_PAD MOSI_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MISO_IN\(0\)_PAD MISO_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCLK_OUT\(0\).pad_out SCLK_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCLK_OUT\(0\)_PAD SCLK_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\).pad_out SS_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\)_PAD SS_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_DIV_CONTROL\(0\)_PAD PWM_DIV_CONTROL\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
