{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510854147481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "MIF/HEX Update Quartus Prime " "Running Quartus Prime MIF/HEX Update" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510854147502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 14:42:25 2017 " "Processing started: Thu Nov 16 14:42:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510854147502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1510854147502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb ProjetoNios -c ProjetoNios --update_mif " "Command: quartus_cdb ProjetoNios -c ProjetoNios --update_mif" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1510854147503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1510854147967 ""}
{ "Warning" "WQATM_MIF_NOT_FOUND" "projetoniosqsys_nios2_qsys_0_ic_tag_ram.mif " "Can't find Memory Initialization File projetoniosqsys_nios2_qsys_0_ic_tag_ram.mif -- skipped updates for this file" {  } {  } 0 39023 "Can't find Memory Initialization File %1!s! -- skipped updates for this file" 0 0 "Design Software" 0 -1 1510854148536 ""}
{ "Warning" "WQATM_MIF_NOT_FOUND" "projetoniosqsys_nios2_qsys_0_rf_ram_a.mif " "Can't find Memory Initialization File projetoniosqsys_nios2_qsys_0_rf_ram_a.mif -- skipped updates for this file" {  } {  } 0 39023 "Can't find Memory Initialization File %1!s! -- skipped updates for this file" 0 0 "Design Software" 0 -1 1510854148542 ""}
{ "Warning" "WQATM_MIF_NOT_FOUND" "projetoniosqsys_nios2_qsys_0_rf_ram_b.mif " "Can't find Memory Initialization File projetoniosqsys_nios2_qsys_0_rf_ram_b.mif -- skipped updates for this file" {  } {  } 0 39023 "Can't find Memory Initialization File %1!s! -- skipped updates for this file" 0 0 "Design Software" 0 -1 1510854148549 ""}
{ "Warning" "WQATM_MIF_NOT_FOUND" "projetoniosqsys_nios2_qsys_0_ociram_default_contents.mif " "Can't find Memory Initialization File projetoniosqsys_nios2_qsys_0_ociram_default_contents.mif -- skipped updates for this file" {  } {  } 0 39023 "Can't find Memory Initialization File %1!s! -- skipped updates for this file" 0 0 "Design Software" 0 -1 1510854148555 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "projetoNiosQsys_onchip_memory2_0.hex 128 10 " "Width of data items in \"projetoNiosQsys_onchip_memory2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (2) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510854149482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (3) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510854149482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (4) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510854149482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (5) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510854149482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (6) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510854149482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (7) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510854149482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (8) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510854149482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (9) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510854149482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (10) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510854149482 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (11) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510854149482 ""}  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Design Software" 0 -1 1510854149482 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1840 1024 C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex " "Memory depth (1840) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Design Software" 0 -1 1510854149487 ""}
{ "Info" "IQATM_MIFS_PROCESSED" "" "Processed the following Memory Initialization File(s)" { { "Info" "IQATM_PROCESSED_MIF_CONTENT" "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex " "Processed Memory Initialization File C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1510854155368 ""}  } {  } 0 39024 "Processed the following Memory Initialization File(s)" 0 0 "Design Software" 0 -1 1510854155368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "MIF/HEX Update 0 s 17 s Quartus Prime " "Quartus Prime MIF/HEX Update was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510854155512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 14:42:35 2017 " "Processing ended: Thu Nov 16 14:42:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510854155512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510854155512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510854155512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1510854155512 ""}
