/***************************************************************************
* COPYRIGHT NOTICE
* Copyright 2019 Horizon Robotics, Inc.
* All rights reserved.
***************************************************************************/
#ifndef UTILITY_SENSOR_INC_VIRTUAL_SETTING_H_
#define UTILITY_SENSOR_INC_VIRTUAL_SETTING_H_

static uint8_t max96718_vpg_init_setting[] = {
    0x04, 0x50, 0x00, 0x10, 0xF1,     // chip reset
    0x00, 0xFF,
    0x00, 0xFF,

    0x04, 0x50, 0x14, 0x49, 0xF5,  // Enable ErrChPwrUp, Enhance link stability
    0x04, 0x50, 0x15, 0x49, 0xF5,

    // COLOR GRADIENT SETUP - PATGEN MODE = 2,,
    // Set VTG mode VRX_Patgen 0, Generate VS, HS, DE", Invert the VS
    0x04, 0x50, 0x02, 0x40, 0xF3,
    // Set Patgen mode = 2 (Color Gradient), Grad Mode = 0",,
    0x04, 0x50, 0x02, 0x41, 0x10,

    // Set VS_DLY = 0
    0x04, 0x50, 0x02, 0x42, 0x00,
    0x04, 0x50, 0x02, 0x43, 0x00,
    0x04, 0x50, 0x02, 0x44, 0x00,
    // Set VS High  -- 293us
    0x04, 0x50, 0x02, 0x45, 0x00,
    0x04, 0x50, 0x02, 0x46, 0xAB,
    0x04, 0x50, 0x02, 0x47, 0xE0,

    // Set VS Low   -- 33.0ms
    0x04, 0x50, 0x02, 0x48, 0x4B,
    0x04, 0x50, 0x02, 0x49, 0x9F,
    0x04, 0x50, 0x02, 0x4A, 0x60,

    // Set HS Delay V2H -- 2.052ms
    0x04, 0x50, 0x02, 0x4B, 0x04,
    0x04, 0x50, 0x02, 0x4C, 0xB1,
    0x04, 0x50, 0x02, 0x4D, 0xF8,
    // Set HS_HIGH  -- 2280
    0x04, 0x50, 0x02, 0x4E, 0x10,
    0x04, 0x50, 0x02, 0x4F, 0xD8,

    // Set HS_LOW   -- 87
    0x04, 0x50, 0x02, 0x50, 0x00,
    0x04, 0x50, 0x02, 0x51, 0x58,

    // Set HS_CNT
    0x04, 0x50, 0x02, 0x52, 0x08,
    0x04, 0x50, 0x02, 0x53, 0xE0,

    // Set DE Delay -- 2.053ms
    0x04, 0x50, 0x02, 0x54, 0x04,
    0x04, 0x50, 0x02, 0x55, 0xB3,
    0x04, 0x50, 0x02, 0x56, 0x20,
    // Set DE_HIGH  -- width: 1920
    // 0x04, 0x50, 0x02, 0x57, 0x07,
    // 0x04, 0x50, 0x02, 0x58, 0x80,

    // Set DE_LOW   -- 319
    0x04, 0x50, 0x02, 0x59, 0x02,
    0x04, 0x50, 0x02, 0x5A, 0x30,

    // Set DE_CNT   -- height: 1280
    // 0x04, 0x50, 0x02, 0x5B, 0x05,
    // 0x04, 0x50, 0x02, 0x5C, 0x00,

    // Set Grad_INCR_0_0,,
    0x04, 0x50, 0x02, 0x5D, 0x03,

    // CHECKERBOARD SETUP - PATGEN MODE = 1,,
    // Set CHKR_COLOR_A_L_0,,
    0x04, 0x50, 0x02, 0x5E, 0x80,
    // Set CHKR_COLOR_A_M_0,,
    0x04, 0x50, 0x02, 0x5F, 0x00,
    // Set CHKR_COLOR_A_H_0,,
    0x04, 0x50, 0x02, 0x60, 0x04,
    // Set CHKR_COLOR_B_L_0,,
    0x04, 0x50, 0x02, 0x61, 0x00,
    // Set CHKR_COLOR_B_M_0,,
    0x04, 0x50, 0x02, 0x62, 0x08,
    // Set CHKR_COLOR_B_H_0,,
    0x04, 0x50, 0x02, 0x63, 0x80,
    // Set CHKR_RPT_A_0,,
    0x04, 0x50, 0x02, 0x64, 0x50,
    // Set CHKR_RPT_B_0,,
    0x04, 0x50, 0x02, 0x65, 0xA0,
    // Set CHKR_ALT_0,,
    0x04, 0x50, 0x02, 0x66, 0x50,

    // Set Patgen Clk frequency 150MHz
    0x04, 0x50, 0x00, 0x38, 0x02,  //  0bXXXXXX10: 150MHz Page 63
    0x04, 0x50, 0x01, 0xFC, 0x00,  //  0 = 150MHz, 1 = 600MHz
    0x04, 0x50, 0x02, 0x1C, 0x00,

    // ----------Deserializer Setup------------
    0x04, 0x50, 0x03, 0x30, 0x04,

    0x04, 0x50, 0x03, 0x20, 0x38,
    0x04, 0x50, 0x03, 0x23, 0x38,

    // Send RAW12, FS, and FE from Pipe Y to Controller 1
    0x04, 0x50, 0x04, 0x4B, 0x07,     // Enable 3 Mappings
    0x04, 0x50, 0x04, 0x6D, 0x00,     // Destionation Controller = Controller 0.
    // For the following MSB 2 bits = VC, LSB 6 bits =DT
    0x04, 0x50, 0x04, 0x4D, 0x24,     // SRC  0b00011110, DT = 0x24 VC=0
    // 0x04, 0x50, 0x04, 0x4E, 0x2C,     // DEST 0b01011110, DT = 0x2C VC=0
    0x04, 0x50, 0x04, 0x4F, 0x00,     // SRC  DT = Frame Start
    0x04, 0x50, 0x04, 0x50, 0x00,     // DEST DT = Frame Start
    0x04, 0x50, 0x04, 0x51, 0x01,     // SRC  DT = Frame End
    0x04, 0x50, 0x04, 0x52, 0x01,     // DEST DT = Frame End

    // Send YUV422, FS, and FE from Pipe Z to Controller 1
    0x04, 0x50, 0x04, 0x8B, 0x07,     // Enable 3 Mappings
    0x04, 0x50, 0x04, 0xAD, 0x00,     // Destionation Controller = Controller 0.
    // For the following MSB 2 bits = VC, LSB 6 bits = DT
    0x04, 0x50, 0x04, 0x8D, 0x24,     // SRC  0b00011110, DT = 0x24 VC=0
    // 0x04, 0x50, 0x04, 0x8E, 0x6C,     // DEST 0b00011110, DT = 0x2C VC=1
    0x04, 0x50, 0x04, 0x8F, 0x00,     // SRC  DT = Frame Start
    0x04, 0x50, 0x04, 0x90, 0x40,     // DEST DT = Frame Start
    0x04, 0x50, 0x04, 0x91, 0x01,     // SRC  DT = Frame End
    0x04, 0x50, 0x04, 0x92, 0x41,     // DEST DT = Frame End
};

static uint8_t max96718_max9295_yuv_init_setting[] = {
    0x04, 0x50, 0x00, 0x10, 0xf3,
    0x00, 0x03,
    0x04, 0x50, 0x03, 0x13, 0x00,
    0x04, 0x50, 0x00, 0x01, 0x02,
    0x04, 0x50, 0x00, 0x03, 0x57,
    0x00, 0xff,

    0x04, 0x50, 0x14, 0x49, 0xF5,  // Enable ErrChPwrUp, Enhance link stability
    0x04, 0x50, 0x15, 0x49, 0xF5,

    0x04, 0x80, 0x00, 0x06, 0xb1,
    0x04, 0x80, 0x03, 0x11, 0x40,
    0x04, 0x80, 0x03, 0x08, 0x64,
    0x04, 0x80, 0x00, 0x02, 0x43,
    0x04, 0x80, 0x00, 0x10, 0x15,
    0x04, 0x80, 0x00, 0x12, 0x14,
    0x04, 0x80, 0x00, 0x58, 0x80,
    0x04, 0x80, 0x03, 0x30, 0x00,
    0x04, 0x80, 0x03, 0x31, 0x33,
    0x04, 0x80, 0x00, 0x5b, 0x11,
    0x04, 0x80, 0x00, 0x57, 0x12,
    0x00, 0x03,
    0x04, 0x80, 0x03, 0x18, 0x5e,
    0x00, 0x03,

    0x04, 0x50, 0x03, 0x30, 0x04,  // 2x4
    0x04, 0x50, 0x03, 0x16, 0x5E,  // dt yuv
    0x04, 0x50, 0x03, 0x17, 0x7E,
    0x04, 0x50, 0x03, 0x18, 0x7A,
    0x04, 0x50, 0x03, 0x19, 0x90,
    0x04, 0x50, 0x03, 0x1A, 0x40,

    0x04, 0x50, 0x01, 0x61, 0x08,  // stream ID
    0x04, 0x50, 0x03, 0x20, 0x34,  // MIPI CSI Port A 1.2G
    0x04, 0x50, 0x03, 0x23, 0x34,  // MIPI CSI Port B 1.2G
    0x00, 0x03,
    0x04, 0x50, 0x04, 0x4B, 0x07,  // mapping
    0x04, 0x50, 0x04, 0x6D, 0x15,
    0x04, 0x50, 0x04, 0x4D, 0x1e,
    0x04, 0x50, 0x04, 0x4E, 0x1e,
    0x04, 0x50, 0x04, 0x4F, 0x00,
    0x04, 0x50, 0x04, 0x50, 0x00,
    0x04, 0x50, 0x04, 0x51, 0x01,
    0x04, 0x50, 0x04, 0x52, 0x01,

    0x04, 0x50, 0x03, 0x13, 0x62,
};

static uint8_t max96718_max9295_out_port_setting[] = {
    0x04, 0x50, 0x04, 0x6d, 0x15,
    0x04, 0x50, 0x04, 0xad, 0x15,
    0x00, 0x03,
};

static uint8_t max96712_testpattern_base_init[] = {
	0x04, 0x52, 0x00, 0x13, 0x75,     // chip reset
	0x00, 0xFF,
	0x00, 0xFF,
	0x04, 0x52, 0x14, 0x49, 0x75,  // Enable ErrChPwrUp, Enhance link stability
	0x04, 0x52, 0x15, 0x49, 0x75,
	0x04, 0x52, 0x16, 0x49, 0x75,
	0x04, 0x52, 0x17, 0x49, 0x75,

	// H WANG JAN 2018
	// PG1, 150MHz PCLK, 4k@15fps video patterns (RAW12, 12bpp), x4 aggregated on port A 1x4 @ 2.4Gbps/lane

	// COLOR GRADIENT SETUP - PATGEN MODE = 2,,
	// Set VTG mode VRX_Patgen 0, Generate VS, HS, DE", Invert the VS
	0x04, 0x52, 0x10, 0x50, 0xF3,
	// Set Patgen mode = 2 (Color Gradient), Grad Mode = 0",,
	0x04, 0x52, 0x10, 0x51, 0x10,

	// Set VS_DLY = 0
	0x04, 0x52, 0x10, 0x52, 0x00,
	0x04, 0x52, 0x10, 0x53, 0x00,
	0x04, 0x52, 0x10, 0x54, 0x00,
	// Set VS High  -- 293us
	0x04, 0x52, 0x10, 0x55, 0x00,
	0x04, 0x52, 0x10, 0x56, 0xAB,
	0x04, 0x52, 0x10, 0x57, 0xE0,

    // Set HS Delay V2H -- 2.052ms
    0x04, 0x52, 0x10, 0x5B, 0x04,
    0x04, 0x52, 0x10, 0x5C, 0xB2,
    0x04, 0x52, 0x10, 0x5D, 0xB4,
    // Set HS_HIGH
    0x04, 0x52, 0x10, 0x5E, 0x08,
    0x04, 0x52, 0x10, 0x5F, 0xE7,

    // Set HS_LOW   -- 87
    0x04, 0x52, 0x10, 0x60, 0x00,
    0x04, 0x52, 0x10, 0x61, 0x57,

    // Set HS_CNT   -- 2250
    0x04, 0x52, 0x10, 0x62, 0x08,
    0x04, 0x52, 0x10, 0x63, 0xE7,

    // Set DE Delay -- 2.053ms
    0x04, 0x52, 0x10, 0x64, 0x04,
    0x04, 0x52, 0x10, 0x65, 0xB3,
    0x04, 0x52, 0x10, 0x66, 0x20,

    // Set DE_LOW   -- 560
    0x04, 0x52, 0x10, 0x69, 0x01,
    0x04, 0x52, 0x10, 0x6A, 0x3F,
	// Set Grad_INCR_0_0,,
	0x04, 0x52, 0x10, 0x6D, 0x03,

	// CHECKERBOARD SETUP - PATGEN MODE = 1,,
	// Set CHKR_COLOR_A_L_0,,
	0x04, 0x52, 0x10, 0x6E, 0x80,
	// Set CHKR_COLOR_A_M_0,,
	0x04, 0x52, 0x10, 0x6F, 0x00,
	// Set CHKR_COLOR_A_H_0,,
	0x04, 0x52, 0x10, 0x70, 0x04,
	// Set CHKR_COLOR_B_L_0,,
	0x04, 0x52, 0x10, 0x71, 0x00,
	// Set CHKR_COLOR_B_M_0,,
	0x04, 0x52, 0x10, 0x72, 0x08,
	// Set CHKR_COLOR_B_H_0,,
	0x04, 0x52, 0x10, 0x73, 0x80,
	// Set CHKR_RPT_A_0,,
	0x04, 0x52, 0x10, 0x74, 0x50,
	// Set CHKR_RPT_B_0,,
	0x04, 0x52, 0x10, 0x75, 0xA0,
	// Set CHKR_ALT_0,,
	0x04, 0x52, 0x10, 0x76, 0x50,

	// Set Patgen Clk frequency 150MHz
	0x04, 0x52, 0x00, 0x09, 0x02,
	0x04, 0x52, 0x01, 0xDC, 0x00,
	0x04, 0x52, 0x01, 0xFC, 0x00,
	0x04, 0x52, 0x02, 0x1C, 0x00,
	0x04, 0x52, 0x02, 0x3C, 0x00,

	// ----------Deserializer Setup------------
	// Disable GMSL link
	0x04, 0x52, 0x00, 0x06, 0x00,
	// Set 2000M DPLL frequency, Enable the software override for 1/2/3/4
	0x04, 0x52, 0x04, 0x15, 0x38,
	0x04, 0x52, 0x04, 0x18, 0x38,
	0x04, 0x52, 0x04, 0x1B, 0x38,
	0x04, 0x52, 0x04, 0x1E, 0x38,
	// Set Lane Count - 4 for script  (CSI_NUM_LANES), DPHY ONLY",,
	0x04, 0x52, 0x09, 0x0A, 0xC0,
	0x04, 0x52, 0x09, 0x4A, 0xC0,
	0x04, 0x52, 0x09, 0x8A, 0xC0,
	0x04, 0x52, 0x09, 0xCA, 0xC0,
	// Set Phy lane Map for all MIPI PHYs,,
	0x04, 0x52, 0x08, 0xA3, 0xE4,
	0x04, 0x52, 0x08, 0xA4, 0xE4,

    // Set MAP_EN_L_0 for map 0
    0x04, 0x52, 0x09, 0x0B, 0x07,
    // Set MAP_DPHY_DEST TO CTRL 1
    0x04, 0x52, 0x09, 0x2D, 0x15,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
    0x04, 0x52, 0x09, 0x0F, 0x00,
    0x04, 0x52, 0x09, 0x10, 0x00,
    0x04, 0x52, 0x09, 0x11, 0x01,
    0x04, 0x52, 0x09, 0x12, 0x01,

    // Set MAP_EN_L_1 for map 1
    0x04, 0x52, 0x09, 0x4B, 0x07,
    // Set MAP_DPHY_DEST TO CTRL 1
    0x04, 0x52, 0x09, 0x6D, 0x15,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
    0x04, 0x52, 0x09, 0x4F, 0x00,
    0x04, 0x52, 0x09, 0x50, 0x40,
    0x04, 0x52, 0x09, 0x51, 0x01,
    0x04, 0x52, 0x09, 0x52, 0x41,


    // Set MAP_EN_L_2 for map 2
    0x04, 0x52, 0x09, 0x8B, 0x07,
    // Set MAP_DPHY_DEST TO CTRL 1
    0x04, 0x52, 0x09, 0xAD, 0x15,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
    0x04, 0x52, 0x09, 0x8F, 0x00,
    0x04, 0x52, 0x09, 0x90, 0x80,
    0x04, 0x52, 0x09, 0x91, 0x01,
    0x04, 0x52, 0x09, 0x92, 0x81,


    // Set MAP_EN_L_3 for map 3
    0x04, 0x52, 0x09, 0xCB, 0x07,
    // Set MAP_DPHY_DEST TO CTRL 1
    0x04, 0x52, 0x09, 0xED, 0x15,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
    0x04, 0x52, 0x09, 0xCF, 0x00,
    0x04, 0x52, 0x09, 0xD0, 0xC0,
    0x04, 0x52, 0x09, 0xD1, 0x01,
    0x04, 0x52, 0x09, 0xD2, 0xC1,

    0x04, 0x52, 0x09, 0x0D, 0x24,
	0x04, 0x52, 0x09, 0x4D, 0x24,
	0x04, 0x52, 0x09, 0x8D, 0x24,
	0x04, 0x52, 0x09, 0xCD, 0x24,

	// Enable CSI clock w/ MIPI PHY 2x4 configuration,,
	0x04, 0x52, 0x08, 0xA0, 0x04,	/* note: disabled in init */
	// Turn off unused PHYs
	0x04, 0x52, 0x08, 0xA2, 0x34,

	// End of Setup Script - MUST ONE-SHOT RESET!!!!
	// One shot reset for PHY A - HS86,,
	0x04, 0x52, 0x00, 0x18, 0x0F,
};


static uint8_t max96712_vpg_base_init[4][250] = {
    {
        // COLOR GRADIENT SETUP - PATGEN MODE = 2,,
        // Set VTG mode VRX_Patgen 0, Generate VS, HS, DE", Invert the VS
        0x04, 0x52, 0x10, 0x50, 0xF3,
        // Set Patgen mode = 2 (Color Gradient), Grad Mode = 0",,
        0x04, 0x52, 0x10, 0x51, 0x10,

        // Set VS_DLY
        0x04, 0x52, 0x10, 0x52, 0x00,
        0x04, 0x52, 0x10, 0x53, 0x00,
        0x04, 0x52, 0x10, 0x54, 0x00,
        // Set VS High
        0x04, 0x52, 0x10, 0x55, 0x00,
        0x04, 0x52, 0x10, 0x56, 0xAB,
        0x04, 0x52, 0x10, 0x57, 0xE0,

        // Set VS Low
        0x04, 0x52, 0x10, 0x58, 0x97,
        0x04, 0x52, 0x10, 0x59, 0xEA,
        0x04, 0x52, 0x10, 0x5A, 0xA0,

        // Set HS Delay V2H
        0x04, 0x52, 0x10, 0x5B, 0x04,
        0x04, 0x52, 0x10, 0x5C, 0xB1,
        0x04, 0x52, 0x10, 0x5D, 0xF8,
        // Set HS_HIGH
        0x04, 0x52, 0x10, 0x5E, 0x10,
        0x04, 0x52, 0x10, 0x5F, 0xD8,

        // Set HS_LOW
        0x04, 0x52, 0x10, 0x60, 0x00,
        0x04, 0x52, 0x10, 0x61, 0x58,

        // Set HS_CNT
        0x04, 0x52, 0x10, 0x62, 0x08,
        0x04, 0x52, 0x10, 0x63, 0xE0,

        // Set DE Delay
        0x04, 0x52, 0x10, 0x64, 0x04,
        0x04, 0x52, 0x10, 0x65, 0xB3,
        0x04, 0x52, 0x10, 0x66, 0x20,
        // Set DE_HIGH  -- width: 3840
        0x04, 0x52, 0x10, 0x67, 0x0F,
        0x04, 0x52, 0x10, 0x68, 0x00,

        // Set DE_LOW
        0x04, 0x52, 0x10, 0x69, 0x02,
        0x04, 0x52, 0x10, 0x6A, 0x30,

        // Set DE_CNT   -- height: 2160
        0x04, 0x52, 0x10, 0x6B, 0x08,
        0x04, 0x52, 0x10, 0x6C, 0x70,

        // Set Grad_INCR_0_0,,
        0x04, 0x52, 0x10, 0x6D, 0x03,

        // CHECKERBOARD SETUP - PATGEN MODE = 1,,
        // Set CHKR_COLOR_A_L_0,,
        0x04, 0x52, 0x10, 0x6E, 0x80,
        // Set CHKR_COLOR_A_M_0,,
        0x04, 0x52, 0x10, 0x6F, 0x00,
        // Set CHKR_COLOR_A_H_0,,
        0x04, 0x52, 0x10, 0x70, 0x04,
        // Set CHKR_COLOR_B_L_0,,
        0x04, 0x52, 0x10, 0x71, 0x00,
        // Set CHKR_COLOR_B_M_0,,
        0x04, 0x52, 0x10, 0x72, 0x08,
        // Set CHKR_COLOR_B_H_0,,
        0x04, 0x52, 0x10, 0x73, 0x80,
        // Set CHKR_RPT_A_0,,
        0x04, 0x52, 0x10, 0x74, 0x50,
        // Set CHKR_RPT_B_0,,
        0x04, 0x52, 0x10, 0x75, 0xA0,
        // Set CHKR_ALT_0,,
        0x04, 0x52, 0x10, 0x76, 0x50,
    },
    {
        // -------- MAX96712 Deserializer Video Pattern Generator 1 Setup--------,,
        // Set VTG mode VRX_Patgen 1, Generate VS, HS, DE", Invert the VS
        0x04, 0x52, 0x10, 0x80, 0xF3,
        // Set Patgen mode = 2 (2:Color Gradient, 1:Checkerboard), Grad Mode = 0",,
        0x04, 0x52, 0x10, 0x81, 0x20,
        // Set VS_DLY = 0
        0x04, 0x52, 0x10, 0x82, 0x00,
        0x04, 0x52, 0x10, 0x83, 0x00,
        0x04, 0x52, 0x10, 0x84, 0x00,
        // Set VS High
        0x04, 0x52, 0x10, 0x85, 0x00,
        0x04, 0x52, 0x10, 0x86, 0xAB,
        0x04, 0x52, 0x10, 0x87, 0xE0,
        // Set VS Low
        0x04, 0x52, 0x10, 0x88, 0xE4,
        0x04, 0x52, 0x10, 0x89, 0x35,
        0x04, 0x52, 0x10, 0x8A, 0xE0,
        // Set HS Delay
        0x04, 0x52, 0x10, 0x8B, 0x00,
        0x04, 0x52, 0x10, 0x8C, 0xEC,
        0x04, 0x52, 0x10, 0x8D, 0x94,
        // Set HS_HIGH
        0x04, 0x52, 0x10, 0x8E, 0x10,
        0x04, 0x52, 0x10, 0x8F, 0xDB,
        // Set HS_LOW
        0x04, 0x52, 0x10, 0x90, 0x00,
        0x04, 0x52, 0x10, 0x91, 0x58,
        // Set HS_CNT
        0x04, 0x52, 0x10, 0x92, 0x0D,
        0x04, 0x52, 0x10, 0x93, 0x4E,
        // Set V2D
        0x04, 0x52, 0x10, 0x94, 0x00,
        0x04, 0x52, 0x10, 0x95, 0xEC,
        0x04, 0x52, 0x10, 0x96, 0xD6,
        // Set DE_HIGH  -- width: 3840
        0x04, 0x52, 0x10, 0x97, 0x0F,
        0x04, 0x52, 0x10, 0x98, 0x00,
        // ,0xSet DE_LOW
        0x04, 0x52, 0x10, 0x99, 0x02,
        0x04, 0x52, 0x10, 0x9A, 0x33,
        // Set DE_CNT   -- height: 2160
        0x04, 0x52, 0x10, 0x9B, 0x08,
        0x04, 0x52, 0x10, 0x9C, 0x70,
        // Set Grad_INCR_0_0,,
        0x04, 0x52, 0x10, 0x9D, 0x06,

        // CHECKERBOARD SETUP - PATGEN MODE = 1,,
        // Set CHKR_COLOR_A_L_0,,
        0x04, 0x52, 0x10, 0x9E, 0x80,
        // S,0xet CHKR_COLOR_A_M_0,,
        0x04, 0x52, 0x10, 0x9F, 0x00,
        // Set CHKR_COLOR_A_H_0,,
        0x04, 0x52, 0x10, 0xA0, 0x04,
        // Set CHKR_COLOR_B_L_0,,
        0x04, 0x52, 0x10, 0xA1, 0x00,
        // Set CHKR_COLOR_B_M_0,,
        0x04, 0x52, 0x10, 0xA2, 0x08,
        // Set CHKR_COLOR_B_H_0,,
        0x04, 0x52, 0x10, 0xA3, 0x80,
        // S,0xet CHKR_RPT_A_0,,
        0x04, 0x52, 0x10, 0xA4, 0x50,
        // Set CHKR_RPT_B_0,,
        0x04, 0x52, 0x10, 0xA5, 0xA0,
        // Set CHKR_ALT_0,,
        0x04, 0x52, 0x10, 0xA6, 0x50,
    },
    {
        // COLOR GRADIENT SETUP - PATGEN MODE = 2,,
        // Set VTG mode VRX_Patgen 0, Generate VS, HS, DE", Invert the VS
        0x04, 0x52, 0x10, 0x50, 0xF3,
        // Set Patgen mode = 2 (Color Gradient), Grad Mode = 0",,
        0x04, 0x52, 0x10, 0x51, 0x10,

        // Set VS_DLY = 0
        0x04, 0x52, 0x10, 0x52, 0x00,
        0x04, 0x52, 0x10, 0x53, 0x00,
        0x04, 0x52, 0x10, 0x54, 0x00,
        // Set VS High
        0x04, 0x52, 0x10, 0x55, 0x00,
        0x04, 0x52, 0x10, 0x56, 0xAB,
        0x04, 0x52, 0x10, 0x57, 0xE0,

        // Set VS Low
        0x04, 0x52, 0x10, 0x58, 0x97,
        0x04, 0x52, 0x10, 0x59, 0xEA,
        0x04, 0x52, 0x10, 0x5A, 0xA0,

        // Set HS Delay V2H
        0x04, 0x52, 0x10, 0x5B, 0x04,
        0x04, 0x52, 0x10, 0x5C, 0xB1,
        0x04, 0x52, 0x10, 0x5D, 0xF8,
        // Set HS_HIGH
        0x04, 0x52, 0x10, 0x5E, 0x10,
        0x04, 0x52, 0x10, 0x5F, 0xD8,

        // Set HS_LOW
        0x04, 0x52, 0x10, 0x60, 0x00,
        0x04, 0x52, 0x10, 0x61, 0x58,

        // Set HS_CNT
        0x04, 0x52, 0x10, 0x62, 0x08,
        0x04, 0x52, 0x10, 0x63, 0xE0,

        // Set DE Delay
        0x04, 0x52, 0x10, 0x64, 0x04,
        0x04, 0x52, 0x10, 0x65, 0xB3,
        0x04, 0x52, 0x10, 0x66, 0x20,
        // Set DE_HIGH  -- width: 3840
        0x04, 0x52, 0x10, 0x67, 0x0F,
        0x04, 0x52, 0x10, 0x68, 0x00,

        // Set DE_LOW
        0x04, 0x52, 0x10, 0x69, 0x02,
        0x04, 0x52, 0x10, 0x6A, 0x30,

        // Set DE_CNT   -- height: 2160
        0x04, 0x52, 0x10, 0x6B, 0x08,
        0x04, 0x52, 0x10, 0x6C, 0x70,

        // Set Grad_INCR_0_0,,
        0x04, 0x52, 0x10, 0x6D, 0x03,

        // CHECKERBOARD SETUP - PATGEN MODE = 1,,
        // Set CHKR_COLOR_A_L_0,,
        0x04, 0x52, 0x10, 0x6E, 0x80,
        // Set CHKR_COLOR_A_M_0,,
        0x04, 0x52, 0x10, 0x6F, 0x00,
        // Set CHKR_COLOR_A_H_0,,
        0x04, 0x52, 0x10, 0x70, 0x04,
        // Set CHKR_COLOR_B_L_0,,
        0x04, 0x52, 0x10, 0x71, 0x00,
        // Set CHKR_COLOR_B_M_0,,
        0x04, 0x52, 0x10, 0x72, 0x08,
        // Set CHKR_COLOR_B_H_0,,
        0x04, 0x52, 0x10, 0x73, 0x80,
        // Set CHKR_RPT_A_0,,
        0x04, 0x52, 0x10, 0x74, 0x50,
        // Set CHKR_RPT_B_0,,
        0x04, 0x52, 0x10, 0x75, 0xA0,
        // Set CHKR_ALT_0,,
        0x04, 0x52, 0x10, 0x76, 0x50,
    },
    {
        // -------- MAX96712 Deserializer Video Pattern Generator 1 Setup--------,,
        // Set VTG mode VRX_Patgen 1, Generate VS, HS, DE", Invert the VS
        0x04, 0x52, 0x10, 0x80, 0xF3,
        // Set Patgen mode = 2 (2:Color Gradient, 1:Checkerboard), Grad Mode = 0",,
        0x04, 0x52, 0x10, 0x81, 0x20,
        // Set VS_DLY = 0
        0x04, 0x52, 0x10, 0x82, 0x00,
        0x04, 0x52, 0x10, 0x83, 0x00,
        0x04, 0x52, 0x10, 0x84, 0x00,
        // Set VS High
        0x04, 0x52, 0x10, 0x85, 0x00,
        0x04, 0x52, 0x10, 0x86, 0xAB,
        0x04, 0x52, 0x10, 0x87, 0xE0,
        // Set VS Low
        0x04, 0x52, 0x10, 0x88, 0xE4,
        0x04, 0x52, 0x10, 0x89, 0x35,
        0x04, 0x52, 0x10, 0x8A, 0xE0,
        // Set HS Delay
        0x04, 0x52, 0x10, 0x8B, 0x00,
        0x04, 0x52, 0x10, 0x8C, 0xEC,
        0x04, 0x52, 0x10, 0x8D, 0x94,
        // Set HS_HIGH
        0x04, 0x52, 0x10, 0x8E, 0x10,
        0x04, 0x52, 0x10, 0x8F, 0xDB,
        // Set HS_LOW
        0x04, 0x52, 0x10, 0x90, 0x00,
        0x04, 0x52, 0x10, 0x91, 0x58,
        // Set HS_CNT
        0x04, 0x52, 0x10, 0x92, 0x0d,
        0x04, 0x52, 0x10, 0x93, 0x4E,
        // Set V2D
        0x04, 0x52, 0x10, 0x94, 0x00,
        0x04, 0x52, 0x10, 0x95, 0xEC,
        0x04, 0x52, 0x10, 0x96, 0xD6,
        // Set DE_HIGH
        0x04, 0x52, 0x10, 0x97, 0x0f,
        0x04, 0x52, 0x10, 0x98, 0x00,
        // ,0xSet DE_LOW
        0x04, 0x52, 0x10, 0x99, 0x02,
        0x04, 0x52, 0x10, 0x9A, 0x33,
        // Set DE_CNT
        0x04, 0x52, 0x10, 0x9B, 0x08,
        0x04, 0x52, 0x10, 0x9C, 0x70,
        // Set Grad_INCR_0_0,,
        0x04, 0x52, 0x10, 0x9D, 0x06,

        // CHECKERBOARD SETUP - PATGEN MODE = 1,,
        // Set CHKR_COLOR_A_L_0,,
        0x04, 0x52, 0x10, 0x9E, 0x80,
        // S,0xet CHKR_COLOR_A_M_0,,
        0x04, 0x52, 0x10, 0x9F, 0x00,
        // Set CHKR_COLOR_A_H_0,,
        0x04, 0x52, 0x10, 0xA0, 0x04,
        // Set CHKR_COLOR_B_L_0,,
        0x04, 0x52, 0x10, 0xA1, 0x00,
        // Set CHKR_COLOR_B_M_0,,
        0x04, 0x52, 0x10, 0xA2, 0x08,
        // Set CHKR_COLOR_B_H_0,,
        0x04, 0x52, 0x10, 0xA3, 0x80,
        // S,0xet CHKR_RPT_A_0,,
        0x04, 0x52, 0x10, 0xA4, 0x50,
        // Set CHKR_RPT_B_0,,
        0x04, 0x52, 0x10, 0xA5, 0xA0,
        // Set CHKR_ALT_0,,
        0x04, 0x52, 0x10, 0xA6, 0x50,
    },
};

static uint8_t max96712_base_init[] = {
	0x04, 0x52, 0x00, 0x13, 0x75,     // chip reset
	0x00, 0xFF,
	0x00, 0xFF,

	0x04, 0x52, 0x14, 0x49, 0x75,  // Enable ErrChPwrUp, Enhance link stability
	0x04, 0x52, 0x15, 0x49, 0x75,
	0x04, 0x52, 0x16, 0x49, 0x75,
	0x04, 0x52, 0x17, 0x49, 0x75,

	// ----------Deserializer Setup------------
	// Disable GMSL link
	0x04, 0x52, 0x00, 0x06, 0x00,
	// Set 2000M DPLL frequency, Enable the software override for 1/2/3/4
	0x04, 0x52, 0x04, 0x15, 0x38,
	0x04, 0x52, 0x04, 0x18, 0x38,
	0x04, 0x52, 0x04, 0x1B, 0x38,
	0x04, 0x52, 0x04, 0x1E, 0x38,
	// Set Line Start, Line End for Video Pipe 0-3 (Backtop //1-4)",,
	// Set Lane Count - 4 for script  (CSI_NUM_LANES), DPHY ONLY",,
	0x04, 0x52, 0x09, 0x0A, 0xC0,
	0x04, 0x52, 0x09, 0x4A, 0xC0,
	0x04, 0x52, 0x09, 0x8A, 0xC0,
	0x04, 0x52, 0x09, 0xCA, 0xC0,
	// Set Phy lane Map for all MIPI PHYs,,
	0x04, 0x52, 0x08, 0xA3, 0xE4,
	0x04, 0x52, 0x08, 0xA4, 0xE4,

    // Set MAP_EN_L_0 for map 0
    0x04, 0x52, 0x09, 0x0B, 0x07,
    0x04, 0x52, 0x09, 0x2D, 0x00,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
    0x04, 0x52, 0x09, 0x0F, 0x00,
    0x04, 0x52, 0x09, 0x10, 0x00,
    0x04, 0x52, 0x09, 0x11, 0x01,
    0x04, 0x52, 0x09, 0x12, 0x01,

    // Set MAP_EN_L_1 for map 1
    0x04, 0x52, 0x09, 0x4B, 0x07,
    0x04, 0x52, 0x09, 0x6D, 0x00,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
    0x04, 0x52, 0x09, 0x4F, 0x00,
    0x04, 0x52, 0x09, 0x50, 0x40,
    0x04, 0x52, 0x09, 0x51, 0x01,
    0x04, 0x52, 0x09, 0x52, 0x41,


    // Set MAP_EN_L_2 for map 2
    0x04, 0x52, 0x09, 0x8B, 0x07,
    0x04, 0x52, 0x09, 0xAD, 0x00,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
    0x04, 0x52, 0x09, 0x8F, 0x00,
    0x04, 0x52, 0x09, 0x90, 0x80,
    0x04, 0x52, 0x09, 0x91, 0x01,
    0x04, 0x52, 0x09, 0x92, 0x81,


    // Set MAP_EN_L_3 for map 3
    0x04, 0x52, 0x09, 0xCB, 0x07,
    0x04, 0x52, 0x09, 0xED, 0x00,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
    0x04, 0x52, 0x09, 0xCF, 0x00,
    0x04, 0x52, 0x09, 0xD0, 0xC0,
    0x04, 0x52, 0x09, 0xD1, 0x01,
    0x04, 0x52, 0x09, 0xD2, 0xC1,

	// Set MAP_EN_L_4 for map 4
	0x04, 0x52, 0x0A, 0x0B, 0x07,
	0x04, 0x52, 0x0A, 0x2D, 0x00,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
	0x04, 0x52, 0x0A, 0x0F, 0x00,
	0x04, 0x52, 0x0A, 0x10, 0x00,
	0x04, 0x52, 0x0A, 0x11, 0x01,
	0x04, 0x52, 0x0A, 0x12, 0x01,

	// Set MAP_EN_L_5 for map 5
	0x04, 0x52, 0x0A, 0x4B, 0x07,
	0x04, 0x52, 0x0A, 0x6D, 0x00,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
	0x04, 0x52, 0x0A, 0x4F, 0x00,
	0x04, 0x52, 0x0A, 0x50, 0x40,
	0x04, 0x52, 0x0A, 0x51, 0x01,
	0x04, 0x52, 0x0A, 0x52, 0x41,

    // Set MAP_EN_L_6 for map 6
	0x04, 0x52, 0x0A, 0x8B, 0x07,
	0x04, 0x52, 0x0A, 0xAD, 0x00,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
	0x04, 0x52, 0x0A, 0x8F, 0x00,
	0x04, 0x52, 0x0A, 0x90, 0x80,
	0x04, 0x52, 0x0A, 0x91, 0x01,
	0x04, 0x52, 0x0A, 0x92, 0x81,

	// Set MAP_EN_L_7 for map 7
	0x04, 0x52, 0x0A, 0xCB, 0x07,
	0x04, 0x52, 0x0A, 0xED, 0x00,
    // Set MAP_SRC AND DEST for data and FE/FS; [7:6]=VC, [5:0]=DT,,
	0x04, 0x52, 0x0A, 0xCF, 0x00,
	0x04, 0x52, 0x0A, 0xD0, 0xC0,
	0x04, 0x52, 0x0A, 0xD1, 0x01,
	0x04, 0x52, 0x0A, 0xD2, 0xC1,

    0x04, 0x52, 0x09, 0x0D, 0x24,
	0x04, 0x52, 0x09, 0x4D, 0x24,
	0x04, 0x52, 0x09, 0x8D, 0x24,
	0x04, 0x52, 0x09, 0xCD, 0x24,
    0x04, 0x52, 0x0A, 0x0D, 0x24,
	0x04, 0x52, 0x0A, 0x4D, 0x24,
	0x04, 0x52, 0x0A, 0x8D, 0x24,
	0x04, 0x52, 0x0A, 0xCD, 0x24,

    // Set Patgen Clk frequency 150MHz
    0x04, 0x52, 0x00, 0x09, 0x02,
    0x04, 0x52, 0x01, 0xDC, 0x00,
    0x04, 0x52, 0x01, 0xFC, 0x00,
    0x04, 0x52, 0x02, 0x1C, 0x00,
    0x04, 0x52, 0x02, 0x3C, 0x00,
    0x04, 0x52, 0x02, 0x5C, 0x00,
    0x04, 0x52, 0x02, 0x7C, 0x00,
    0x04, 0x52, 0x02, 0x9C, 0x00,
    0x04, 0x52, 0x02, 0xBC, 0x00,

	// Enable CSI clock w/ MIPI PHY 2x4 configuration,,
	0x04, 0x52, 0x08, 0xA0, 0x04,	/* note: disabled in init */
	// Turn off unused PHYs
	0x04, 0x52, 0x08, 0xA2, 0xF4,

	// End of Setup Script - MUST ONE-SHOT RESET!!!!
	// One shot reset for PHY A - HS86,,
	0x04, 0x52, 0x00, 0x18, 0x0F,
};

#endif  // UTILITY_SENSOR_INC_VIRTUAL_SETTING_H_
