[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F4550 ]
"4781 /Applications/microchip/xc8/v1.10/include/pic18f4550.h
[s S101 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S104 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S113 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S118 . 1 `S101 1 . 1 0 `S104 1 . 1 0 `S113 1 . 1 0 ]
"8921
[s S140 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S142 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S145 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S148 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S151 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S154 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S163 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S166 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S174 . 1 `S140 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S154 1 . 1 0 `S163 1 . 1 0 `S166 1 . 1 0 ]
"8005
[s S218 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S227 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S236 . 1 `S218 1 . 1 0 `S227 1 . 1 0 ]
"8830
[s S258 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S267 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S276 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S285 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S294 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S298 . 1 `S258 1 . 1 0 `S267 1 . 1 0 `S276 1 . 1 0 `S285 1 . 1 0 `S294 1 . 1 0 ]
"9022
[s S345 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S354 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S363 . 1 `S345 1 . 1 0 `S354 1 . 1 0 ]
"4592
[s S385 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
[s S394 . 1 `uc 1 LD0 1 0 :1:0 
]
[s S396 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
]
[s S399 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LD2 1 0 :1:2 
]
[s S402 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LD3 1 0 :1:3 
]
[s S405 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LD4 1 0 :1:4 
]
[s S408 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LD5 1 0 :1:5 
]
[s S411 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LD6 1 0 :1:6 
]
[s S414 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LD7 1 0 :1:7 
]
[u S417 . 1 `S385 1 . 1 0 `S394 1 . 1 0 `S396 1 . 1 0 `S399 1 . 1 0 `S402 1 . 1 0 `S405 1 . 1 0 `S408 1 . 1 0 `S411 1 . 1 0 `S414 1 . 1 0 ]
"3785
[s S460 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S469 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S478 . 1 `S460 1 . 1 0 `S469 1 . 1 0 ]
"27 midi_cmd.h
[s S527 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S536 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S544 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S547 . 1 `S469 1 . 1 0 `S536 1 . 1 0 `S544 1 . 1 0 ]
"44 /Applications/microchip/xc8/v1.10/include/pic18f4550.h
[s S596 . 1 `uc 1 DATA 1 0 :8:0 
]
[u S598 . 1 `S596 1 . 1 0 ]
"54
[s S603 . 1 `uc 1 WS 1 0 :4:0 
`uc 1 CLK1EN 1 0 :1:4 
`uc 1 CSEN 1 0 :1:5 
`uc 1 CLKCFG 1 0 :2:6 
]
[s S608 . 1 `uc 1 WS0 1 0 :1:0 
`uc 1 WS1 1 0 :1:1 
`uc 1 WS2 1 0 :1:2 
`uc 1 WS3 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 CLKCFG0 1 0 :1:6 
`uc 1 CLKCFG1 1 0 :1:7 
]
[u S616 . 1 `S603 1 . 1 0 `S608 1 . 1 0 ]
"85
[s S633 . 1 `uc 1 ADDR 1 0 :4:0 
`uc 1 SPPBUSY 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 WRSPP 1 0 :1:6 
`uc 1 RDSPP 1 0 :1:7 
]
[s S639 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
]
[s S644 . 1 `uc 1 . 1 0 :4:0 
`uc 1 BUSY 1 0 :1:4 
]
[u S647 . 1 `S633 1 . 1 0 `S639 1 . 1 0 `S644 1 . 1 0 ]
"163
[s S666 . 1 `uc 1 SPPEN 1 0 :1:0 
`uc 1 SPPOWN 1 0 :1:1 
]
[u S669 . 1 `S666 1 . 1 0 ]
"237
[s S676 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S678 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S687 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S689 . 1 `S676 1 . 1 0 `S678 1 . 1 0 `S687 1 . 1 0 ]
"266
[s S707 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S709 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S713 . 1 `S707 1 . 1 0 `S709 1 . 1 0 ]
"335
[s S723 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S731 . 1 `S723 1 . 1 0 ]
"375
[s S742 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S750 . 1 `S742 1 . 1 0 ]
"430
[s S761 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S769 . 1 `S761 1 . 1 0 ]
"485
[s S780 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S788 . 1 `S780 1 . 1 0 ]
"535
[s S799 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S804 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S810 . 1 `S799 1 . 1 0 `S804 1 . 1 0 ]
"589
[s S825 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S833 . 1 `S825 1 . 1 0 ]
"644
[s S844 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S846 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S854 . 1 `S844 1 . 1 0 `S846 1 . 1 0 ]
"697
[s S868 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S876 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S879 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S881 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S884 . 1 `S868 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 ]
"768
[s S906 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S912 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S915 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S918 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S921 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S924 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S926 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S929 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S932 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S935 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S938 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S940 . 1 `S906 1 . 1 0 `S912 1 . 1 0 `S915 1 . 1 0 `S918 1 . 1 0 `S921 1 . 1 0 `S924 1 . 1 0 `S926 1 . 1 0 `S929 1 . 1 0 `S932 1 . 1 0 `S935 1 . 1 0 `S938 1 . 1 0 ]
"874
[s S987 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S993 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S996 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S999 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S1002 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S1005 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S1007 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S1010 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S1013 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S1016 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S1019 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S1021 . 1 `S906 1 . 1 0 `S993 1 . 1 0 `S996 1 . 1 0 `S999 1 . 1 0 `S1002 1 . 1 0 `S1005 1 . 1 0 `S1007 1 . 1 0 `S1010 1 . 1 0 `S1013 1 . 1 0 `S1016 1 . 1 0 `S1019 1 . 1 0 ]
"1005
[s S1068 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1074 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S1077 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S1080 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S1083 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S1086 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S1088 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S1091 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S1094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S1097 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S1100 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S1102 . 1 `S906 1 . 1 0 `S1074 1 . 1 0 `S1077 1 . 1 0 `S1080 1 . 1 0 `S1083 1 . 1 0 `S1086 1 . 1 0 `S1088 1 . 1 0 `S1091 1 . 1 0 `S1094 1 . 1 0 `S1097 1 . 1 0 `S1100 1 . 1 0 ]
"1136
[s S1149 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1155 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S1158 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S1161 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S1164 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S1167 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S1169 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S1172 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S1175 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S1178 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S1181 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S1183 . 1 `S906 1 . 1 0 `S1155 1 . 1 0 `S1158 1 . 1 0 `S1161 1 . 1 0 `S1164 1 . 1 0 `S1167 1 . 1 0 `S1169 1 . 1 0 `S1172 1 . 1 0 `S1175 1 . 1 0 `S1178 1 . 1 0 `S1181 1 . 1 0 ]
"1267
[s S1230 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1236 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S1239 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S1242 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S1245 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S1248 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S1250 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S1253 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S1256 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S1259 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S1262 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S1264 . 1 `S906 1 . 1 0 `S1236 1 . 1 0 `S1239 1 . 1 0 `S1242 1 . 1 0 `S1245 1 . 1 0 `S1248 1 . 1 0 `S1250 1 . 1 0 `S1253 1 . 1 0 `S1256 1 . 1 0 `S1259 1 . 1 0 `S1262 1 . 1 0 ]
"1398
[s S1311 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1317 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S1320 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S1323 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S1326 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S1329 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S1331 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S1334 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S1337 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S1340 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S1343 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S1345 . 1 `S906 1 . 1 0 `S1317 1 . 1 0 `S1320 1 . 1 0 `S1323 1 . 1 0 `S1326 1 . 1 0 `S1329 1 . 1 0 `S1331 1 . 1 0 `S1334 1 . 1 0 `S1337 1 . 1 0 `S1340 1 . 1 0 `S1343 1 . 1 0 ]
"1529
[s S1392 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1398 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S1401 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S1404 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S1407 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S1410 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S1412 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S1415 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S1418 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S1421 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S1424 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S1426 . 1 `S906 1 . 1 0 `S1398 1 . 1 0 `S1401 1 . 1 0 `S1404 1 . 1 0 `S1407 1 . 1 0 `S1410 1 . 1 0 `S1412 1 . 1 0 `S1415 1 . 1 0 `S1418 1 . 1 0 `S1421 1 . 1 0 `S1424 1 . 1 0 ]
"1660
[s S1473 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1479 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S1482 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S1485 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S1488 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S1491 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S1493 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S1496 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S1499 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S1502 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S1505 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S1507 . 1 `S906 1 . 1 0 `S1479 1 . 1 0 `S1482 1 . 1 0 `S1485 1 . 1 0 `S1488 1 . 1 0 `S1491 1 . 1 0 `S1493 1 . 1 0 `S1496 1 . 1 0 `S1499 1 . 1 0 `S1502 1 . 1 0 `S1505 1 . 1 0 ]
"1791
[s S1554 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1560 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S1563 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S1566 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S1569 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S1572 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S1574 . 1 `S906 1 . 1 0 `S1560 1 . 1 0 `S1563 1 . 1 0 `S1566 1 . 1 0 `S1569 1 . 1 0 `S1572 1 . 1 0 ]
"1903
[s S1602 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1608 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S1611 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S1614 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S1617 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S1620 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S1622 . 1 `S906 1 . 1 0 `S1608 1 . 1 0 `S1611 1 . 1 0 `S1614 1 . 1 0 `S1617 1 . 1 0 `S1620 1 . 1 0 ]
"1990
[s S1650 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1656 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S1659 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S1662 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S1665 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S1668 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S1670 . 1 `S906 1 . 1 0 `S1656 1 . 1 0 `S1659 1 . 1 0 `S1662 1 . 1 0 `S1665 1 . 1 0 `S1668 1 . 1 0 ]
"2077
[s S1698 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1704 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S1707 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S1710 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S1713 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S1716 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S1718 . 1 `S906 1 . 1 0 `S1704 1 . 1 0 `S1707 1 . 1 0 `S1710 1 . 1 0 `S1713 1 . 1 0 `S1716 1 . 1 0 ]
"2164
[s S1746 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1752 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S1755 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S1758 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S1761 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S1764 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S1766 . 1 `S906 1 . 1 0 `S1752 1 . 1 0 `S1755 1 . 1 0 `S1758 1 . 1 0 `S1761 1 . 1 0 `S1764 1 . 1 0 ]
"2251
[s S1794 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1800 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S1803 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S1806 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S1809 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S1812 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S1814 . 1 `S906 1 . 1 0 `S1800 1 . 1 0 `S1803 1 . 1 0 `S1806 1 . 1 0 `S1809 1 . 1 0 `S1812 1 . 1 0 ]
"2338
[s S1842 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1848 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S1851 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S1854 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S1857 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S1860 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S1862 . 1 `S906 1 . 1 0 `S1848 1 . 1 0 `S1851 1 . 1 0 `S1854 1 . 1 0 `S1857 1 . 1 0 `S1860 1 . 1 0 ]
"2425
[s S1890 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1896 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S1899 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S1902 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S1905 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S1908 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S1910 . 1 `S906 1 . 1 0 `S1896 1 . 1 0 `S1899 1 . 1 0 `S1902 1 . 1 0 `S1905 1 . 1 0 `S1908 1 . 1 0 ]
"2512
[s S1938 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[s S1946 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S1954 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S1960 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S1963 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S1966 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S1969 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S1971 . 1 `S1938 1 . 1 0 `S1946 1 . 1 0 `S1954 1 . 1 0 `S1960 1 . 1 0 `S1963 1 . 1 0 `S1966 1 . 1 0 `S1969 1 . 1 0 ]
"2613
[s S2013 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2022 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S2029 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S2036 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S2039 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S2042 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S2045 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S2048 . 1 `S2013 1 . 1 0 `S2022 1 . 1 0 `S2029 1 . 1 0 `S2036 1 . 1 0 `S2039 1 . 1 0 `S2042 1 . 1 0 `S2045 1 . 1 0 ]
"2880
[s S2092 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[s S2101 . 1 `uc 1 SPP0 1 0 :1:0 
`uc 1 SPP1 1 0 :1:1 
`uc 1 SPP2 1 0 :1:2 
`uc 1 SPP3 1 0 :1:3 
`uc 1 SPP4 1 0 :1:4 
`uc 1 SPP5 1 0 :1:5 
`uc 1 SPP6 1 0 :1:6 
`uc 1 SPP7 1 0 :1:7 
]
[s S2110 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S2113 . 1 `S354 1 . 1 0 `S2101 1 . 1 0 `S2110 1 . 1 0 ]
"3015
[s S2139 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 RDPU 1 0 :1:7 
]
[s S2146 . 1 `uc 1 CK1SPP 1 0 :1:0 
`uc 1 CK2SPP 1 0 :1:1 
`uc 1 OESPP 1 0 :1:2 
]
[s S2150 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S2153 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S2156 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S2159 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S2162 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S2165 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S2168 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S2171 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S2174 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S2177 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S2180 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S2183 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S2186 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S2189 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S2192 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S2194 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S2196 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S2199 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S2202 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S2205 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S2208 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S2211 . 1 `S2139 1 . 1 0 `S2146 1 . 1 0 `S2150 1 . 1 0 `S2153 1 . 1 0 `S2156 1 . 1 0 `S2159 1 . 1 0 `S2162 1 . 1 0 `S2165 1 . 1 0 `S2168 1 . 1 0 `S2171 1 . 1 0 `S2174 1 . 1 0 `S2177 1 . 1 0 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2189 1 . 1 0 `S2192 1 . 1 0 `S2194 1 . 1 0 `S2196 1 . 1 0 `S2199 1 . 1 0 `S2202 1 . 1 0 `S2205 1 . 1 0 `S2208 1 . 1 0 ]
"3206
[s S2308 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
[s S2316 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S2318 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S2321 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S2324 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S2327 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S2330 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S2333 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S2336 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S2339 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S2342 . 1 `S2308 1 . 1 0 `S2316 1 . 1 0 `S2318 1 . 1 0 `S2321 1 . 1 0 `S2324 1 . 1 0 `S2327 1 . 1 0 `S2330 1 . 1 0 `S2333 1 . 1 0 `S2336 1 . 1 0 `S2339 1 . 1 0 ]
"3406
[s S2388 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S2397 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S2399 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S2402 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S2405 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S2408 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S2411 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S2414 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S2417 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S2420 . 1 `S2388 1 . 1 0 `S2397 1 . 1 0 `S2399 1 . 1 0 `S2402 1 . 1 0 `S2405 1 . 1 0 `S2408 1 . 1 0 `S2411 1 . 1 0 `S2414 1 . 1 0 `S2417 1 . 1 0 ]
"3538
[s S2463 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S2470 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S2472 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S2475 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S2478 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S2481 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S2484 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S2487 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S2490 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S2493 . 1 `S2463 1 . 1 0 `S2470 1 . 1 0 `S2472 1 . 1 0 `S2475 1 . 1 0 `S2478 1 . 1 0 `S2481 1 . 1 0 `S2484 1 . 1 0 `S2487 1 . 1 0 `S2490 1 . 1 0 ]
"3668
[s S2534 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
]
[s S2538 . 1 `uc 1 LE0 1 0 :1:0 
]
[s S2540 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LE1 1 0 :1:1 
]
[s S2543 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LE2 1 0 :1:2 
]
[s S2546 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LE3 1 0 :1:3 
]
[s S2549 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LE4 1 0 :1:4 
]
[s S2552 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LE5 1 0 :1:5 
]
[s S2555 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LE6 1 0 :1:6 
]
[s S2558 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LE7 1 0 :1:7 
]
[u S2561 . 1 `S2534 1 . 1 0 `S2538 1 . 1 0 `S2540 1 . 1 0 `S2543 1 . 1 0 `S2546 1 . 1 0 `S2549 1 . 1 0 `S2552 1 . 1 0 `S2555 1 . 1 0 `S2558 1 . 1 0 ]
"3976
[s S2600 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S2608 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S2616 . 1 `S2600 1 . 1 0 `S1938 1 . 1 0 ]
"4001
[s S2636 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S2644 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S2652 . 1 `S2600 1 . 1 0 `S1938 1 . 1 0 ]
"4173
[s S2673 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S2682 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S2691 . 1 `S460 1 . 1 0 `S469 1 . 1 0 ]
"4394
[s S2714 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S2721 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2728 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2731 . 1 `S2714 1 . 1 0 `S2721 1 . 1 0 `S2728 1 . 1 0 ]
"4421
[s S2753 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S2760 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2767 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2770 . 1 `S2714 1 . 1 0 `S2721 1 . 1 0 `S2728 1 . 1 0 ]
"4565
[s S2793 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S2802 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S2811 . 1 `S345 1 . 1 0 `S354 1 . 1 0 ]
"4786
[s S2834 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S2838 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S2842 . 1 `S2834 1 . 1 0 `S2838 1 . 1 0 ]
"4803
[s S2854 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S2858 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S2862 . 1 `S2834 1 . 1 0 `S2838 1 . 1 0 ]
"4848
[s S2874 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
[s S2878 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S2884 . 1 `S2874 1 . 1 0 `S2878 1 . 1 0 ]
"4901
[s S2898 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
[s S2907 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S2910 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S2913 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S2916 . 1 `S2898 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 ]
"4969
[s S2940 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 SPPIF 1 0 :1:7 
]
[s S2949 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIF 1 0 :1:7 
]
[s S2952 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IF 1 0 :1:5 
]
[s S2955 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
]
[u S2958 . 1 `S2940 1 . 1 0 `S2949 1 . 1 0 `S2952 1 . 1 0 `S2955 1 . 1 0 ]
"5057
[s S2982 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
`uc 1 SPPIP 1 0 :1:7 
]
[s S2991 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIP 1 0 :1:7 
]
[s S2994 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IP 1 0 :1:5 
]
[s S2997 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IP 1 0 :1:4 
]
[u S3000 . 1 `S2982 1 . 1 0 `S2991 1 . 1 0 `S2994 1 . 1 0 `S2997 1 . 1 0 ]
"5145
[s S3024 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S3033 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S3036 . 1 `S3024 1 . 1 0 `S3033 1 . 1 0 ]
"5225
[s S3052 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 EEIF 1 0 :1:4 
`uc 1 USBIF 1 0 :1:5 
`uc 1 CMIF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S3061 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIF 1 0 :1:2 
]
[u S3064 . 1 `S3052 1 . 1 0 `S3061 1 . 1 0 ]
"5295
[s S3080 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 HLVDIP 1 0 :1:2 
`uc 1 BCLIP 1 0 :1:3 
`uc 1 EEIP 1 0 :1:4 
`uc 1 USBIP 1 0 :1:5 
`uc 1 CMIP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S3089 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIP 1 0 :1:2 
]
[u S3092 . 1 `S3080 1 . 1 0 `S3089 1 . 1 0 ]
"5365
[s S3108 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[s S3117 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S3120 . 1 `S3108 1 . 1 0 `S3117 1 . 1 0 ]
"5502
[s S3140 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S3149 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S3152 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S3155 . 1 `S3140 1 . 1 0 `S3149 1 . 1 0 `S3152 1 . 1 0 ]
"5527
[s S3175 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S3184 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S3187 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S3190 . 1 `S3140 1 . 1 0 `S3149 1 . 1 0 `S3152 1 . 1 0 ]
"5659
[s S3211 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S3220 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S3223 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S3226 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S3229 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S3232 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S3235 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S3238 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S3240 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S3243 . 1 `S3211 1 . 1 0 `S3220 1 . 1 0 `S3223 1 . 1 0 `S3226 1 . 1 0 `S3229 1 . 1 0 `S3232 1 . 1 0 `S3235 1 . 1 0 `S3238 1 . 1 0 `S3240 1 . 1 0 ]
"5707
[s S3286 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S3295 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S3298 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S3301 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S3304 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S3307 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S3310 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S3313 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S3315 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S3318 . 1 `S3211 1 . 1 0 `S3220 1 . 1 0 `S3223 1 . 1 0 `S3226 1 . 1 0 `S3229 1 . 1 0 `S3232 1 . 1 0 `S3235 1 . 1 0 `S3238 1 . 1 0 `S3240 1 . 1 0 ]
"5950
[s S3368 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S3371 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3379 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S3385 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S3388 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S3391 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S3394 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S3397 . 1 `S3368 1 . 1 0 `S3371 1 . 1 0 `S3379 1 . 1 0 `S3385 1 . 1 0 `S3388 1 . 1 0 `S3391 1 . 1 0 `S3394 1 . 1 0 ]
"6090
[s S3438 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
[s S3445 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S3449 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S3451 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S3454 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S3457 . 1 `S3438 1 . 1 0 `S3445 1 . 1 0 `S3449 1 . 1 0 `S3451 1 . 1 0 `S3454 1 . 1 0 ]
"6127
[s S3483 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S3489 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S3495 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S3498 . 1 `S3483 1 . 1 0 `S3489 1 . 1 0 `S3495 1 . 1 0 ]
"6280
[s S3519 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S3524 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S3532 . 1 `S3519 1 . 1 0 `S3524 1 . 1 0 ]
"6302
[s S3549 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S3554 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S3562 . 1 `S3519 1 . 1 0 `S3524 1 . 1 0 ]
"6441
[s S3580 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S3583 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S3591 . 1 `S3580 1 . 1 0 `S3583 1 . 1 0 ]
"6461
[s S3606 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S3609 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S3617 . 1 `S3580 1 . 1 0 `S3583 1 . 1 0 ]
"6578
[s S3633 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S3642 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S3647 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S3650 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S3653 . 1 `S3633 1 . 1 0 `S3642 1 . 1 0 `S3647 1 . 1 0 `S3650 1 . 1 0 ]
"6609
[s S3679 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S3688 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S3693 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S3696 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S3699 . 1 `S3633 1 . 1 0 `S3642 1 . 1 0 `S3647 1 . 1 0 `S3650 1 . 1 0 ]
"6693
[s S3725 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S3728 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S3735 . 1 `S3725 1 . 1 0 `S3728 1 . 1 0 ]
"6838
[s S3753 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S3757 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S3766 . 1 `S3753 1 . 1 0 `S3757 1 . 1 0 ]
"6860
[s S3783 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S3787 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S3796 . 1 `S3753 1 . 1 0 `S3757 1 . 1 0 ]
"7006
[s S3816 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S3821 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S3828 . 1 `S3816 1 . 1 0 `S3821 1 . 1 0 ]
"7033
[s S3844 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
[s S3847 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S3854 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S3857 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S3860 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S3863 . 1 `S3844 1 . 1 0 `S3847 1 . 1 0 `S3854 1 . 1 0 `S3857 1 . 1 0 `S3860 1 . 1 0 ]
"7113
[s S3889 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S3892 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S3896 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S3899 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S3906 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S3909 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S3912 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S3915 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S3918 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S3921 . 1 `S3889 1 . 1 0 `S3892 1 . 1 0 `S3889 1 . 1 0 `S3899 1 . 1 0 `S3906 1 . 1 0 `S3909 1 . 1 0 `S3912 1 . 1 0 `S3915 1 . 1 0 `S3918 1 . 1 0 ]
"7306
[s S3967 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S3976 . 1 `S3967 1 . 1 0 ]
"7329
[s S3988 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S3994 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S3999 . 1 `S3988 1 . 1 0 `S3994 1 . 1 0 ]
"7393
[s S4014 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S4017 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S4020 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S4029 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S4032 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S4035 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S4040 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S4046 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S4051 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S4054 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S4057 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S4062 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S4067 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S4072 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S4075 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S4078 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S4081 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S4084 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S4087 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S4090 . 1 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4035 1 . 1 0 `S4040 1 . 1 0 `S4046 1 . 1 0 `S4051 1 . 1 0 `S4054 1 . 1 0 `S4057 1 . 1 0 `S4062 1 . 1 0 `S4067 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 `S4078 1 . 1 0 `S4081 1 . 1 0 `S4084 1 . 1 0 `S4087 1 . 1 0 ]
"7714
[s S4189 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S4193 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S4201 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S4207 . 1 `S4189 1 . 1 0 `S4193 1 . 1 0 `S4201 1 . 1 0 ]
"7828
[s S4233 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S4236 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S4244 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S4250 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S4253 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S4256 . 1 `S4233 1 . 1 0 `S4236 1 . 1 0 `S4244 1 . 1 0 `S4250 1 . 1 0 `S4253 1 . 1 0 ]
"7950
[s S4289 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
[s S4291 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S4293 . 1 `S4289 1 . 1 0 `S4291 1 . 1 0 ]
"8136
[s S4302 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S4308 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S4313 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S4320 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S4327 . 1 `S4302 1 . 1 0 `S4308 1 . 1 0 `S4313 1 . 1 0 `S4320 1 . 1 0 ]
"8172
[s S4358 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S4364 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S4369 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S4376 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S4383 . 1 `S4302 1 . 1 0 `S4308 1 . 1 0 `S4313 1 . 1 0 `S4320 1 . 1 0 ]
"8301
[s S4414 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S4420 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S4428 . 1 `S4414 1 . 1 0 `S4420 1 . 1 0 ]
"8423
[s S4446 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S4453 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S4457 . 1 `S4446 1 . 1 0 `S4453 1 . 1 0 ]
"8563
[s S4475 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S4481 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S4483 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S4486 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S4489 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S4492 . 1 `S4475 1 . 1 0 `S4481 1 . 1 0 `S4483 1 . 1 0 `S4486 1 . 1 0 `S4489 1 . 1 0 ]
"9183
[s S4555 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S4560 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S4566 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S4569 . 1 `S4555 1 . 1 0 `S4560 1 . 1 0 `S4566 1 . 1 0 ]
"10856
[s S5374 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S5377 capstatus 1 `S5374 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"121 /Applications/microchip/xc8/v1.10/include/plib/capture.h
[s S5385 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S5391 USART 1 `uc 1 val 1 0 `S5385 1 . 1 0 ]
"122 main.c
[v F5371 `(v  1 t 0 ]
"4781 /Applications/microchip/xc8/v1.10/include/pic18f4550.h
[s S5591 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S5598 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S5605 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S5608 . 1 `S2714 1 . 1 0 `S2721 1 . 1 0 `S2728 1 . 1 0 ]
"4421
[s S5613 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S5622 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S5625 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S5628 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S5631 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S5634 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S5637 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S5640 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S5642 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S5645 . 1 `S3211 1 . 1 0 `S3220 1 . 1 0 `S3223 1 . 1 0 `S3226 1 . 1 0 `S3229 1 . 1 0 `S3232 1 . 1 0 `S3235 1 . 1 0 `S3238 1 . 1 0 `S3240 1 . 1 0 ]
"5707
[s S5656 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S5665 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S5668 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S5671 . 1 `S3140 1 . 1 0 `S3149 1 . 1 0 `S3152 1 . 1 0 ]
"5527
[s S5676 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S5685 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S5690 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S5693 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S5696 . 1 `S3633 1 . 1 0 `S3642 1 . 1 0 `S3647 1 . 1 0 `S3650 1 . 1 0 ]
"5939
[s S5704 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
[s S5713 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S5716 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S5719 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S5722 . 1 `S2898 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 ]
"44
[s S5731 . 1 `uc 1 DATA 1 0 :8:0 
]
[u S5733 . 1 `S596 1 . 1 0 ]
"54
[s S5736 . 1 `uc 1 WS 1 0 :4:0 
`uc 1 CLK1EN 1 0 :1:4 
`uc 1 CSEN 1 0 :1:5 
`uc 1 CLKCFG 1 0 :2:6 
]
[s S5741 . 1 `uc 1 WS0 1 0 :1:0 
`uc 1 WS1 1 0 :1:1 
`uc 1 WS2 1 0 :1:2 
`uc 1 WS3 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 CLKCFG0 1 0 :1:6 
`uc 1 CLKCFG1 1 0 :1:7 
]
[u S5749 . 1 `S603 1 . 1 0 `S608 1 . 1 0 ]
"85
[s S5753 . 1 `uc 1 ADDR 1 0 :4:0 
`uc 1 SPPBUSY 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 WRSPP 1 0 :1:6 
`uc 1 RDSPP 1 0 :1:7 
]
[s S5759 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
]
[s S5764 . 1 `uc 1 . 1 0 :4:0 
`uc 1 BUSY 1 0 :1:4 
]
[u S5767 . 1 `S633 1 . 1 0 `S639 1 . 1 0 `S644 1 . 1 0 ]
"163
[s S5772 . 1 `uc 1 SPPEN 1 0 :1:0 
`uc 1 SPPOWN 1 0 :1:1 
]
[u S5775 . 1 `S666 1 . 1 0 ]
"237
[s S5779 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S5781 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S5790 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S5792 . 1 `S676 1 . 1 0 `S678 1 . 1 0 `S687 1 . 1 0 ]
"266
[s S5797 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S5799 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S5803 . 1 `S707 1 . 1 0 `S709 1 . 1 0 ]
"335
[s S5807 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S5815 . 1 `S723 1 . 1 0 ]
"375
[s S5818 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S5826 . 1 `S742 1 . 1 0 ]
"430
[s S5829 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S5837 . 1 `S761 1 . 1 0 ]
"485
[s S5840 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S5848 . 1 `S780 1 . 1 0 ]
"535
[s S5851 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S5856 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S5862 . 1 `S799 1 . 1 0 `S804 1 . 1 0 ]
"589
[s S5866 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S5874 . 1 `S825 1 . 1 0 ]
"644
[s S5877 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S5879 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S5887 . 1 `S844 1 . 1 0 `S846 1 . 1 0 ]
"697
[s S5891 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S5899 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S5902 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S5904 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S5907 . 1 `S868 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 ]
"768
[s S5913 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S5919 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S5922 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S5925 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S5928 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S5931 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S5933 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S5936 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S5939 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S5942 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S5945 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S5947 . 1 `S906 1 . 1 0 `S912 1 . 1 0 `S915 1 . 1 0 `S918 1 . 1 0 `S921 1 . 1 0 `S924 1 . 1 0 `S926 1 . 1 0 `S929 1 . 1 0 `S932 1 . 1 0 `S935 1 . 1 0 `S938 1 . 1 0 ]
"874
[s S5960 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S5966 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S5969 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S5972 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S5975 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S5978 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S5980 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S5983 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S5986 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S5989 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S5992 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S5994 . 1 `S906 1 . 1 0 `S993 1 . 1 0 `S996 1 . 1 0 `S999 1 . 1 0 `S1002 1 . 1 0 `S1005 1 . 1 0 `S1007 1 . 1 0 `S1010 1 . 1 0 `S1013 1 . 1 0 `S1016 1 . 1 0 `S1019 1 . 1 0 ]
"1005
[s S6007 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6013 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S6016 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S6019 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S6022 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S6025 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S6027 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S6030 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S6033 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S6036 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S6039 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S6041 . 1 `S906 1 . 1 0 `S1074 1 . 1 0 `S1077 1 . 1 0 `S1080 1 . 1 0 `S1083 1 . 1 0 `S1086 1 . 1 0 `S1088 1 . 1 0 `S1091 1 . 1 0 `S1094 1 . 1 0 `S1097 1 . 1 0 `S1100 1 . 1 0 ]
"1136
[s S6054 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6060 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S6063 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S6066 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S6069 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S6072 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S6074 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S6077 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S6080 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S6083 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S6086 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S6088 . 1 `S906 1 . 1 0 `S1155 1 . 1 0 `S1158 1 . 1 0 `S1161 1 . 1 0 `S1164 1 . 1 0 `S1167 1 . 1 0 `S1169 1 . 1 0 `S1172 1 . 1 0 `S1175 1 . 1 0 `S1178 1 . 1 0 `S1181 1 . 1 0 ]
"1267
[s S6101 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6107 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S6110 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S6113 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S6116 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S6119 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S6121 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S6124 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S6127 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S6130 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S6133 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S6135 . 1 `S906 1 . 1 0 `S1236 1 . 1 0 `S1239 1 . 1 0 `S1242 1 . 1 0 `S1245 1 . 1 0 `S1248 1 . 1 0 `S1250 1 . 1 0 `S1253 1 . 1 0 `S1256 1 . 1 0 `S1259 1 . 1 0 `S1262 1 . 1 0 ]
"1398
[s S6148 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6154 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S6157 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S6160 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S6163 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S6166 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S6168 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S6171 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S6174 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S6177 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S6180 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S6182 . 1 `S906 1 . 1 0 `S1317 1 . 1 0 `S1320 1 . 1 0 `S1323 1 . 1 0 `S1326 1 . 1 0 `S1329 1 . 1 0 `S1331 1 . 1 0 `S1334 1 . 1 0 `S1337 1 . 1 0 `S1340 1 . 1 0 `S1343 1 . 1 0 ]
"1529
[s S6195 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6201 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S6204 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S6207 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S6210 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S6213 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S6215 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S6218 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S6221 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S6224 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S6227 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S6229 . 1 `S906 1 . 1 0 `S1398 1 . 1 0 `S1401 1 . 1 0 `S1404 1 . 1 0 `S1407 1 . 1 0 `S1410 1 . 1 0 `S1412 1 . 1 0 `S1415 1 . 1 0 `S1418 1 . 1 0 `S1421 1 . 1 0 `S1424 1 . 1 0 ]
"1660
[s S6242 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6248 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S6251 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S6254 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S6257 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S6260 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S6262 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S6265 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S6268 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S6271 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S6274 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S6276 . 1 `S906 1 . 1 0 `S1479 1 . 1 0 `S1482 1 . 1 0 `S1485 1 . 1 0 `S1488 1 . 1 0 `S1491 1 . 1 0 `S1493 1 . 1 0 `S1496 1 . 1 0 `S1499 1 . 1 0 `S1502 1 . 1 0 `S1505 1 . 1 0 ]
"1791
[s S6289 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6295 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S6298 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S6301 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S6304 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S6307 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S6309 . 1 `S906 1 . 1 0 `S1560 1 . 1 0 `S1563 1 . 1 0 `S1566 1 . 1 0 `S1569 1 . 1 0 `S1572 1 . 1 0 ]
"1903
[s S6317 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6323 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S6326 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S6329 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S6332 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S6335 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S6337 . 1 `S906 1 . 1 0 `S1608 1 . 1 0 `S1611 1 . 1 0 `S1614 1 . 1 0 `S1617 1 . 1 0 `S1620 1 . 1 0 ]
"1990
[s S6345 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6351 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S6354 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S6357 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S6360 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S6363 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S6365 . 1 `S906 1 . 1 0 `S1656 1 . 1 0 `S1659 1 . 1 0 `S1662 1 . 1 0 `S1665 1 . 1 0 `S1668 1 . 1 0 ]
"2077
[s S6373 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6379 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S6382 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S6385 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S6388 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S6391 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S6393 . 1 `S906 1 . 1 0 `S1704 1 . 1 0 `S1707 1 . 1 0 `S1710 1 . 1 0 `S1713 1 . 1 0 `S1716 1 . 1 0 ]
"2164
[s S6401 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6407 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S6410 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S6413 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S6416 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S6419 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S6421 . 1 `S906 1 . 1 0 `S1752 1 . 1 0 `S1755 1 . 1 0 `S1758 1 . 1 0 `S1761 1 . 1 0 `S1764 1 . 1 0 ]
"2251
[s S6429 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6435 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S6438 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S6441 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S6444 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S6447 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S6449 . 1 `S906 1 . 1 0 `S1800 1 . 1 0 `S1803 1 . 1 0 `S1806 1 . 1 0 `S1809 1 . 1 0 `S1812 1 . 1 0 ]
"2338
[s S6457 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6463 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S6466 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S6469 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S6472 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S6475 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S6477 . 1 `S906 1 . 1 0 `S1848 1 . 1 0 `S1851 1 . 1 0 `S1854 1 . 1 0 `S1857 1 . 1 0 `S1860 1 . 1 0 ]
"2425
[s S6485 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6491 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S6494 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S6497 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S6500 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S6503 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S6505 . 1 `S906 1 . 1 0 `S1896 1 . 1 0 `S1899 1 . 1 0 `S1902 1 . 1 0 `S1905 1 . 1 0 `S1908 1 . 1 0 ]
"2512
[s S6513 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[s S6521 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S6529 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S6535 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S6538 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S6541 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S6544 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S6546 . 1 `S1938 1 . 1 0 `S1946 1 . 1 0 `S1954 1 . 1 0 `S1960 1 . 1 0 `S1963 1 . 1 0 `S1966 1 . 1 0 `S1969 1 . 1 0 ]
"2613
[s S6555 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S6564 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S6572 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S6575 . 1 `S469 1 . 1 0 `S536 1 . 1 0 `S544 1 . 1 0 ]
"2752
[s S6580 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S6589 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S6596 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S6603 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S6606 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S6609 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S6612 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S6615 . 1 `S2013 1 . 1 0 `S2022 1 . 1 0 `S2029 1 . 1 0 `S2036 1 . 1 0 `S2039 1 . 1 0 `S2042 1 . 1 0 `S2045 1 . 1 0 ]
"2880
[s S6624 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[s S6633 . 1 `uc 1 SPP0 1 0 :1:0 
`uc 1 SPP1 1 0 :1:1 
`uc 1 SPP2 1 0 :1:2 
`uc 1 SPP3 1 0 :1:3 
`uc 1 SPP4 1 0 :1:4 
`uc 1 SPP5 1 0 :1:5 
`uc 1 SPP6 1 0 :1:6 
`uc 1 SPP7 1 0 :1:7 
]
[s S6642 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S6645 . 1 `S354 1 . 1 0 `S2101 1 . 1 0 `S2110 1 . 1 0 ]
"3015
[s S6650 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 RDPU 1 0 :1:7 
]
[s S6657 . 1 `uc 1 CK1SPP 1 0 :1:0 
`uc 1 CK2SPP 1 0 :1:1 
`uc 1 OESPP 1 0 :1:2 
]
[s S6661 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S6664 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S6667 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S6670 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S6673 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S6676 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S6679 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S6682 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S6685 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S6688 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S6691 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S6694 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S6697 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S6700 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S6703 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S6705 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S6707 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S6710 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S6713 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S6716 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S6719 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S6722 . 1 `S2139 1 . 1 0 `S2146 1 . 1 0 `S2150 1 . 1 0 `S2153 1 . 1 0 `S2156 1 . 1 0 `S2159 1 . 1 0 `S2162 1 . 1 0 `S2165 1 . 1 0 `S2168 1 . 1 0 `S2171 1 . 1 0 `S2174 1 . 1 0 `S2177 1 . 1 0 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2189 1 . 1 0 `S2192 1 . 1 0 `S2194 1 . 1 0 `S2196 1 . 1 0 `S2199 1 . 1 0 `S2202 1 . 1 0 `S2205 1 . 1 0 `S2208 1 . 1 0 ]
"3206
[s S6747 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
[s S6755 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S6757 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S6760 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S6763 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S6766 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S6769 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S6772 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S6775 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S6778 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S6781 . 1 `S2308 1 . 1 0 `S2316 1 . 1 0 `S2318 1 . 1 0 `S2321 1 . 1 0 `S2324 1 . 1 0 `S2327 1 . 1 0 `S2330 1 . 1 0 `S2333 1 . 1 0 `S2336 1 . 1 0 `S2339 1 . 1 0 ]
"3406
[s S6793 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S6802 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S6804 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S6807 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S6810 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S6813 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S6816 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S6819 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S6822 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S6825 . 1 `S2388 1 . 1 0 `S2397 1 . 1 0 `S2399 1 . 1 0 `S2402 1 . 1 0 `S2405 1 . 1 0 `S2408 1 . 1 0 `S2411 1 . 1 0 `S2414 1 . 1 0 `S2417 1 . 1 0 ]
"3538
[s S6836 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S6843 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S6845 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S6848 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S6851 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S6854 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S6857 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S6860 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S6863 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S6866 . 1 `S2463 1 . 1 0 `S2470 1 . 1 0 `S2472 1 . 1 0 `S2475 1 . 1 0 `S2478 1 . 1 0 `S2481 1 . 1 0 `S2484 1 . 1 0 `S2487 1 . 1 0 `S2490 1 . 1 0 ]
"3668
[s S6877 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
[s S6886 . 1 `uc 1 LD0 1 0 :1:0 
]
[s S6888 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
]
[s S6891 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LD2 1 0 :1:2 
]
[s S6894 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LD3 1 0 :1:3 
]
[s S6897 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LD4 1 0 :1:4 
]
[s S6900 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LD5 1 0 :1:5 
]
[s S6903 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LD6 1 0 :1:6 
]
[s S6906 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LD7 1 0 :1:7 
]
[u S6909 . 1 `S385 1 . 1 0 `S394 1 . 1 0 `S396 1 . 1 0 `S399 1 . 1 0 `S402 1 . 1 0 `S405 1 . 1 0 `S408 1 . 1 0 `S411 1 . 1 0 `S414 1 . 1 0 ]
"3785
[s S6920 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
]
[s S6924 . 1 `uc 1 LE0 1 0 :1:0 
]
[s S6926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LE1 1 0 :1:1 
]
[s S6929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LE2 1 0 :1:2 
]
[s S6932 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LE3 1 0 :1:3 
]
[s S6935 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LE4 1 0 :1:4 
]
[s S6938 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LE5 1 0 :1:5 
]
[s S6941 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LE6 1 0 :1:6 
]
[s S6944 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LE7 1 0 :1:7 
]
[u S6947 . 1 `S2534 1 . 1 0 `S2538 1 . 1 0 `S2540 1 . 1 0 `S2543 1 . 1 0 `S2546 1 . 1 0 `S2549 1 . 1 0 `S2552 1 . 1 0 `S2555 1 . 1 0 `S2558 1 . 1 0 ]
"3976
[s S6959 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S6967 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S6975 . 1 `S2600 1 . 1 0 `S1938 1 . 1 0 ]
"4001
[s S6979 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S6987 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S6995 . 1 `S2600 1 . 1 0 `S1938 1 . 1 0 ]
"4173
[s S7000 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S7009 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S7018 . 1 `S460 1 . 1 0 `S469 1 . 1 0 ]
"4200
[s S7022 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S7031 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S7040 . 1 `S460 1 . 1 0 `S469 1 . 1 0 ]
"4394
[s S7045 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S7052 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S7059 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S7062 . 1 `S2714 1 . 1 0 `S2721 1 . 1 0 `S2728 1 . 1 0 ]
"4565
[s S7068 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S7077 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S7086 . 1 `S345 1 . 1 0 `S354 1 . 1 0 ]
"4592
[s S7090 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S7099 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S7108 . 1 `S345 1 . 1 0 `S354 1 . 1 0 ]
"4786
[s S7113 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S7117 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S7121 . 1 `S2834 1 . 1 0 `S2838 1 . 1 0 ]
"4803
[s S7125 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S7129 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S7133 . 1 `S2834 1 . 1 0 `S2838 1 . 1 0 ]
"4848
[s S7137 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
[s S7141 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S7147 . 1 `S2874 1 . 1 0 `S2878 1 . 1 0 ]
"4901
[s S7151 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 SPPIF 1 0 :1:7 
]
[s S7160 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIF 1 0 :1:7 
]
[s S7163 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IF 1 0 :1:5 
]
[s S7166 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
]
[u S7169 . 1 `S2940 1 . 1 0 `S2949 1 . 1 0 `S2952 1 . 1 0 `S2955 1 . 1 0 ]
"5057
[s S7175 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
`uc 1 SPPIP 1 0 :1:7 
]
[s S7184 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIP 1 0 :1:7 
]
[s S7187 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IP 1 0 :1:5 
]
[s S7190 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IP 1 0 :1:4 
]
[u S7193 . 1 `S2982 1 . 1 0 `S2991 1 . 1 0 `S2994 1 . 1 0 `S2997 1 . 1 0 ]
"5145
[s S7199 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S7208 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S7211 . 1 `S3024 1 . 1 0 `S3033 1 . 1 0 ]
"5225
[s S7215 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 EEIF 1 0 :1:4 
`uc 1 USBIF 1 0 :1:5 
`uc 1 CMIF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S7224 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIF 1 0 :1:2 
]
[u S7227 . 1 `S3052 1 . 1 0 `S3061 1 . 1 0 ]
"5295
[s S7231 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 HLVDIP 1 0 :1:2 
`uc 1 BCLIP 1 0 :1:3 
`uc 1 EEIP 1 0 :1:4 
`uc 1 USBIP 1 0 :1:5 
`uc 1 CMIP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S7240 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIP 1 0 :1:2 
]
[u S7243 . 1 `S3080 1 . 1 0 `S3089 1 . 1 0 ]
"5365
[s S7247 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[s S7256 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S7259 . 1 `S3108 1 . 1 0 `S3117 1 . 1 0 ]
"5502
[s S7267 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S7276 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S7279 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S7282 . 1 `S3140 1 . 1 0 `S3149 1 . 1 0 `S3152 1 . 1 0 ]
"5659
[s S7288 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S7297 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S7300 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S7303 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S7306 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S7309 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S7312 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S7315 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S7317 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S7320 . 1 `S3211 1 . 1 0 `S3220 1 . 1 0 `S3223 1 . 1 0 `S3226 1 . 1 0 `S3229 1 . 1 0 `S3232 1 . 1 0 `S3235 1 . 1 0 `S3238 1 . 1 0 `S3240 1 . 1 0 ]
"5944
[s S7335 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S7338 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S7346 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S7352 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S7355 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S7358 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S7361 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S7364 . 1 `S3368 1 . 1 0 `S3371 1 . 1 0 `S3379 1 . 1 0 `S3385 1 . 1 0 `S3388 1 . 1 0 `S3391 1 . 1 0 `S3394 1 . 1 0 ]
"6090
[s S7376 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
[s S7383 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S7387 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S7389 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S7392 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S7395 . 1 `S3438 1 . 1 0 `S3445 1 . 1 0 `S3449 1 . 1 0 `S3451 1 . 1 0 `S3454 1 . 1 0 ]
"6127
[s S7402 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S7408 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S7414 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S7417 . 1 `S3483 1 . 1 0 `S3489 1 . 1 0 `S3495 1 . 1 0 ]
"6280
[s S7423 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S7428 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S7436 . 1 `S3519 1 . 1 0 `S3524 1 . 1 0 ]
"6302
[s S7440 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S7445 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S7453 . 1 `S3519 1 . 1 0 `S3524 1 . 1 0 ]
"6441
[s S7458 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S7461 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S7469 . 1 `S3580 1 . 1 0 `S3583 1 . 1 0 ]
"6461
[s S7473 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S7476 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S7484 . 1 `S3580 1 . 1 0 `S3583 1 . 1 0 ]
"6578
[s S7489 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S7498 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S7503 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S7506 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S7509 . 1 `S3633 1 . 1 0 `S3642 1 . 1 0 `S3647 1 . 1 0 `S3650 1 . 1 0 ]
"6693
[s S7515 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S7518 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S7525 . 1 `S3725 1 . 1 0 `S3728 1 . 1 0 ]
"6838
[s S7533 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S7537 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S7546 . 1 `S3753 1 . 1 0 `S3757 1 . 1 0 ]
"6860
[s S7550 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S7554 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S7563 . 1 `S3753 1 . 1 0 `S3757 1 . 1 0 ]
"7006
[s S7570 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S7575 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S7582 . 1 `S3816 1 . 1 0 `S3821 1 . 1 0 ]
"7033
[s S7586 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
[s S7589 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S7596 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S7599 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S7602 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S7605 . 1 `S3844 1 . 1 0 `S3847 1 . 1 0 `S3854 1 . 1 0 `S3857 1 . 1 0 `S3860 1 . 1 0 ]
"7113
[s S7612 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S7615 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S7619 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S7622 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S7629 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S7632 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S7635 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S7638 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S7641 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S7644 . 1 `S3889 1 . 1 0 `S3892 1 . 1 0 `S3889 1 . 1 0 `S3899 1 . 1 0 `S3906 1 . 1 0 `S3909 1 . 1 0 `S3912 1 . 1 0 `S3915 1 . 1 0 `S3918 1 . 1 0 ]
"7306
[s S7658 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S7667 . 1 `S3967 1 . 1 0 ]
"7329
[s S7670 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S7676 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S7681 . 1 `S3988 1 . 1 0 `S3994 1 . 1 0 ]
"7393
[s S7685 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S7688 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S7691 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S7700 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S7703 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S7706 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S7711 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S7717 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S7722 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S7725 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S7728 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S7733 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S7738 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S7743 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S7746 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S7749 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S7752 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S7755 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S7758 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S7761 . 1 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4035 1 . 1 0 `S4040 1 . 1 0 `S4046 1 . 1 0 `S4051 1 . 1 0 `S4054 1 . 1 0 `S4057 1 . 1 0 `S4062 1 . 1 0 `S4067 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 `S4078 1 . 1 0 `S4081 1 . 1 0 `S4084 1 . 1 0 `S4087 1 . 1 0 ]
"7714
[s S7784 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S7788 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S7796 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S7802 . 1 `S4189 1 . 1 0 `S4193 1 . 1 0 `S4201 1 . 1 0 ]
"7828
[s S7810 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S7813 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S7821 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S7827 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S7830 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S7833 . 1 `S4233 1 . 1 0 `S4236 1 . 1 0 `S4244 1 . 1 0 `S4250 1 . 1 0 `S4253 1 . 1 0 ]
"7950
[s S7843 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S7845 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S7848 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S7851 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S7854 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S7857 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S7866 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S7869 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S7877 . 1 `S140 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S154 1 . 1 0 `S163 1 . 1 0 `S166 1 . 1 0 ]
"8005
[s S7887 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
[s S7889 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S7891 . 1 `S4289 1 . 1 0 `S4291 1 . 1 0 ]
"8136
[s S7896 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S7902 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S7907 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S7914 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S7921 . 1 `S4302 1 . 1 0 `S4308 1 . 1 0 `S4313 1 . 1 0 `S4320 1 . 1 0 ]
"8172
[s S7927 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S7933 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S7938 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S7945 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S7952 . 1 `S4302 1 . 1 0 `S4308 1 . 1 0 `S4313 1 . 1 0 `S4320 1 . 1 0 ]
"8301
[s S7958 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S7964 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S7972 . 1 `S4414 1 . 1 0 `S4420 1 . 1 0 ]
"8423
[s S7976 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S7983 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S7987 . 1 `S4446 1 . 1 0 `S4453 1 . 1 0 ]
"8563
[s S7994 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S8000 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S8002 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S8005 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S8008 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S8011 . 1 `S4475 1 . 1 0 `S4481 1 . 1 0 `S4483 1 . 1 0 `S4486 1 . 1 0 `S4489 1 . 1 0 ]
"8797
[s S8044 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S8053 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S8062 . 1 `S218 1 . 1 0 `S227 1 . 1 0 ]
"8830
[s S8066 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S8069 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S8078 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S8083 . 1 `S101 1 . 1 0 `S104 1 . 1 0 `S113 1 . 1 0 ]
"8921
[s S8088 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S8097 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S8106 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S8115 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S8124 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S8128 . 1 `S258 1 . 1 0 `S267 1 . 1 0 `S276 1 . 1 0 `S285 1 . 1 0 `S294 1 . 1 0 ]
"9183
[s S8148 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S8153 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S8159 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S8162 . 1 `S4555 1 . 1 0 `S4560 1 . 1 0 `S4566 1 . 1 0 ]
"10856
[s S8953 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S8956 capstatus 1 `S5374 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /Applications/microchip/xc8/v1.10/include/stddef.h
[s S8961 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S8967 USART 1 `uc 1 val 1 0 `S5385 1 . 1 0 ]
"194 midi_cmd.c
[s S9048 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S9051 capstatus 1 `S5374 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"11 plib/CCP/cap18def.c
[s S9055 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S9061 USART 1 `uc 1 val 1 0 `S5385 1 . 1 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/abdiv.c
[v ___abdiv `(c  1 e 1 0 ]
"5 ../common/asfladd.c
[v ___asfladd `(d  1 e 3 0 ]
"5 ../common/asfldiv.c
[v ___asfldiv `(d  1 e 3 0 ]
"5 ../common/asflmul.c
[v ___asflmul `(d  1 e 3 0 ]
"5 ../common/asflsub.c
[v ___asflsub `(d  1 e 3 0 ]
"5 ../common/asftadd.c
[v ___asftadd `(f  1 e 3 0 ]
"5 ../common/asftdiv.c
[v ___asftdiv `(f  1 e 3 0 ]
"5 ../common/asftmul.c
[v ___asftmul `(f  1 e 3 0 ]
"5 ../common/asftsub.c
[v ___asftsub `(f  1 e 3 0 ]
"5 ../common/aslmul.c
[v ___aslmul `(ul  1 e 4 0 ]
"9 ../common/d10ktcyx.c
[v _Delay10KTCYx `(v  1 e 0 0 ]
[v i1_Delay10KTCYx `(v  1 e 0 0 ]
[v i1_Delay10KTCYx `(v  1 e 0 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/abmod.c
[v ___abmod `(c  1 e 1 0 ]
"32 /Applications/microchip/xc8/v1.10/sources/abtofl.c
[v ___abtofl `(d  1 e 3 0 ]
"34 /Applications/microchip/xc8/v1.10/sources/abtoft.c
[v ___abtoft `(f  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/almod.c
[v ___almod `(l  1 e 4 0 ]
"37 /Applications/microchip/xc8/v1.10/sources/altofl.c
[v ___altofl `(d  1 e 3 0 ]
"43 /Applications/microchip/xc8/v1.10/sources/altoft.c
[v ___altoft `(f  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/atdiv.c
[v ___atdiv `(m  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/atmod.c
[v ___atmod `(m  1 e 3 0 ]
"38 /Applications/microchip/xc8/v1.10/sources/attofl.c
[v ___attofl `(d  1 e 3 0 ]
"38 /Applications/microchip/xc8/v1.10/sources/attoft.c
[v ___attoft `(f  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/awdiv.c
[v ___awdiv `(i  1 e 2 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/awmod.c
[v ___awmod `(i  1 e 2 0 ]
"32 /Applications/microchip/xc8/v1.10/sources/awtofl.c
[v ___awtofl `(d  1 e 3 0 ]
"33 /Applications/microchip/xc8/v1.10/sources/awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
"3 /Applications/microchip/xc8/v1.10/sources/bmul.c
[v ___bmul `(uc  1 e 1 0 ]
"64 /Applications/microchip/xc8/v1.10/sources/double.c
[v ___flpack `(d  1 e 3 0 ]
"89 /Applications/microchip/xc8/v1.10/sources/fladd.c
[v ___fladd `(d  1 e 3 0 ]
"50 /Applications/microchip/xc8/v1.10/sources/fldiv.c
[v ___fldiv `(d  1 e 3 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/flge.c
[v ___flge `(b  1 e 0 0 ]
"51 /Applications/microchip/xc8/v1.10/sources/flmul.c
[v ___flmul `(d  1 e 3 0 ]
"16 /Applications/microchip/xc8/v1.10/sources/flneg.c
[v ___flneg `(d  1 e 3 0 ]
"63 /Applications/microchip/xc8/v1.10/sources/float.c
[v ___ftpack `(f  1 e 3 0 ]
"22 /Applications/microchip/xc8/v1.10/sources/flsub.c
[v ___flsub `(d  1 e 3 0 ]
"44 /Applications/microchip/xc8/v1.10/sources/fltol.c
[v ___fltol `(l  1 e 4 0 ]
"87 /Applications/microchip/xc8/v1.10/sources/ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
"50 /Applications/microchip/xc8/v1.10/sources/ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/ftge.c
[v ___ftge `(b  1 e 0 0 ]
"52 /Applications/microchip/xc8/v1.10/sources/ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
"16 /Applications/microchip/xc8/v1.10/sources/ftneg.c
[v ___ftneg `(f  1 e 3 0 ]
"22 /Applications/microchip/xc8/v1.10/sources/ftsub.c
[v ___ftsub `(f  1 e 3 0 ]
"45 /Applications/microchip/xc8/v1.10/sources/fttol.c
[v ___fttol `(l  1 e 4 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/lbdiv.c
[v ___lbdiv `(uc  1 e 1 0 ]
"5 /Applications/microchip/xc8/v1.10/sources/lbmod.c
[v ___lbmod `(uc  1 e 1 0 ]
"28 /Applications/microchip/xc8/v1.10/sources/lbtofl.c
[v ___lbtofl `(d  1 e 3 0 ]
"28 /Applications/microchip/xc8/v1.10/sources/lbtoft.c
[v ___lbtoft `(f  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/lldiv.c
[v ___lldiv `(ul  1 e 4 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/llmod.c
[v ___llmod `(ul  1 e 4 0 ]
"31 /Applications/microchip/xc8/v1.10/sources/lltofl.c
[v ___lltofl `(d  1 e 3 0 ]
"36 /Applications/microchip/xc8/v1.10/sources/lltoft.c
[v ___lltoft `(f  1 e 3 0 ]
"3 /Applications/microchip/xc8/v1.10/sources/lmul.c
[v ___lmul `(ul  1 e 4 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/ltdiv.c
[v ___ltdiv `(um  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/ltmod.c
[v ___ltmod `(um  1 e 3 0 ]
"31 /Applications/microchip/xc8/v1.10/sources/lttofl.c
[v ___lttofl `(d  1 e 3 0 ]
"31 /Applications/microchip/xc8/v1.10/sources/lttoft.c
[v ___lttoft `(f  1 e 3 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
"10 /Applications/microchip/xc8/v1.10/sources/lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
"29 /Applications/microchip/xc8/v1.10/sources/lwtofl.c
[v ___lwtofl `(d  1 e 3 0 ]
"29 /Applications/microchip/xc8/v1.10/sources/lwtoft.c
[v ___lwtoft `(f  1 e 3 0 ]
"3 /Applications/microchip/xc8/v1.10/sources/tmul.c
[v ___tmul `(um  1 e 3 0 ]
"3 /Applications/microchip/xc8/v1.10/sources/wmul.c
[v ___wmul `(ui  1 e 2 0 ]
"49 main.c
[v _main `(v  1 e 0 0 ]
"122
[v _lp_int `IL(v  1 e 0 0 ]
"56 midi_cmd.c
[v _midi_init `(v  1 e 0 0 ]
"91
[v _txMIDI `(v  1 e 0 0 ]
"110
[v _setBank `(v  1 e 0 0 ]
"118
[v _setVol `(v  1 e 0 0 ]
"124
[v _setInstrument `(v  1 e 0 0 ]
"132
[v _playNote `(v  1 e 0 0 ]
"137
[v _stopNote `(v  1 e 0 0 ]
"147
[v _setTempo `(v  1 e 0 0 ]
"170
[v _nr `(v  1 e 0 0 ]
"18 oot_bank.c
[v _storms `(v  1 e 0 0 ]
"300
[v _forest `(v  1 e 0 0 ]
"450
[v _bolero `(v  1 e 0 0 ]
"601
[v _prelude `(v  1 e 0 0 ]
"44 /Applications/microchip/xc8/v1.10/include/pic18f4550.h
[v _SPPDATA `VEuc  1 e 1 @3938 ]
[s S596 . 1 `uc 1 DATA 1 0 :8:0 
]
"54
[u S598 . 1 `S596 1 . 1 0 ]
[v _SPPDATAbits `VES598  1 e 1 @3938 ]
"63
[v _SPPCFG `VEuc  1 e 1 @3939 ]
[s S603 . 1 `uc 1 WS 1 0 :4:0 
`uc 1 CLK1EN 1 0 :1:4 
`uc 1 CSEN 1 0 :1:5 
`uc 1 CLKCFG 1 0 :2:6 
]
"85
[s S608 . 1 `uc 1 WS0 1 0 :1:0 
`uc 1 WS1 1 0 :1:1 
`uc 1 WS2 1 0 :1:2 
`uc 1 WS3 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 CLKCFG0 1 0 :1:6 
`uc 1 CLKCFG1 1 0 :1:7 
]
[u S616 . 1 `S603 1 . 1 0 `S608 1 . 1 0 ]
[v _SPPCFGbits `VES616  1 e 1 @3939 ]
"139
[v _SPPEPS `VEuc  1 e 1 @3940 ]
[s S633 . 1 `uc 1 ADDR 1 0 :4:0 
`uc 1 SPPBUSY 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 WRSPP 1 0 :1:6 
`uc 1 RDSPP 1 0 :1:7 
]
"163
[s S639 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
]
[s S644 . 1 `uc 1 . 1 0 :4:0 
`uc 1 BUSY 1 0 :1:4 
]
[u S647 . 1 `S633 1 . 1 0 `S639 1 . 1 0 `S644 1 . 1 0 ]
[v _SPPEPSbits `VES647  1 e 1 @3940 ]
"212
[v _SPPCON `VEuc  1 e 1 @3941 ]
[s S666 . 1 `uc 1 SPPEN 1 0 :1:0 
`uc 1 SPPOWN 1 0 :1:1 
]
"223
[u S669 . 1 `S666 1 . 1 0 ]
[v _SPPCONbits `VES669  1 e 1 @3941 ]
"237
[v _UFRM `VEus  1 e 2 @3942 ]
"243
[v _UFRML `VEuc  1 e 1 @3942 ]
[s S676 . 1 `uc 1 FRM 1 0 :8:0 
]
"266
[s S678 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S687 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S689 . 1 `S676 1 . 1 0 `S678 1 . 1 0 `S687 1 . 1 0 ]
[v _UFRMLbits `VES689  1 e 1 @3942 ]
"320
[v _UFRMH `VEuc  1 e 1 @3943 ]
[s S707 . 1 `uc 1 FRM 1 0 :3:0 
]
"335
[s S709 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S713 . 1 `S707 1 . 1 0 `S709 1 . 1 0 ]
[v _UFRMHbits `VES713  1 e 1 @3943 ]
"359
[v _UIR `VEuc  1 e 1 @3944 ]
[s S723 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
"375
[u S731 . 1 `S723 1 . 1 0 ]
[v _UIRbits `VES731  1 e 1 @3944 ]
"414
[v _UIE `VEuc  1 e 1 @3945 ]
"430
[v _UIEbits `VES731  1 e 1 @3945 ]
"469
[v _UEIR `VEuc  1 e 1 @3946 ]
[s S761 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
"485
[u S769 . 1 `S761 1 . 1 0 ]
[v _UEIRbits `VES769  1 e 1 @3946 ]
"519
[v _UEIE `VEuc  1 e 1 @3947 ]
"535
[v _UEIEbits `VES769  1 e 1 @3947 ]
"569
[v _USTAT `VEuc  1 e 1 @3948 ]
[s S799 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
"589
[s S804 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S810 . 1 `S799 1 . 1 0 `S804 1 . 1 0 ]
[v _USTATbits `VES810  1 e 1 @3948 ]
"628
[v _UCON `VEuc  1 e 1 @3949 ]
"644
[v _UCONbits `VES731  1 e 1 @3949 ]
"678
[v _UADDR `VEuc  1 e 1 @3950 ]
[s S844 . 1 `uc 1 ADDR 1 0 :7:0 
]
"697
[s S846 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S854 . 1 `S844 1 . 1 0 `S846 1 . 1 0 ]
[v _UADDRbits `VES854  1 e 1 @3950 ]
"741
[v _UCFG `VEuc  1 e 1 @3951 ]
[s S868 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
"768
[s S876 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S879 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S881 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S884 . 1 `S868 1 . 1 0 `S876 1 . 1 0 `S879 1 . 1 0 `S881 1 . 1 0 ]
[v _UCFGbits `VES884  1 e 1 @3951 ]
"822
[v _UEP0 `VEuc  1 e 1 @3952 ]
[s S906 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
"874
[s S912 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S915 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S918 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S921 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S924 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S926 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S929 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S932 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S935 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S938 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S940 . 1 `S906 1 . 1 0 `S912 1 . 1 0 `S915 1 . 1 0 `S918 1 . 1 0 `S921 1 . 1 0 `S924 1 . 1 0 `S926 1 . 1 0 `S929 1 . 1 0 `S932 1 . 1 0 `S935 1 . 1 0 `S938 1 . 1 0 ]
[v _UEP0bits `VES940  1 e 1 @3952 ]
"953
[v _UEP1 `VEuc  1 e 1 @3953 ]
"1005
[v _UEP1bits `VES940  1 e 1 @3953 ]
"1084
[v _UEP2 `VEuc  1 e 1 @3954 ]
"1136
[v _UEP2bits `VES940  1 e 1 @3954 ]
"1215
[v _UEP3 `VEuc  1 e 1 @3955 ]
"1267
[v _UEP3bits `VES940  1 e 1 @3955 ]
"1346
[v _UEP4 `VEuc  1 e 1 @3956 ]
"1398
[v _UEP4bits `VES940  1 e 1 @3956 ]
"1477
[v _UEP5 `VEuc  1 e 1 @3957 ]
"1529
[v _UEP5bits `VES940  1 e 1 @3957 ]
"1608
[v _UEP6 `VEuc  1 e 1 @3958 ]
"1660
[v _UEP6bits `VES940  1 e 1 @3958 ]
"1739
[v _UEP7 `VEuc  1 e 1 @3959 ]
"1791
[v _UEP7bits `VES940  1 e 1 @3959 ]
"1870
[v _UEP8 `VEuc  1 e 1 @3960 ]
[s S1560 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
"1903
[s S1563 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S1566 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S1569 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S1572 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S1574 . 1 `S906 1 . 1 0 `S1560 1 . 1 0 `S1563 1 . 1 0 `S1566 1 . 1 0 `S1569 1 . 1 0 `S1572 1 . 1 0 ]
[v _UEP8bits `VES1574  1 e 1 @3960 ]
"1957
[v _UEP9 `VEuc  1 e 1 @3961 ]
"1990
[v _UEP9bits `VES1574  1 e 1 @3961 ]
"2044
[v _UEP10 `VEuc  1 e 1 @3962 ]
"2077
[v _UEP10bits `VES1574  1 e 1 @3962 ]
"2131
[v _UEP11 `VEuc  1 e 1 @3963 ]
"2164
[v _UEP11bits `VES1574  1 e 1 @3963 ]
"2218
[v _UEP12 `VEuc  1 e 1 @3964 ]
"2251
[v _UEP12bits `VES1574  1 e 1 @3964 ]
"2305
[v _UEP13 `VEuc  1 e 1 @3965 ]
"2338
[v _UEP13bits `VES1574  1 e 1 @3965 ]
"2392
[v _UEP14 `VEuc  1 e 1 @3966 ]
"2425
[v _UEP14bits `VES1574  1 e 1 @3966 ]
"2479
[v _UEP15 `VEuc  1 e 1 @3967 ]
"2512
[v _UEP15bits `VES1574  1 e 1 @3967 ]
"2566
[v _PORTA `VEuc  1 e 1 @3968 ]
[s S1938 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
"2613
[s S1946 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S1954 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S1960 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S1963 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S1966 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S1969 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S1971 . 1 `S1938 1 . 1 0 `S1946 1 . 1 0 `S1954 1 . 1 0 `S1960 1 . 1 0 `S1963 1 . 1 0 `S1966 1 . 1 0 `S1969 1 . 1 0 ]
[v _PORTAbits `VES1971  1 e 1 @3968 ]
"2722
[v _PORTB `VEuc  1 e 1 @3969 ]
[s S469 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"2752
[s S536 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S544 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S547 . 1 `S469 1 . 1 0 `S536 1 . 1 0 `S544 1 . 1 0 ]
[v _PORTBbits `VES547  1 e 1 @3969 ]
"2831
[v _PORTC `VEuc  1 e 1 @3970 ]
[s S2013 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
"2880
[s S2022 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S2029 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S2036 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S2039 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S2042 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S2045 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S2048 . 1 `S2013 1 . 1 0 `S2022 1 . 1 0 `S2029 1 . 1 0 `S2036 1 . 1 0 `S2039 1 . 1 0 `S2042 1 . 1 0 `S2045 1 . 1 0 ]
[v _PORTCbits `VES2048  1 e 1 @3970 ]
"2984
[v _PORTD `VEuc  1 e 1 @3971 ]
[s S354 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
"3015
[s S2101 . 1 `uc 1 SPP0 1 0 :1:0 
`uc 1 SPP1 1 0 :1:1 
`uc 1 SPP2 1 0 :1:2 
`uc 1 SPP3 1 0 :1:3 
`uc 1 SPP4 1 0 :1:4 
`uc 1 SPP5 1 0 :1:5 
`uc 1 SPP6 1 0 :1:6 
`uc 1 SPP7 1 0 :1:7 
]
[s S2110 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S2113 . 1 `S354 1 . 1 0 `S2101 1 . 1 0 `S2110 1 . 1 0 ]
[v _PORTDbits `VES2113  1 e 1 @3971 ]
"3104
[v _PORTE `VEuc  1 e 1 @3972 ]
[s S2139 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 RDPU 1 0 :1:7 
]
"3206
[s S2146 . 1 `uc 1 CK1SPP 1 0 :1:0 
`uc 1 CK2SPP 1 0 :1:1 
`uc 1 OESPP 1 0 :1:2 
]
[s S2150 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S2153 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S2156 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S2159 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S2162 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S2165 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S2168 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S2171 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S2174 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S2177 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S2180 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S2183 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S2186 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S2189 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S2192 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S2194 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S2196 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S2199 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S2202 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S2205 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S2208 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S2211 . 1 `S2139 1 . 1 0 `S2146 1 . 1 0 `S2150 1 . 1 0 `S2153 1 . 1 0 `S2156 1 . 1 0 `S2159 1 . 1 0 `S2162 1 . 1 0 `S2165 1 . 1 0 `S2168 1 . 1 0 `S2171 1 . 1 0 `S2174 1 . 1 0 `S2177 1 . 1 0 `S2180 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 `S2189 1 . 1 0 `S2192 1 . 1 0 `S2194 1 . 1 0 `S2196 1 . 1 0 `S2199 1 . 1 0 `S2202 1 . 1 0 `S2205 1 . 1 0 `S2208 1 . 1 0 ]
[v _PORTEbits `VES2211  1 e 1 @3972 ]
"3355
[v _LATA `VEuc  1 e 1 @3977 ]
[s S2308 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
"3406
[s S2316 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S2318 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S2321 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S2324 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S2327 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S2330 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S2333 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S2336 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S2339 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S2342 . 1 `S2308 1 . 1 0 `S2316 1 . 1 0 `S2318 1 . 1 0 `S2321 1 . 1 0 `S2324 1 . 1 0 `S2327 1 . 1 0 `S2330 1 . 1 0 `S2333 1 . 1 0 `S2336 1 . 1 0 `S2339 1 . 1 0 ]
[v _LATAbits `VES2342  1 e 1 @3977 ]
"3490
[v _LATB `VEuc  1 e 1 @3978 ]
[s S385 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
"3538
[s S394 . 1 `uc 1 LD0 1 0 :1:0 
]
[s S396 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
]
[s S399 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LD2 1 0 :1:2 
]
[s S402 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LD3 1 0 :1:3 
]
[s S405 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LD4 1 0 :1:4 
]
[s S408 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LD5 1 0 :1:5 
]
[s S411 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LD6 1 0 :1:6 
]
[s S414 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LD7 1 0 :1:7 
]
[u S417 . 1 `S385 1 . 1 0 `S394 1 . 1 0 `S396 1 . 1 0 `S399 1 . 1 0 `S402 1 . 1 0 `S405 1 . 1 0 `S408 1 . 1 0 `S411 1 . 1 0 `S414 1 . 1 0 ]
[v _LATBbits `VES417  1 e 1 @3978 ]
"3622
[v _LATC `VEuc  1 e 1 @3979 ]
[s S2463 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"3668
[s S2470 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S2472 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S2475 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S2478 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S2481 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S2484 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S2487 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S2490 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S2493 . 1 `S2463 1 . 1 0 `S2470 1 . 1 0 `S2472 1 . 1 0 `S2475 1 . 1 0 `S2478 1 . 1 0 `S2481 1 . 1 0 `S2484 1 . 1 0 `S2487 1 . 1 0 `S2490 1 . 1 0 ]
[v _LATCbits `VES2493  1 e 1 @3979 ]
"3737
[v _LATD `VEuc  1 e 1 @3980 ]
"3785
[v _LATDbits `VES417  1 e 1 @3980 ]
"3869
[v _LATE `VEuc  1 e 1 @3981 ]
[s S2534 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
]
"3912
[s S2538 . 1 `uc 1 LE0 1 0 :1:0 
]
[s S2540 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LE1 1 0 :1:1 
]
[s S2543 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LE2 1 0 :1:2 
]
[s S2546 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LE3 1 0 :1:3 
]
[s S2549 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LE4 1 0 :1:4 
]
[s S2552 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LE5 1 0 :1:5 
]
[s S2555 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LE6 1 0 :1:6 
]
[s S2558 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LE7 1 0 :1:7 
]
[u S2561 . 1 `S2534 1 . 1 0 `S2538 1 . 1 0 `S2540 1 . 1 0 `S2543 1 . 1 0 `S2546 1 . 1 0 `S2549 1 . 1 0 `S2552 1 . 1 0 `S2555 1 . 1 0 `S2558 1 . 1 0 ]
[v _LATEbits `VES2561  1 e 1 @3981 ]
"3971
[v _TRISA `VEuc  1 e 1 @3986 ]
"3976
[v _DDRA `VEuc  1 e 1 @3986 ]
[s S2600 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
"4001
[u S2616 . 1 `S2600 1 . 1 0 `S1938 1 . 1 0 ]
[v _TRISAbits `VES2616  1 e 1 @3986 ]
"4094
[v _DDRAbits `VES2616  1 e 1 @3986 ]
"4168
[v _TRISB `VEuc  1 e 1 @3987 ]
"4173
[v _DDRB `VEuc  1 e 1 @3987 ]
[s S218 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
"4200
[s S227 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S236 . 1 `S218 1 . 1 0 `S227 1 . 1 0 ]
[v _TRISBbits `VES236  1 e 1 @3987 ]
"4305
[v _DDRBbits `VES236  1 e 1 @3987 ]
"4389
[v _TRISC `VEuc  1 e 1 @3988 ]
"4394
[v _DDRC `VEuc  1 e 1 @3988 ]
[s S2714 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"4421
[s S2721 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2728 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2731 . 1 `S2714 1 . 1 0 `S2721 1 . 1 0 `S2728 1 . 1 0 ]
[v _TRISCbits `VES2731  1 e 1 @3988 ]
"4501
[v _DDRCbits `VES2731  1 e 1 @3988 ]
"4560
[v _TRISD `VEuc  1 e 1 @3989 ]
"4565
[v _DDRD `VEuc  1 e 1 @3989 ]
"4592
[v _TRISDbits `VES236  1 e 1 @3989 ]
"4697
[v _DDRDbits `VES236  1 e 1 @3989 ]
"4781
[v _TRISE `VEuc  1 e 1 @3990 ]
"4786
[v _DDRE `VEuc  1 e 1 @3990 ]
[s S2834 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
"4803
[s S2838 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S2842 . 1 `S2834 1 . 1 0 `S2838 1 . 1 0 ]
[v _TRISEbits `VES2842  1 e 1 @3990 ]
"4848
[v _DDREbits `VES2842  1 e 1 @3990 ]
"4882
[v _OSCTUNE `VEuc  1 e 1 @3995 ]
[s S2874 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
"4901
[s S2878 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S2884 . 1 `S2874 1 . 1 0 `S2878 1 . 1 0 ]
[v _OSCTUNEbits `VES2884  1 e 1 @3995 ]
"4940
[v _PIE1 `VEuc  1 e 1 @3997 ]
[s S2898 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
"4969
[s S2907 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S2910 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S2913 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S2916 . 1 `S2898 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 ]
[v _PIE1bits `VES2916  1 e 1 @3997 ]
"5028
[v _PIR1 `VEuc  1 e 1 @3998 ]
"5057
[v _PIR1bits `VES2916  1 e 1 @3998 ]
"5116
[v _IPR1 `VEuc  1 e 1 @3999 ]
"5145
[v _IPR1bits `VES2916  1 e 1 @3999 ]
"5204
[v _PIE2 `VEuc  1 e 1 @4000 ]
[s S3024 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
"5225
[s S3033 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S3036 . 1 `S3024 1 . 1 0 `S3033 1 . 1 0 ]
[v _PIE2bits `VES3036  1 e 1 @4000 ]
"5274
[v _PIR2 `VEuc  1 e 1 @4001 ]
"5295
[v _PIR2bits `VES3036  1 e 1 @4001 ]
"5344
[v _IPR2 `VEuc  1 e 1 @4002 ]
"5365
[v _IPR2bits `VES3036  1 e 1 @4002 ]
"5414
[v _EECON1 `VEuc  1 e 1 @4006 ]
[s S3108 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
"5435
[s S3117 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S3120 . 1 `S3108 1 . 1 0 `S3117 1 . 1 0 ]
[v _EECON1bits `VES3120  1 e 1 @4006 ]
"5479
[v _EECON2 `VEuc  1 e 1 @4007 ]
"5485
[v _EEDATA `VEuc  1 e 1 @4008 ]
"5491
[v _EEADR `VEuc  1 e 1 @4009 ]
"5497
[v _RCSTA `VEuc  1 e 1 @4011 ]
"5502
[v _RCSTA1 `VEuc  1 e 1 @4011 ]
[s S3140 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"5527
[s S3149 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S3152 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S3155 . 1 `S3140 1 . 1 0 `S3149 1 . 1 0 `S3152 1 . 1 0 ]
[v _RCSTAbits `VES3155  1 e 1 @4011 ]
"5600
[v _RCSTA1bits `VES3155  1 e 1 @4011 ]
"5654
[v _TXSTA `VEuc  1 e 1 @4012 ]
"5659
[v _TXSTA1 `VEuc  1 e 1 @4012 ]
[s S3211 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"5707
[s S3220 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S3223 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S3226 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S3229 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S3232 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S3235 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S3238 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S3240 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S3243 . 1 `S3211 1 . 1 0 `S3220 1 . 1 0 `S3223 1 . 1 0 `S3226 1 . 1 0 `S3229 1 . 1 0 `S3232 1 . 1 0 `S3235 1 . 1 0 `S3238 1 . 1 0 `S3240 1 . 1 0 ]
[v _TXSTAbits `VES3243  1 e 1 @4012 ]
"5833
[v _TXSTA1bits `VES3243  1 e 1 @4012 ]
"5917
[v _TXREG `VEuc  1 e 1 @4013 ]
"5922
[v _TXREG1 `VEuc  1 e 1 @4013 ]
"5928
[v _RCREG `VEuc  1 e 1 @4014 ]
"5933
[v _RCREG1 `VEuc  1 e 1 @4014 ]
"5939
[v _SPBRG `VEuc  1 e 1 @4015 ]
"5944
[v _SPBRG1 `VEuc  1 e 1 @4015 ]
"5950
[v _SPBRGH `VEuc  1 e 1 @4016 ]
"5956
[v _T3CON `VEuc  1 e 1 @4017 ]
[s S3368 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
"5999
[s S3371 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3379 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S3385 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S3388 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S3391 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S3394 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S3397 . 1 `S3368 1 . 1 0 `S3371 1 . 1 0 `S3379 1 . 1 0 `S3385 1 . 1 0 `S3388 1 . 1 0 `S3391 1 . 1 0 `S3394 1 . 1 0 ]
[v _T3CONbits `VES3397  1 e 1 @4017 ]
"6078
[v _TMR3 `VEus  1 e 2 @4018 ]
"6084
[v _TMR3L `VEuc  1 e 1 @4018 ]
"6090
[v _TMR3H `VEuc  1 e 1 @4019 ]
"6096
[v _CMCON `VEuc  1 e 1 @4020 ]
[s S3438 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
"6127
[s S3445 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S3449 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S3451 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S3454 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S3457 . 1 `S3438 1 . 1 0 `S3445 1 . 1 0 `S3449 1 . 1 0 `S3451 1 . 1 0 `S3454 1 . 1 0 ]
[v _CMCONbits `VES3457  1 e 1 @4020 ]
"6191
[v _CVRCON `VEuc  1 e 1 @4021 ]
[s S3483 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
"6216
[s S3489 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S3495 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S3498 . 1 `S3483 1 . 1 0 `S3489 1 . 1 0 `S3495 1 . 1 0 ]
[v _CVRCONbits `VES3498  1 e 1 @4021 ]
"6275
[v _ECCP1AS `VEuc  1 e 1 @4022 ]
"6280
[v _CCP1AS `VEuc  1 e 1 @4022 ]
[s S3519 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
"6302
[s S3524 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S3532 . 1 `S3519 1 . 1 0 `S3524 1 . 1 0 ]
[v _ECCP1ASbits `VES3532  1 e 1 @4022 ]
"6377
[v _CCP1ASbits `VES3532  1 e 1 @4022 ]
"6436
[v _ECCP1DEL `VEuc  1 e 1 @4023 ]
"6441
[v _CCP1DEL `VEuc  1 e 1 @4023 ]
[s S3580 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
"6461
[s S3583 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S3591 . 1 `S3580 1 . 1 0 `S3583 1 . 1 0 ]
[v _ECCP1DELbits `VES3591  1 e 1 @4023 ]
"6524
[v _CCP1DELbits `VES3591  1 e 1 @4023 ]
"6573
[v _BAUDCON `VEuc  1 e 1 @4024 ]
"6578
[v _BAUDCTL `VEuc  1 e 1 @4024 ]
[s S3633 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"6609
[s S3642 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S3647 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S3650 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S3653 . 1 `S3633 1 . 1 0 `S3642 1 . 1 0 `S3647 1 . 1 0 `S3650 1 . 1 0 ]
[v _BAUDCONbits `VES3653  1 e 1 @4024 ]
"6693
[v _BAUDCTLbits `VES3653  1 e 1 @4024 ]
"6752
[v _CCP2CON `VEuc  1 e 1 @4026 ]
[s S3725 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
"6771
[s S3728 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S3735 . 1 `S3725 1 . 1 0 `S3728 1 . 1 0 ]
[v _CCP2CONbits `VES3735  1 e 1 @4026 ]
"6815
[v _CCPR2 `VEus  1 e 2 @4027 ]
"6821
[v _CCPR2L `VEuc  1 e 1 @4027 ]
"6827
[v _CCPR2H `VEuc  1 e 1 @4028 ]
"6833
[v _CCP1CON `VEuc  1 e 1 @4029 ]
"6838
[v _ECCP1CON `VEuc  1 e 1 @4029 ]
[s S3753 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
"6860
[s S3757 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S3766 . 1 `S3753 1 . 1 0 `S3757 1 . 1 0 ]
[v _CCP1CONbits `VES3766  1 e 1 @4029 ]
"6935
[v _ECCP1CONbits `VES3766  1 e 1 @4029 ]
"6994
[v _CCPR1 `VEus  1 e 2 @4030 ]
"7000
[v _CCPR1L `VEuc  1 e 1 @4030 ]
"7006
[v _CCPR1H `VEuc  1 e 1 @4031 ]
"7012
[v _ADCON2 `VEuc  1 e 1 @4032 ]
[s S3816 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
"7033
[s S3821 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S3828 . 1 `S3816 1 . 1 0 `S3821 1 . 1 0 ]
[v _ADCON2bits `VES3828  1 e 1 @4032 ]
"7082
[v _ADCON1 `VEuc  1 e 1 @4033 ]
[s S3844 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
"7113
[s S3847 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S3854 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S3857 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S3860 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S3863 . 1 `S3844 1 . 1 0 `S3847 1 . 1 0 `S3854 1 . 1 0 `S3857 1 . 1 0 `S3860 1 . 1 0 ]
[v _ADCON1bits `VES3863  1 e 1 @4033 ]
"7172
[v _ADCON0 `VEuc  1 e 1 @4034 ]
[s S3889 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"7220
[s S3892 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S3899 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S3906 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S3909 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S3912 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S3915 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S3918 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S3921 . 1 `S3889 1 . 1 0 `S3892 1 . 1 0 `S3889 1 . 1 0 `S3899 1 . 1 0 `S3906 1 . 1 0 `S3909 1 . 1 0 `S3912 1 . 1 0 `S3915 1 . 1 0 `S3918 1 . 1 0 ]
[v _ADCON0bits `VES3921  1 e 1 @4034 ]
"7294
[v _ADRES `VEus  1 e 2 @4035 ]
"7300
[v _ADRESL `VEuc  1 e 1 @4035 ]
"7306
[v _ADRESH `VEuc  1 e 1 @4036 ]
"7312
[v _SSPCON2 `VEuc  1 e 1 @4037 ]
[s S3967 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"7329
[u S3976 . 1 `S3967 1 . 1 0 ]
[v _SSPCON2bits `VES3976  1 e 1 @4037 ]
"7373
[v _SSPCON1 `VEuc  1 e 1 @4038 ]
[s S3988 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"7393
[s S3994 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S3999 . 1 `S3988 1 . 1 0 `S3994 1 . 1 0 ]
[v _SSPCON1bits `VES3999  1 e 1 @4038 ]
"7442
[v _SSPSTAT `VEuc  1 e 1 @4039 ]
[s S4014 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"7544
[s S4017 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S4020 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S4035 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S4040 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S4046 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S4051 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S4054 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S4057 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S4062 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S4067 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S4072 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S4075 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S4078 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S4081 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S4084 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S4087 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S4090 . 1 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4035 1 . 1 0 `S4040 1 . 1 0 `S4046 1 . 1 0 `S4051 1 . 1 0 `S4054 1 . 1 0 `S4057 1 . 1 0 `S4062 1 . 1 0 `S4067 1 . 1 0 `S4072 1 . 1 0 `S4075 1 . 1 0 `S4078 1 . 1 0 `S4081 1 . 1 0 `S4084 1 . 1 0 `S4087 1 . 1 0 ]
[v _SSPSTATbits `VES4090  1 e 1 @4039 ]
"7708
[v _SSPADD `VEuc  1 e 1 @4040 ]
"7714
[v _SSPBUF `VEuc  1 e 1 @4041 ]
"7720
[v _T2CON `VEuc  1 e 1 @4042 ]
[s S4189 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
"7748
[s S4193 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S4201 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S4207 . 1 `S4189 1 . 1 0 `S4193 1 . 1 0 `S4201 1 . 1 0 ]
[v _T2CONbits `VES4207  1 e 1 @4042 ]
"7817
[v _PR2 `VEuc  1 e 1 @4043 ]
"7822
[v _MEMCON `VEuc  1 e 1 @4043 ]
"7828
[v _TMR2 `VEuc  1 e 1 @4044 ]
"7834
[v _T1CON `VEuc  1 e 1 @4045 ]
[s S4233 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
"7869
[s S4236 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S4244 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S4250 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S4253 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S4256 . 1 `S4233 1 . 1 0 `S4236 1 . 1 0 `S4244 1 . 1 0 `S4250 1 . 1 0 `S4253 1 . 1 0 ]
[v _T1CONbits `VES4256  1 e 1 @4045 ]
"7938
[v _TMR1 `VEus  1 e 2 @4046 ]
"7944
[v _TMR1L `VEuc  1 e 1 @4046 ]
"7950
[v _TMR1H `VEuc  1 e 1 @4047 ]
"7956
[v _RCON `VEuc  1 e 1 @4048 ]
[s S140 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
"8005
[s S142 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S145 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S148 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S151 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S154 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S163 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S166 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S174 . 1 `S140 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S154 1 . 1 0 `S163 1 . 1 0 `S166 1 . 1 0 ]
[v _RCONbits `VES174  1 e 1 @4048 ]
"8104
[v _WDTCON `VEuc  1 e 1 @4049 ]
[s S4289 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
"8117
[s S4291 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S4293 . 1 `S4289 1 . 1 0 `S4291 1 . 1 0 ]
[v _WDTCONbits `VES4293  1 e 1 @4049 ]
"8131
[v _HLVDCON `VEuc  1 e 1 @4050 ]
"8136
[v _LVDCON `VEuc  1 e 1 @4050 ]
[s S4302 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
"8172
[s S4308 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S4313 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S4320 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S4327 . 1 `S4302 1 . 1 0 `S4308 1 . 1 0 `S4313 1 . 1 0 `S4320 1 . 1 0 ]
[v _HLVDCONbits `VES4327  1 e 1 @4050 ]
"8301
[v _LVDCONbits `VES4327  1 e 1 @4050 ]
"8400
[v _OSCCON `VEuc  1 e 1 @4051 ]
[s S4414 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
"8423
[s S4420 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S4428 . 1 `S4414 1 . 1 0 `S4420 1 . 1 0 ]
[v _OSCCONbits `VES4428  1 e 1 @4051 ]
"8482
[v _T0CON `VEuc  1 e 1 @4053 ]
[s S4446 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
"8502
[s S4453 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S4457 . 1 `S4446 1 . 1 0 `S4453 1 . 1 0 ]
[v _T0CONbits `VES4457  1 e 1 @4053 ]
"8551
[v _TMR0 `VEus  1 e 2 @4054 ]
"8557
[v _TMR0L `VEuc  1 e 1 @4054 ]
"8563
[v _TMR0H `VEuc  1 e 1 @4055 ]
"8569
[v _STATUS `VEuc  1 e 1 @4056 ]
[s S4475 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
"8598
[s S4481 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S4483 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S4486 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S4489 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S4492 . 1 `S4475 1 . 1 0 `S4481 1 . 1 0 `S4483 1 . 1 0 `S4486 1 . 1 0 `S4489 1 . 1 0 ]
[v _STATUSbits `VES4492  1 e 1 @4056 ]
"8647
[v _FSR2 `VEus  1 e 2 @4057 ]
"8653
[v _FSR2L `VEuc  1 e 1 @4057 ]
"8659
[v _FSR2H `VEuc  1 e 1 @4058 ]
"8665
[v _PLUSW2 `VEuc  1 e 1 @4059 ]
"8671
[v _PREINC2 `VEuc  1 e 1 @4060 ]
"8677
[v _POSTDEC2 `VEuc  1 e 1 @4061 ]
"8683
[v _POSTINC2 `VEuc  1 e 1 @4062 ]
"8689
[v _INDF2 `VEuc  1 e 1 @4063 ]
"8695
[v _BSR `VEuc  1 e 1 @4064 ]
"8701
[v _FSR1 `VEus  1 e 2 @4065 ]
"8707
[v _FSR1L `VEuc  1 e 1 @4065 ]
"8713
[v _FSR1H `VEuc  1 e 1 @4066 ]
"8719
[v _PLUSW1 `VEuc  1 e 1 @4067 ]
"8725
[v _PREINC1 `VEuc  1 e 1 @4068 ]
"8731
[v _POSTDEC1 `VEuc  1 e 1 @4069 ]
"8737
[v _POSTINC1 `VEuc  1 e 1 @4070 ]
"8743
[v _INDF1 `VEuc  1 e 1 @4071 ]
"8749
[v _WREG `VEuc  1 e 1 @4072 ]
"8755
[v _FSR0 `VEus  1 e 2 @4073 ]
"8761
[v _FSR0L `VEuc  1 e 1 @4073 ]
"8767
[v _FSR0H `VEuc  1 e 1 @4074 ]
"8773
[v _PLUSW0 `VEuc  1 e 1 @4075 ]
"8779
[v _PREINC0 `VEuc  1 e 1 @4076 ]
"8785
[v _POSTDEC0 `VEuc  1 e 1 @4077 ]
"8791
[v _POSTINC0 `VEuc  1 e 1 @4078 ]
"8797
[v _INDF0 `VEuc  1 e 1 @4079 ]
"8803
[v _INTCON3 `VEuc  1 e 1 @4080 ]
"8830
[v _INTCON3bits `VES236  1 e 1 @4080 ]
"8894
[v _INTCON2 `VEuc  1 e 1 @4081 ]
[s S101 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"8921
[s S104 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S113 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S118 . 1 `S101 1 . 1 0 `S104 1 . 1 0 `S113 1 . 1 0 ]
[v _INTCON2bits `VES118  1 e 1 @4081 ]
"8970
[v _INTCON `VEuc  1 e 1 @4082 ]
[s S258 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"9022
[s S267 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S276 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S285 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S294 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S298 . 1 `S258 1 . 1 0 `S267 1 . 1 0 `S276 1 . 1 0 `S285 1 . 1 0 `S294 1 . 1 0 ]
[v _INTCONbits `VES298  1 e 1 @4082 ]
"9106
[v _PROD `VEus  1 e 2 @4083 ]
"9112
[v _PRODL `VEuc  1 e 1 @4083 ]
"9118
[v _PRODH `VEuc  1 e 1 @4084 ]
"9124
[v _TABLAT `VEuc  1 e 1 @4085 ]
"9131
[v _TBLPTR `VEum  1 e 3 @4086 ]
"9138
[v _TBLPTRL `VEuc  1 e 1 @4086 ]
"9144
[v _TBLPTRH `VEuc  1 e 1 @4087 ]
"9150
[v _TBLPTRU `VEuc  1 e 1 @4088 ]
"9157
[v _PCLAT `VEum  1 e 3 @4089 ]
"9164
[v _PC `VEum  1 e 3 @4089 ]
"9171
[v _PCL `VEuc  1 e 1 @4089 ]
"9177
[v _PCLATH `VEuc  1 e 1 @4090 ]
"9183
[v _PCLATU `VEuc  1 e 1 @4091 ]
"9189
[v _STKPTR `VEuc  1 e 1 @4092 ]
[s S4555 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
"9213
[s S4560 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S4566 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S4569 . 1 `S4555 1 . 1 0 `S4560 1 . 1 0 `S4566 1 . 1 0 ]
[v _STKPTRbits `VES4569  1 e 1 @4092 ]
"9263
[v _TOS `VEum  1 e 3 @4093 ]
"9270
[v _TOSL `VEuc  1 e 1 @4093 ]
"9276
[v _TOSH `VEuc  1 e 1 @4094 ]
"9282
[v _TOSU `VEuc  1 e 1 @4095 ]
"9294
[v _ABDEN `VEb  1 e 0 @32192 ]
"9296
[v _ABDOVF `VEb  1 e 0 @32199 ]
"9298
[v _ACKDT `VEb  1 e 0 @32301 ]
"9300
[v _ACKEN `VEb  1 e 0 @32300 ]
"9302
[v _ACKSTAT `VEb  1 e 0 @32302 ]
"9304
[v _ACQT0 `VEb  1 e 0 @32259 ]
"9306
[v _ACQT1 `VEb  1 e 0 @32260 ]
"9308
[v _ACQT2 `VEb  1 e 0 @32261 ]
"9310
[v _ACTVIE `VEb  1 e 0 @31562 ]
"9312
[v _ACTVIF `VEb  1 e 0 @31554 ]
"9314
[v _ADCS0 `VEb  1 e 0 @32256 ]
"9316
[v _ADCS1 `VEb  1 e 0 @32257 ]
"9318
[v _ADCS2 `VEb  1 e 0 @32258 ]
"9320
[v _ADDEN `VEb  1 e 0 @32091 ]
"9322
[v _ADDR0 `VEb  1 e 0 @31520 ]
"9324
[v _ADDR1 `VEb  1 e 0 @31521 ]
"9326
[v _ADDR2 `VEb  1 e 0 @31522 ]
"9328
[v _ADDR3 `VEb  1 e 0 @31523 ]
"9330
[v _ADDR4 `VEb  1 e 0 @31604 ]
"9332
[v _ADDR5 `VEb  1 e 0 @31605 ]
"9334
[v _ADDR6 `VEb  1 e 0 @31606 ]
"9336
[v _ADEN `VEb  1 e 0 @32091 ]
"9338
[v _ADFM `VEb  1 e 0 @32263 ]
"9340
[v _ADIE `VEb  1 e 0 @31982 ]
"9342
[v _ADIF `VEb  1 e 0 @31990 ]
"9344
[v _ADIP `VEb  1 e 0 @31998 ]
"9346
[v _ADON `VEb  1 e 0 @32272 ]
"9348
[v _AN0 `VEb  1 e 0 @31744 ]
"9350
[v _AN1 `VEb  1 e 0 @31745 ]
"9352
[v _AN2 `VEb  1 e 0 @31746 ]
"9354
[v _AN3 `VEb  1 e 0 @31747 ]
"9356
[v _AN4 `VEb  1 e 0 @31749 ]
"9358
[v _BCLIE `VEb  1 e 0 @32003 ]
"9360
[v _BCLIF `VEb  1 e 0 @32011 ]
"9362
[v _BCLIP `VEb  1 e 0 @32019 ]
"9364
[v _BF `VEb  1 e 0 @32312 ]
"9366
[v _BGST `VEb  1 e 0 @32405 ]
"9368
[v _BOR `VEb  1 e 0 @32384 ]
"9370
[v _BRG16 `VEb  1 e 0 @32195 ]
"9372
[v _BRGH `VEb  1 e 0 @32098 ]
"9374
[v _BRGH1 `VEb  1 e 0 @32098 ]
"9376
[v _BTOEE `VEb  1 e 0 @31580 ]
"9378
[v _BTOEF `VEb  1 e 0 @31572 ]
"9380
[v _BTSEE `VEb  1 e 0 @31583 ]
"9382
[v _BTSEF `VEb  1 e 0 @31575 ]
"9384
[v _BUSY `VEb  1 e 0 @31524 ]
"9386
[v _C1INV `VEb  1 e 0 @32164 ]
"9388
[v _C1OUT `VEb  1 e 0 @32166 ]
"9390
[v _C2INV `VEb  1 e 0 @32165 ]
"9392
[v _C2OUT `VEb  1 e 0 @32167 ]
"9394
[v _CARRY `VEb  1 e 0 @32448 ]
"9396
[v _CCP1 `VEb  1 e 0 @31762 ]
"9398
[v _CCP10 `VEb  1 e 0 @31778 ]
"9400
[v _CCP1IE `VEb  1 e 0 @31978 ]
"9402
[v _CCP1IF `VEb  1 e 0 @31986 ]
"9404
[v _CCP1IP `VEb  1 e 0 @31994 ]
"9406
[v _CCP1M0 `VEb  1 e 0 @32232 ]
"9408
[v _CCP1M1 `VEb  1 e 0 @32233 ]
"9410
[v _CCP1M2 `VEb  1 e 0 @32234 ]
"9412
[v _CCP1M3 `VEb  1 e 0 @32235 ]
"9414
[v _CCP2 `VEb  1 e 0 @31761 ]
"9416
[v _CCP2E `VEb  1 e 0 @31783 ]
"9418
[v _CCP2IE `VEb  1 e 0 @32000 ]
"9420
[v _CCP2IF `VEb  1 e 0 @32008 ]
"9422
[v _CCP2IP `VEb  1 e 0 @32016 ]
"9424
[v _CCP2M0 `VEb  1 e 0 @32208 ]
"9426
[v _CCP2M1 `VEb  1 e 0 @32209 ]
"9428
[v _CCP2M2 `VEb  1 e 0 @32210 ]
"9430
[v _CCP2M3 `VEb  1 e 0 @32211 ]
"9432
[v _CCP2_PA2 `VEb  1 e 0 @31755 ]
"9434
[v _CCP6E `VEb  1 e 0 @31782 ]
"9436
[v _CCP7E `VEb  1 e 0 @31781 ]
"9438
[v _CCP8E `VEb  1 e 0 @31780 ]
"9440
[v _CCP9E `VEb  1 e 0 @31779 ]
"9442
[v _CFGS `VEb  1 e 0 @32054 ]
"9444
[v _CHS0 `VEb  1 e 0 @32274 ]
"9446
[v _CHS1 `VEb  1 e 0 @32275 ]
"9448
[v _CHS2 `VEb  1 e 0 @32276 ]
"9450
[v _CHS3 `VEb  1 e 0 @32277 ]
"9452
[v _CHSN3 `VEb  1 e 0 @32267 ]
"9454
[v _CIS `VEb  1 e 0 @32163 ]
"9456
[v _CK `VEb  1 e 0 @31766 ]
"9458
[v _CK1SPP `VEb  1 e 0 @31776 ]
"9460
[v _CK2SPP `VEb  1 e 0 @31777 ]
"9462
[v _CKE `VEb  1 e 0 @32318 ]
"9464
[v _CKP `VEb  1 e 0 @32308 ]
"9466
[v _CLK1EN `VEb  1 e 0 @31516 ]
"9468
[v _CLKCFG0 `VEb  1 e 0 @31518 ]
"9470
[v _CLKCFG1 `VEb  1 e 0 @31519 ]
"9472
[v _CM0 `VEb  1 e 0 @32160 ]
"9474
[v _CM1 `VEb  1 e 0 @32161 ]
"9476
[v _CM2 `VEb  1 e 0 @32162 ]
"9478
[v _CMEN0 `VEb  1 e 0 @32160 ]
"9480
[v _CMEN1 `VEb  1 e 0 @32161 ]
"9482
[v _CMEN2 `VEb  1 e 0 @32162 ]
"9484
[v _CMIE `VEb  1 e 0 @32006 ]
"9486
[v _CMIF `VEb  1 e 0 @32014 ]
"9488
[v _CMIP `VEb  1 e 0 @32022 ]
"9490
[v _CRC16EE `VEb  1 e 0 @31578 ]
"9492
[v _CRC16EF `VEb  1 e 0 @31570 ]
"9494
[v _CRC5EE `VEb  1 e 0 @31577 ]
"9496
[v _CRC5EF `VEb  1 e 0 @31569 ]
"9498
[v _CREN `VEb  1 e 0 @32092 ]
"9500
[v _CS `VEb  1 e 0 @31778 ]
"9502
[v _CSEN `VEb  1 e 0 @31517 ]
"9504
[v _CSRC `VEb  1 e 0 @32103 ]
"9506
[v _CSRC1 `VEb  1 e 0 @32103 ]
"9508
[v _CVR0 `VEb  1 e 0 @32168 ]
"9510
[v _CVR1 `VEb  1 e 0 @32169 ]
"9512
[v _CVR2 `VEb  1 e 0 @32170 ]
"9514
[v _CVR3 `VEb  1 e 0 @32171 ]
"9516
[v _CVREF `VEb  1 e 0 @32172 ]
"9518
[v _CVREN `VEb  1 e 0 @32175 ]
"9520
[v _CVROE `VEb  1 e 0 @32174 ]
"9522
[v _CVROEN `VEb  1 e 0 @32174 ]
"9524
[v _CVRR `VEb  1 e 0 @32173 ]
"9526
[v _CVRSS `VEb  1 e 0 @32172 ]
"9528
[v _DA `VEb  1 e 0 @32317 ]
"9530
[v _DATA_ADDRESS `VEb  1 e 0 @32317 ]
"9532
[v _DC `VEb  1 e 0 @32449 ]
"9534
[v _DC1B0 `VEb  1 e 0 @32236 ]
"9536
[v _DC1B1 `VEb  1 e 0 @32237 ]
"9538
[v _DC2B0 `VEb  1 e 0 @32212 ]
"9540
[v _DC2B1 `VEb  1 e 0 @32213 ]
"9542
[v _DFN8EE `VEb  1 e 0 @31579 ]
"9544
[v _DFN8EF `VEb  1 e 0 @31571 ]
"9546
[v _DIR `VEb  1 e 0 @31586 ]
"9548
[v _DONE `VEb  1 e 0 @32273 ]
"9550
[v _DT `VEb  1 e 0 @31767 ]
"9552
[v _D_A `VEb  1 e 0 @32317 ]
"9554
[v _D_NOT_A `VEb  1 e 0 @32317 ]
"9556
[v _D_nA `VEb  1 e 0 @32317 ]
"9558
[v _ECCPAS0 `VEb  1 e 0 @32180 ]
"9560
[v _ECCPAS1 `VEb  1 e 0 @32181 ]
"9562
[v _ECCPAS2 `VEb  1 e 0 @32182 ]
"9564
[v _ECCPASE `VEb  1 e 0 @32183 ]
"9566
[v _EEFS `VEb  1 e 0 @32054 ]
"9568
[v _EEIE `VEb  1 e 0 @32004 ]
"9570
[v _EEIF `VEb  1 e 0 @32012 ]
"9572
[v _EEIP `VEb  1 e 0 @32020 ]
"9574
[v _EEPGD `VEb  1 e 0 @32055 ]
"9576
[v _ENDP0 `VEb  1 e 0 @31587 ]
"9578
[v _ENDP1 `VEb  1 e 0 @31588 ]
"9580
[v _ENDP2 `VEb  1 e 0 @31589 ]
"9582
[v _ENDP3 `VEb  1 e 0 @31590 ]
"9584
[v _EP0CONDIS `VEb  1 e 0 @31619 ]
"9586
[v _EP0HSHK `VEb  1 e 0 @31620 ]
"9588
[v _EP0INEN `VEb  1 e 0 @31617 ]
"9590
[v _EP0OUTEN `VEb  1 e 0 @31618 ]
"9592
[v _EP0STALL `VEb  1 e 0 @31616 ]
"9594
[v _EP1CONDIS `VEb  1 e 0 @31627 ]
"9596
[v _EP1HSHK `VEb  1 e 0 @31628 ]
"9598
[v _EP1INEN `VEb  1 e 0 @31625 ]
"9600
[v _EP1OUTEN `VEb  1 e 0 @31626 ]
"9602
[v _EP1STALL `VEb  1 e 0 @31624 ]
"9604
[v _EP2CONDIS `VEb  1 e 0 @31635 ]
"9606
[v _EP2HSHK `VEb  1 e 0 @31636 ]
"9608
[v _EP2INEN `VEb  1 e 0 @31633 ]
"9610
[v _EP2OUTEN `VEb  1 e 0 @31634 ]
"9612
[v _EP2STALL `VEb  1 e 0 @31632 ]
"9614
[v _EP3CONDIS `VEb  1 e 0 @31643 ]
"9616
[v _EP3HSHK `VEb  1 e 0 @31644 ]
"9618
[v _EP3INEN `VEb  1 e 0 @31641 ]
"9620
[v _EP3OUTEN `VEb  1 e 0 @31642 ]
"9622
[v _EP3STALL `VEb  1 e 0 @31640 ]
"9624
[v _EP4CONDIS `VEb  1 e 0 @31651 ]
"9626
[v _EP4HSHK `VEb  1 e 0 @31652 ]
"9628
[v _EP4INEN `VEb  1 e 0 @31649 ]
"9630
[v _EP4OUTEN `VEb  1 e 0 @31650 ]
"9632
[v _EP4STALL `VEb  1 e 0 @31648 ]
"9634
[v _EP5CONDIS `VEb  1 e 0 @31659 ]
"9636
[v _EP5HSHK `VEb  1 e 0 @31660 ]
"9638
[v _EP5INEN `VEb  1 e 0 @31657 ]
"9640
[v _EP5OUTEN `VEb  1 e 0 @31658 ]
"9642
[v _EP5STALL `VEb  1 e 0 @31656 ]
"9644
[v _EP6CONDIS `VEb  1 e 0 @31667 ]
"9646
[v _EP6HSHK `VEb  1 e 0 @31668 ]
"9648
[v _EP6INEN `VEb  1 e 0 @31665 ]
"9650
[v _EP6OUTEN `VEb  1 e 0 @31666 ]
"9652
[v _EP6STALL `VEb  1 e 0 @31664 ]
"9654
[v _EP7CONDIS `VEb  1 e 0 @31675 ]
"9656
[v _EP7HSHK `VEb  1 e 0 @31676 ]
"9658
[v _EP7INEN `VEb  1 e 0 @31673 ]
"9660
[v _EP7OUTEN `VEb  1 e 0 @31674 ]
"9662
[v _EP7STALL `VEb  1 e 0 @31672 ]
"9664
[v _EPCONDIS0 `VEb  1 e 0 @31619 ]
"9666
[v _EPCONDIS1 `VEb  1 e 0 @31627 ]
"9668
[v _EPCONDIS10 `VEb  1 e 0 @31699 ]
"9670
[v _EPCONDIS11 `VEb  1 e 0 @31707 ]
"9672
[v _EPCONDIS12 `VEb  1 e 0 @31715 ]
"9674
[v _EPCONDIS13 `VEb  1 e 0 @31723 ]
"9676
[v _EPCONDIS14 `VEb  1 e 0 @31731 ]
"9678
[v _EPCONDIS15 `VEb  1 e 0 @31739 ]
"9680
[v _EPCONDIS2 `VEb  1 e 0 @31635 ]
"9682
[v _EPCONDIS3 `VEb  1 e 0 @31643 ]
"9684
[v _EPCONDIS4 `VEb  1 e 0 @31651 ]
"9686
[v _EPCONDIS5 `VEb  1 e 0 @31659 ]
"9688
[v _EPCONDIS6 `VEb  1 e 0 @31667 ]
"9690
[v _EPCONDIS7 `VEb  1 e 0 @31675 ]
"9692
[v _EPCONDIS8 `VEb  1 e 0 @31683 ]
"9694
[v _EPCONDIS9 `VEb  1 e 0 @31691 ]
"9696
[v _EPHSHK0 `VEb  1 e 0 @31620 ]
"9698
[v _EPHSHK1 `VEb  1 e 0 @31628 ]
"9700
[v _EPHSHK10 `VEb  1 e 0 @31700 ]
"9702
[v _EPHSHK11 `VEb  1 e 0 @31708 ]
"9704
[v _EPHSHK12 `VEb  1 e 0 @31716 ]
"9706
[v _EPHSHK13 `VEb  1 e 0 @31724 ]
"9708
[v _EPHSHK14 `VEb  1 e 0 @31732 ]
"9710
[v _EPHSHK15 `VEb  1 e 0 @31740 ]
"9712
[v _EPHSHK2 `VEb  1 e 0 @31636 ]
"9714
[v _EPHSHK3 `VEb  1 e 0 @31644 ]
"9716
[v _EPHSHK4 `VEb  1 e 0 @31652 ]
"9718
[v _EPHSHK5 `VEb  1 e 0 @31660 ]
"9720
[v _EPHSHK6 `VEb  1 e 0 @31668 ]
"9722
[v _EPHSHK7 `VEb  1 e 0 @31676 ]
"9724
[v _EPHSHK8 `VEb  1 e 0 @31684 ]
"9726
[v _EPHSHK9 `VEb  1 e 0 @31692 ]
"9728
[v _EPINEN0 `VEb  1 e 0 @31617 ]
"9730
[v _EPINEN1 `VEb  1 e 0 @31625 ]
"9732
[v _EPINEN10 `VEb  1 e 0 @31697 ]
"9734
[v _EPINEN11 `VEb  1 e 0 @31705 ]
"9736
[v _EPINEN12 `VEb  1 e 0 @31713 ]
"9738
[v _EPINEN13 `VEb  1 e 0 @31721 ]
"9740
[v _EPINEN14 `VEb  1 e 0 @31729 ]
"9742
[v _EPINEN15 `VEb  1 e 0 @31737 ]
"9744
[v _EPINEN2 `VEb  1 e 0 @31633 ]
"9746
[v _EPINEN3 `VEb  1 e 0 @31641 ]
"9748
[v _EPINEN4 `VEb  1 e 0 @31649 ]
"9750
[v _EPINEN5 `VEb  1 e 0 @31657 ]
"9752
[v _EPINEN6 `VEb  1 e 0 @31665 ]
"9754
[v _EPINEN7 `VEb  1 e 0 @31673 ]
"9756
[v _EPINEN8 `VEb  1 e 0 @31681 ]
"9758
[v _EPINEN9 `VEb  1 e 0 @31689 ]
"9760
[v _EPOUTEN0 `VEb  1 e 0 @31618 ]
"9762
[v _EPOUTEN1 `VEb  1 e 0 @31626 ]
"9764
[v _EPOUTEN10 `VEb  1 e 0 @31698 ]
"9766
[v _EPOUTEN11 `VEb  1 e 0 @31706 ]
"9768
[v _EPOUTEN12 `VEb  1 e 0 @31714 ]
"9770
[v _EPOUTEN13 `VEb  1 e 0 @31722 ]
"9772
[v _EPOUTEN14 `VEb  1 e 0 @31730 ]
"9774
[v _EPOUTEN15 `VEb  1 e 0 @31738 ]
"9776
[v _EPOUTEN2 `VEb  1 e 0 @31634 ]
"9778
[v _EPOUTEN3 `VEb  1 e 0 @31642 ]
"9780
[v _EPOUTEN4 `VEb  1 e 0 @31650 ]
"9782
[v _EPOUTEN5 `VEb  1 e 0 @31658 ]
"9784
[v _EPOUTEN6 `VEb  1 e 0 @31666 ]
"9786
[v _EPOUTEN7 `VEb  1 e 0 @31674 ]
"9788
[v _EPOUTEN8 `VEb  1 e 0 @31682 ]
"9790
[v _EPOUTEN9 `VEb  1 e 0 @31690 ]
"9792
[v _EPSTALL0 `VEb  1 e 0 @31616 ]
"9794
[v _EPSTALL1 `VEb  1 e 0 @31624 ]
"9796
[v _EPSTALL10 `VEb  1 e 0 @31696 ]
"9798
[v _EPSTALL11 `VEb  1 e 0 @31704 ]
"9800
[v _EPSTALL12 `VEb  1 e 0 @31712 ]
"9802
[v _EPSTALL13 `VEb  1 e 0 @31720 ]
"9804
[v _EPSTALL14 `VEb  1 e 0 @31728 ]
"9806
[v _EPSTALL15 `VEb  1 e 0 @31736 ]
"9808
[v _EPSTALL2 `VEb  1 e 0 @31632 ]
"9810
[v _EPSTALL3 `VEb  1 e 0 @31640 ]
"9812
[v _EPSTALL4 `VEb  1 e 0 @31648 ]
"9814
[v _EPSTALL5 `VEb  1 e 0 @31656 ]
"9816
[v _EPSTALL6 `VEb  1 e 0 @31664 ]
"9818
[v _EPSTALL7 `VEb  1 e 0 @31672 ]
"9820
[v _EPSTALL8 `VEb  1 e 0 @31680 ]
"9822
[v _EPSTALL9 `VEb  1 e 0 @31688 ]
"9824
[v _FERR `VEb  1 e 0 @32090 ]
"9826
[v _FLTS `VEb  1 e 0 @32410 ]
"9828
[v _FREE `VEb  1 e 0 @32052 ]
"9830
[v _FRM0 `VEb  1 e 0 @31536 ]
"9832
[v _FRM1 `VEb  1 e 0 @31537 ]
"9834
[v _FRM10 `VEb  1 e 0 @31546 ]
"9836
[v _FRM2 `VEb  1 e 0 @31538 ]
"9838
[v _FRM3 `VEb  1 e 0 @31539 ]
"9840
[v _FRM4 `VEb  1 e 0 @31540 ]
"9842
[v _FRM5 `VEb  1 e 0 @31541 ]
"9844
[v _FRM6 `VEb  1 e 0 @31542 ]
"9846
[v _FRM7 `VEb  1 e 0 @31543 ]
"9848
[v _FRM8 `VEb  1 e 0 @31544 ]
"9850
[v _FRM9 `VEb  1 e 0 @31545 ]
"9852
[v _FSEN `VEb  1 e 0 @31610 ]
"9854
[v _GCEN `VEb  1 e 0 @32303 ]
"9856
[v _GIE `VEb  1 e 0 @32663 ]
"9858
[v _GIEH `VEb  1 e 0 @32663 ]
"9860
[v _GIEL `VEb  1 e 0 @32662 ]
"9862
[v _GIE_GIEH `VEb  1 e 0 @32663 ]
"9864
[v _GO `VEb  1 e 0 @32273 ]
"9866
[v _GODONE `VEb  1 e 0 @32273 ]
"9868
[v _GO_DONE `VEb  1 e 0 @32273 ]
"9870
[v _GO_NOT_DONE `VEb  1 e 0 @32273 ]
"9872
[v _GO_nDONE `VEb  1 e 0 @32273 ]
"9874
[v _HLVDEN `VEb  1 e 0 @32404 ]
"9876
[v _HLVDIE `VEb  1 e 0 @32002 ]
"9878
[v _HLVDIF `VEb  1 e 0 @32010 ]
"9880
[v _HLVDIN `VEb  1 e 0 @31749 ]
"9882
[v _HLVDIP `VEb  1 e 0 @32018 ]
"9884
[v _HLVDL0 `VEb  1 e 0 @32400 ]
"9886
[v _HLVDL1 `VEb  1 e 0 @32401 ]
"9888
[v _HLVDL2 `VEb  1 e 0 @32402 ]
"9890
[v _HLVDL3 `VEb  1 e 0 @32403 ]
"9892
[v _I2C_DAT `VEb  1 e 0 @32317 ]
"9894
[v _I2C_READ `VEb  1 e 0 @32314 ]
"9896
[v _I2C_START `VEb  1 e 0 @32315 ]
"9898
[v _I2C_STOP `VEb  1 e 0 @32316 ]
"9900
[v _IDLEIE `VEb  1 e 0 @31564 ]
"9902
[v _IDLEIF `VEb  1 e 0 @31556 ]
"9904
[v _IDLEN `VEb  1 e 0 @32415 ]
"9906
[v _INT0 `VEb  1 e 0 @31752 ]
"9908
[v _INT0E `VEb  1 e 0 @32660 ]
"9910
[v _INT0F `VEb  1 e 0 @32657 ]
"9912
[v _INT0IE `VEb  1 e 0 @32660 ]
"9914
[v _INT0IF `VEb  1 e 0 @32657 ]
"9916
[v _INT1 `VEb  1 e 0 @31753 ]
"9918
[v _INT1E `VEb  1 e 0 @32643 ]
"9920
[v _INT1F `VEb  1 e 0 @32640 ]
"9922
[v _INT1IE `VEb  1 e 0 @32643 ]
"9924
[v _INT1IF `VEb  1 e 0 @32640 ]
"9926
[v _INT1IP `VEb  1 e 0 @32646 ]
"9928
[v _INT1P `VEb  1 e 0 @32646 ]
"9930
[v _INT2 `VEb  1 e 0 @31754 ]
"9932
[v _INT2E `VEb  1 e 0 @32644 ]
"9934
[v _INT2F `VEb  1 e 0 @32641 ]
"9936
[v _INT2IE `VEb  1 e 0 @32644 ]
"9938
[v _INT2IF `VEb  1 e 0 @32641 ]
"9940
[v _INT2IP `VEb  1 e 0 @32647 ]
"9942
[v _INT2P `VEb  1 e 0 @32647 ]
"9944
[v _INTEDG0 `VEb  1 e 0 @32654 ]
"9946
[v _INTEDG1 `VEb  1 e 0 @32653 ]
"9948
[v _INTEDG2 `VEb  1 e 0 @32652 ]
"9950
[v _INTSRC `VEb  1 e 0 @31967 ]
"9952
[v _IOFS `VEb  1 e 0 @32410 ]
"9954
[v _IPEN `VEb  1 e 0 @32391 ]
"9956
[v _IRCF0 `VEb  1 e 0 @32412 ]
"9958
[v _IRCF1 `VEb  1 e 0 @32413 ]
"9960
[v _IRCF2 `VEb  1 e 0 @32414 ]
"9962
[v _IRVST `VEb  1 e 0 @32405 ]
"9964
[v _IVRST `VEb  1 e 0 @32405 ]
"9966
[v _LA0 `VEb  1 e 0 @31816 ]
"9968
[v _LA1 `VEb  1 e 0 @31817 ]
"9970
[v _LA2 `VEb  1 e 0 @31818 ]
"9972
[v _LA3 `VEb  1 e 0 @31819 ]
"9974
[v _LA4 `VEb  1 e 0 @31820 ]
"9976
[v _LA5 `VEb  1 e 0 @31821 ]
"9978
[v _LA6 `VEb  1 e 0 @31822 ]
"9980
[v _LA7 `VEb  1 e 0 @31823 ]
"9982
[v _LATA0 `VEb  1 e 0 @31816 ]
"9984
[v _LATA1 `VEb  1 e 0 @31817 ]
"9986
[v _LATA2 `VEb  1 e 0 @31818 ]
"9988
[v _LATA3 `VEb  1 e 0 @31819 ]
"9990
[v _LATA4 `VEb  1 e 0 @31820 ]
"9992
[v _LATA5 `VEb  1 e 0 @31821 ]
"9994
[v _LATA6 `VEb  1 e 0 @31822 ]
"9996
[v _LATA7 `VEb  1 e 0 @31823 ]
"9998
[v _LATB0 `VEb  1 e 0 @31824 ]
"10000
[v _LATB1 `VEb  1 e 0 @31825 ]
"10002
[v _LATB2 `VEb  1 e 0 @31826 ]
"10004
[v _LATB3 `VEb  1 e 0 @31827 ]
"10006
[v _LATB4 `VEb  1 e 0 @31828 ]
"10008
[v _LATB5 `VEb  1 e 0 @31829 ]
"10010
[v _LATB6 `VEb  1 e 0 @31830 ]
"10012
[v _LATB7 `VEb  1 e 0 @31831 ]
"10014
[v _LATC0 `VEb  1 e 0 @31832 ]
"10016
[v _LATC1 `VEb  1 e 0 @31833 ]
"10018
[v _LATC2 `VEb  1 e 0 @31834 ]
"10020
[v _LATC6 `VEb  1 e 0 @31838 ]
"10022
[v _LATC7 `VEb  1 e 0 @31839 ]
"10024
[v _LATD0 `VEb  1 e 0 @31840 ]
"10026
[v _LATD1 `VEb  1 e 0 @31841 ]
"10028
[v _LATD2 `VEb  1 e 0 @31842 ]
"10030
[v _LATD3 `VEb  1 e 0 @31843 ]
"10032
[v _LATD4 `VEb  1 e 0 @31844 ]
"10034
[v _LATD5 `VEb  1 e 0 @31845 ]
"10036
[v _LATD6 `VEb  1 e 0 @31846 ]
"10038
[v _LATD7 `VEb  1 e 0 @31847 ]
"10040
[v _LATE0 `VEb  1 e 0 @31848 ]
"10042
[v _LATE1 `VEb  1 e 0 @31849 ]
"10044
[v _LATE2 `VEb  1 e 0 @31850 ]
"10046
[v _LB0 `VEb  1 e 0 @31824 ]
"10048
[v _LB1 `VEb  1 e 0 @31825 ]
"10050
[v _LB2 `VEb  1 e 0 @31826 ]
"10052
[v _LB3 `VEb  1 e 0 @31827 ]
"10054
[v _LB4 `VEb  1 e 0 @31828 ]
"10056
[v _LB5 `VEb  1 e 0 @31829 ]
"10058
[v _LB6 `VEb  1 e 0 @31830 ]
"10060
[v _LB7 `VEb  1 e 0 @31831 ]
"10062
[v _LC0 `VEb  1 e 0 @31832 ]
"10064
[v _LC1 `VEb  1 e 0 @31833 ]
"10066
[v _LC2 `VEb  1 e 0 @31834 ]
"10068
[v _LC3 `VEb  1 e 0 @31835 ]
"10070
[v _LC4 `VEb  1 e 0 @31836 ]
"10072
[v _LC5 `VEb  1 e 0 @31837 ]
"10074
[v _LC6 `VEb  1 e 0 @31838 ]
"10076
[v _LC7 `VEb  1 e 0 @31839 ]
"10078
[v _LD0 `VEb  1 e 0 @31840 ]
"10080
[v _LD1 `VEb  1 e 0 @31841 ]
"10082
[v _LD2 `VEb  1 e 0 @31842 ]
"10084
[v _LD3 `VEb  1 e 0 @31843 ]
"10086
[v _LD4 `VEb  1 e 0 @31844 ]
"10088
[v _LD5 `VEb  1 e 0 @31845 ]
"10090
[v _LD6 `VEb  1 e 0 @31846 ]
"10092
[v _LD7 `VEb  1 e 0 @31847 ]
"10094
[v _LE0 `VEb  1 e 0 @31848 ]
"10096
[v _LE1 `VEb  1 e 0 @31849 ]
"10098
[v _LE2 `VEb  1 e 0 @31850 ]
"10100
[v _LE3 `VEb  1 e 0 @31851 ]
"10102
[v _LE4 `VEb  1 e 0 @31852 ]
"10104
[v _LE5 `VEb  1 e 0 @31853 ]
"10106
[v _LE6 `VEb  1 e 0 @31854 ]
"10108
[v _LE7 `VEb  1 e 0 @31855 ]
"10110
[v _LVDEN `VEb  1 e 0 @32404 ]
"10112
[v _LVDIE `VEb  1 e 0 @32002 ]
"10114
[v _LVDIF `VEb  1 e 0 @32010 ]
"10116
[v _LVDIN `VEb  1 e 0 @31749 ]
"10118
[v _LVDIP `VEb  1 e 0 @32018 ]
"10120
[v _LVDL0 `VEb  1 e 0 @32400 ]
"10122
[v _LVDL1 `VEb  1 e 0 @32401 ]
"10124
[v _LVDL2 `VEb  1 e 0 @32402 ]
"10126
[v _LVDL3 `VEb  1 e 0 @32403 ]
"10128
[v _LVV0 `VEb  1 e 0 @32400 ]
"10130
[v _LVV1 `VEb  1 e 0 @32401 ]
"10132
[v _LVV2 `VEb  1 e 0 @32402 ]
"10134
[v _LVV3 `VEb  1 e 0 @32403 ]
"10136
[v _NEGATIVE `VEb  1 e 0 @32452 ]
"10138
[v _NOT_A `VEb  1 e 0 @32317 ]
"10140
[v _NOT_ADDRESS `VEb  1 e 0 @32317 ]
"10142
[v _NOT_BOR `VEb  1 e 0 @32384 ]
"10144
[v _NOT_DONE `VEb  1 e 0 @32273 ]
"10146
[v _NOT_IPEN `VEb  1 e 0 @32391 ]
"10148
[v _NOT_PD `VEb  1 e 0 @32386 ]
"10150
[v _NOT_POR `VEb  1 e 0 @32385 ]
"10152
[v _NOT_RBPU `VEb  1 e 0 @32655 ]
"10154
[v _NOT_RI `VEb  1 e 0 @32388 ]
"10156
[v _NOT_T1SYNC `VEb  1 e 0 @32362 ]
"10158
[v _NOT_T3SYNC `VEb  1 e 0 @32138 ]
"10160
[v _NOT_TO `VEb  1 e 0 @32387 ]
"10162
[v _NOT_W `VEb  1 e 0 @32314 ]
"10164
[v _NOT_WRITE `VEb  1 e 0 @32314 ]
"10166
[v _OERR `VEb  1 e 0 @32089 ]
"10168
[v _OESPP `VEb  1 e 0 @31778 ]
"10170
[v _OSC2 `VEb  1 e 0 @31750 ]
"10172
[v _OSCFIE `VEb  1 e 0 @32007 ]
"10174
[v _OSCFIF `VEb  1 e 0 @32015 ]
"10176
[v _OSCFIP `VEb  1 e 0 @32023 ]
"10178
[v _OSTS `VEb  1 e 0 @32411 ]
"10180
[v _OV `VEb  1 e 0 @32451 ]
"10182
[v _OVERFLOW `VEb  1 e 0 @32451 ]
"10184
[v _P1A `VEb  1 e 0 @31762 ]
"10186
[v _P1M0 `VEb  1 e 0 @32238 ]
"10188
[v _P1M1 `VEb  1 e 0 @32239 ]
"10190
[v _PA1 `VEb  1 e 0 @31762 ]
"10192
[v _PA2 `VEb  1 e 0 @31761 ]
"10194
[v _PA2E `VEb  1 e 0 @31783 ]
"10196
[v _PB1E `VEb  1 e 0 @31782 ]
"10198
[v _PB2 `VEb  1 e 0 @31778 ]
"10200
[v _PB3E `VEb  1 e 0 @31780 ]
"10202
[v _PC1E `VEb  1 e 0 @31781 ]
"10204
[v _PC2 `VEb  1 e 0 @31777 ]
"10206
[v _PC3E `VEb  1 e 0 @31779 ]
"10208
[v _PCFG0 `VEb  1 e 0 @32264 ]
"10210
[v _PCFG1 `VEb  1 e 0 @32265 ]
"10212
[v _PCFG2 `VEb  1 e 0 @32266 ]
"10214
[v _PCFG3 `VEb  1 e 0 @32267 ]
"10216
[v _PD `VEb  1 e 0 @32386 ]
"10218
[v _PD2 `VEb  1 e 0 @31776 ]
"10220
[v _PDC0 `VEb  1 e 0 @32184 ]
"10222
[v _PDC1 `VEb  1 e 0 @32185 ]
"10224
[v _PDC2 `VEb  1 e 0 @32186 ]
"10226
[v _PDC3 `VEb  1 e 0 @32187 ]
"10228
[v _PDC4 `VEb  1 e 0 @32188 ]
"10230
[v _PDC5 `VEb  1 e 0 @32189 ]
"10232
[v _PDC6 `VEb  1 e 0 @32190 ]
"10234
[v _PEIE `VEb  1 e 0 @32662 ]
"10236
[v _PEIE_GIEL `VEb  1 e 0 @32662 ]
"10238
[v _PEN `VEb  1 e 0 @32298 ]
"10240
[v _PGC `VEb  1 e 0 @31758 ]
"10242
[v _PGD `VEb  1 e 0 @31759 ]
"10244
[v _PGM `VEb  1 e 0 @31757 ]
"10246
[v _PIDEE `VEb  1 e 0 @31576 ]
"10248
[v _PIDEF `VEb  1 e 0 @31568 ]
"10250
[v _PKTDIS `VEb  1 e 0 @31596 ]
"10252
[v _POR `VEb  1 e 0 @32385 ]
"10254
[v _PPB0 `VEb  1 e 0 @31608 ]
"10256
[v _PPB1 `VEb  1 e 0 @31609 ]
"10258
[v _PPBI `VEb  1 e 0 @31585 ]
"10260
[v _PPBRST `VEb  1 e 0 @31598 ]
"10262
[v _PRSEN `VEb  1 e 0 @32191 ]
"10264
[v _PSA `VEb  1 e 0 @32427 ]
"10266
[v _PSPIE `VEb  1 e 0 @31983 ]
"10268
[v _PSPIF `VEb  1 e 0 @31991 ]
"10270
[v _PSPIP `VEb  1 e 0 @31999 ]
"10272
[v _PSSAC0 `VEb  1 e 0 @32178 ]
"10274
[v _PSSAC1 `VEb  1 e 0 @32179 ]
"10276
[v _PSSBD0 `VEb  1 e 0 @32176 ]
"10278
[v _PSSBD1 `VEb  1 e 0 @32177 ]
"10280
[v _RA0 `VEb  1 e 0 @31744 ]
"10282
[v _RA1 `VEb  1 e 0 @31745 ]
"10284
[v _RA2 `VEb  1 e 0 @31746 ]
"10286
[v _RA3 `VEb  1 e 0 @31747 ]
"10288
[v _RA4 `VEb  1 e 0 @31748 ]
"10290
[v _RA5 `VEb  1 e 0 @31749 ]
"10292
[v _RA6 `VEb  1 e 0 @31750 ]
"10294
[v _RA7 `VEb  1 e 0 @31751 ]
"10296
[v _RB0 `VEb  1 e 0 @31752 ]
"10298
[v _RB1 `VEb  1 e 0 @31753 ]
"10300
[v _RB2 `VEb  1 e 0 @31754 ]
"10302
[v _RB3 `VEb  1 e 0 @31755 ]
"10304
[v _RB4 `VEb  1 e 0 @31756 ]
"10306
[v _RB5 `VEb  1 e 0 @31757 ]
"10308
[v _RB6 `VEb  1 e 0 @31758 ]
"10310
[v _RB7 `VEb  1 e 0 @31759 ]
"10312
[v _RBIE `VEb  1 e 0 @32659 ]
"10314
[v _RBIF `VEb  1 e 0 @32656 ]
"10316
[v _RBIP `VEb  1 e 0 @32648 ]
"10318
[v _RBPU `VEb  1 e 0 @32655 ]
"10320
[v _RC0 `VEb  1 e 0 @31760 ]
"10322
[v _RC1 `VEb  1 e 0 @31761 ]
"10324
[v _RC1IE `VEb  1 e 0 @31981 ]
"10326
[v _RC1IF `VEb  1 e 0 @31989 ]
"10328
[v _RC1IP `VEb  1 e 0 @31997 ]
"10330
[v _RC2 `VEb  1 e 0 @31762 ]
"10332
[v _RC3 `VEb  1 e 0 @31763 ]
"10334
[v _RC4 `VEb  1 e 0 @31764 ]
"10336
[v _RC5 `VEb  1 e 0 @31765 ]
"10338
[v _RC6 `VEb  1 e 0 @31766 ]
"10340
[v _RC7 `VEb  1 e 0 @31767 ]
"10342
[v _RCEN `VEb  1 e 0 @32299 ]
"10344
[v _RCIDL `VEb  1 e 0 @32198 ]
"10346
[v _RCIE `VEb  1 e 0 @31981 ]
"10348
[v _RCIF `VEb  1 e 0 @31989 ]
"10350
[v _RCIP `VEb  1 e 0 @31997 ]
"10352
[v _RCMT `VEb  1 e 0 @32198 ]
"10354
[v _RD `VEb  1 e 0 @32048 ]
"10356
[v _RD0 `VEb  1 e 0 @31768 ]
"10358
[v _RD1 `VEb  1 e 0 @31769 ]
"10360
[v _RD163 `VEb  1 e 0 @32143 ]
"10362
[v _RD2 `VEb  1 e 0 @31770 ]
"10364
[v _RD3 `VEb  1 e 0 @31771 ]
"10366
[v _RD4 `VEb  1 e 0 @31772 ]
"10368
[v _RD5 `VEb  1 e 0 @31773 ]
"10370
[v _RD6 `VEb  1 e 0 @31774 ]
"10372
[v _RD7 `VEb  1 e 0 @31775 ]
"10374
[v _RDE `VEb  1 e 0 @31776 ]
"10376
[v _RDPU `VEb  1 e 0 @31783 ]
"10378
[v _RDSPP `VEb  1 e 0 @31527 ]
"10380
[v _RE0 `VEb  1 e 0 @31776 ]
"10382
[v _RE1 `VEb  1 e 0 @31777 ]
"10384
[v _RE2 `VEb  1 e 0 @31778 ]
"10386
[v _RE3 `VEb  1 e 0 @31779 ]
"10388
[v _RE4 `VEb  1 e 0 @31780 ]
"10390
[v _RE5 `VEb  1 e 0 @31781 ]
"10392
[v _RE6 `VEb  1 e 0 @31782 ]
"10394
[v _RE7 `VEb  1 e 0 @31783 ]
"10396
[v _READ_WRITE `VEb  1 e 0 @32314 ]
"10398
[v _RESUME `VEb  1 e 0 @31594 ]
"10400
[v _RI `VEb  1 e 0 @32388 ]
"10402
[v _RJPU `VEb  1 e 0 @31751 ]
"10404
[v _RSEN `VEb  1 e 0 @32297 ]
"10406
[v _RW `VEb  1 e 0 @32314 ]
"10408
[v _RX `VEb  1 e 0 @31767 ]
"10410
[v _RX9 `VEb  1 e 0 @32094 ]
"10412
[v _RX9D `VEb  1 e 0 @32088 ]
"10414
[v _RXCKP `VEb  1 e 0 @32197 ]
"10416
[v _RXDTP `VEb  1 e 0 @32197 ]
"10418
[v _R_NOT_W `VEb  1 e 0 @32314 ]
"10420
[v _R_W `VEb  1 e 0 @32314 ]
"10422
[v _R_nW `VEb  1 e 0 @32314 ]
"10424
[v _SBOREN `VEb  1 e 0 @32390 ]
"10426
[v _SCKP `VEb  1 e 0 @32196 ]
"10428
[v _SCS0 `VEb  1 e 0 @32408 ]
"10430
[v _SCS1 `VEb  1 e 0 @32409 ]
"10432
[v _SE0 `VEb  1 e 0 @31597 ]
"10434
[v _SEN `VEb  1 e 0 @32296 ]
"10436
[v _SENDB `VEb  1 e 0 @32099 ]
"10438
[v _SENDB1 `VEb  1 e 0 @32099 ]
"10440
[v _SMP `VEb  1 e 0 @32319 ]
"10442
[v _SOFIE `VEb  1 e 0 @31566 ]
"10444
[v _SOFIF `VEb  1 e 0 @31558 ]
"10446
[v _SOSCEN `VEb  1 e 0 @32363 ]
"10448
[v _SOSCEN3 `VEb  1 e 0 @32139 ]
"10450
[v _SPEN `VEb  1 e 0 @32095 ]
"10452
[v _SPP0 `VEb  1 e 0 @31768 ]
"10454
[v _SPP1 `VEb  1 e 0 @31769 ]
"10456
[v _SPP2 `VEb  1 e 0 @31770 ]
"10458
[v _SPP3 `VEb  1 e 0 @31771 ]
"10460
[v _SPP4 `VEb  1 e 0 @31772 ]
"10462
[v _SPP5 `VEb  1 e 0 @31773 ]
"10464
[v _SPP6 `VEb  1 e 0 @31774 ]
"10466
[v _SPP7 `VEb  1 e 0 @31775 ]
"10468
[v _SPPBUSY `VEb  1 e 0 @31524 ]
"10470
[v _SPPEN `VEb  1 e 0 @31528 ]
"10472
[v _SPPIE `VEb  1 e 0 @31983 ]
"10474
[v _SPPIF `VEb  1 e 0 @31991 ]
"10476
[v _SPPIP `VEb  1 e 0 @31999 ]
"10478
[v _SPPOWN `VEb  1 e 0 @31529 ]
"10480
[v _SREN `VEb  1 e 0 @32093 ]
"10482
[v _SRENA `VEb  1 e 0 @32093 ]
"10484
[v _SS2 `VEb  1 e 0 @31775 ]
"10486
[v _SSPEN `VEb  1 e 0 @32309 ]
"10488
[v _SSPIE `VEb  1 e 0 @31979 ]
"10490
[v _SSPIF `VEb  1 e 0 @31987 ]
"10492
[v _SSPIP `VEb  1 e 0 @31995 ]
"10494
[v _SSPM0 `VEb  1 e 0 @32304 ]
"10496
[v _SSPM1 `VEb  1 e 0 @32305 ]
"10498
[v _SSPM2 `VEb  1 e 0 @32306 ]
"10500
[v _SSPM3 `VEb  1 e 0 @32307 ]
"10502
[v _SSPOV `VEb  1 e 0 @32310 ]
"10504
[v _STALLIE `VEb  1 e 0 @31565 ]
"10506
[v _STALLIF `VEb  1 e 0 @31557 ]
"10508
[v _START `VEb  1 e 0 @32315 ]
"10510
[v _STKFUL `VEb  1 e 0 @32743 ]
"10512
[v _STKOVF `VEb  1 e 0 @32743 ]
"10514
[v _STKPTR0 `VEb  1 e 0 @32736 ]
"10516
[v _STKPTR1 `VEb  1 e 0 @32737 ]
"10518
[v _STKPTR2 `VEb  1 e 0 @32738 ]
"10520
[v _STKPTR3 `VEb  1 e 0 @32739 ]
"10522
[v _STKPTR4 `VEb  1 e 0 @32740 ]
"10524
[v _STKUNF `VEb  1 e 0 @32742 ]
"10526
[v _STOP `VEb  1 e 0 @32316 ]
"10528
[v _SUSPND `VEb  1 e 0 @31593 ]
"10530
[v _SWDTE `VEb  1 e 0 @32392 ]
"10532
[v _SWDTEN `VEb  1 e 0 @32392 ]
"10534
[v _SYNC `VEb  1 e 0 @32100 ]
"10536
[v _SYNC1 `VEb  1 e 0 @32100 ]
"10538
[v _T08BIT `VEb  1 e 0 @32430 ]
"10540
[v _T0CKI `VEb  1 e 0 @31748 ]
"10542
[v _T0CS `VEb  1 e 0 @32429 ]
"10544
[v _T0IE `VEb  1 e 0 @32661 ]
"10546
[v _T0IF `VEb  1 e 0 @32658 ]
"10548
[v _T0IP `VEb  1 e 0 @32650 ]
"10550
[v _T0PS0 `VEb  1 e 0 @32424 ]
"10552
[v _T0PS1 `VEb  1 e 0 @32425 ]
"10554
[v _T0PS2 `VEb  1 e 0 @32426 ]
"10556
[v _T0SE `VEb  1 e 0 @32428 ]
"10558
[v _T13CKI `VEb  1 e 0 @31760 ]
"10560
[v _T1CKPS0 `VEb  1 e 0 @32364 ]
"10562
[v _T1CKPS1 `VEb  1 e 0 @32365 ]
"10564
[v _T1OSCEN `VEb  1 e 0 @32363 ]
"10566
[v _T1OSI `VEb  1 e 0 @31761 ]
"10568
[v _T1OSO `VEb  1 e 0 @31760 ]
"10570
[v _T1RD16 `VEb  1 e 0 @32367 ]
"10572
[v _T1RUN `VEb  1 e 0 @32366 ]
"10574
[v _T1SYNC `VEb  1 e 0 @32362 ]
"10576
[v _T2CKPS0 `VEb  1 e 0 @32336 ]
"10578
[v _T2CKPS1 `VEb  1 e 0 @32337 ]
"10580
[v _T2OUTPS0 `VEb  1 e 0 @32339 ]
"10582
[v _T2OUTPS1 `VEb  1 e 0 @32340 ]
"10584
[v _T2OUTPS2 `VEb  1 e 0 @32341 ]
"10586
[v _T2OUTPS3 `VEb  1 e 0 @32342 ]
"10588
[v _T3CCP1 `VEb  1 e 0 @32139 ]
"10590
[v _T3CCP2 `VEb  1 e 0 @32142 ]
"10592
[v _T3CKPS0 `VEb  1 e 0 @32140 ]
"10594
[v _T3CKPS1 `VEb  1 e 0 @32141 ]
"10596
[v _T3NSYNC `VEb  1 e 0 @32138 ]
"10598
[v _T3RD16 `VEb  1 e 0 @32143 ]
"10600
[v _T3SYNC `VEb  1 e 0 @32138 ]
"10602
[v _TMR0IE `VEb  1 e 0 @32661 ]
"10604
[v _TMR0IF `VEb  1 e 0 @32658 ]
"10606
[v _TMR0IP `VEb  1 e 0 @32650 ]
"10608
[v _TMR0ON `VEb  1 e 0 @32431 ]
"10610
[v _TMR1CS `VEb  1 e 0 @32361 ]
"10612
[v _TMR1IE `VEb  1 e 0 @31976 ]
"10614
[v _TMR1IF `VEb  1 e 0 @31984 ]
"10616
[v _TMR1IP `VEb  1 e 0 @31992 ]
"10618
[v _TMR1ON `VEb  1 e 0 @32360 ]
"10620
[v _TMR2IE `VEb  1 e 0 @31977 ]
"10622
[v _TMR2IF `VEb  1 e 0 @31985 ]
"10624
[v _TMR2IP `VEb  1 e 0 @31993 ]
"10626
[v _TMR2ON `VEb  1 e 0 @32338 ]
"10628
[v _TMR3CS `VEb  1 e 0 @32137 ]
"10630
[v _TMR3IE `VEb  1 e 0 @32001 ]
"10632
[v _TMR3IF `VEb  1 e 0 @32009 ]
"10634
[v _TMR3IP `VEb  1 e 0 @32017 ]
"10636
[v _TMR3ON `VEb  1 e 0 @32136 ]
"10638
[v _TO `VEb  1 e 0 @32387 ]
"10640
[v _TOUTPS0 `VEb  1 e 0 @32339 ]
"10642
[v _TOUTPS1 `VEb  1 e 0 @32340 ]
"10644
[v _TOUTPS2 `VEb  1 e 0 @32341 ]
"10646
[v _TOUTPS3 `VEb  1 e 0 @32342 ]
"10648
[v _TRISA0 `VEb  1 e 0 @31888 ]
"10650
[v _TRISA1 `VEb  1 e 0 @31889 ]
"10652
[v _TRISA2 `VEb  1 e 0 @31890 ]
"10654
[v _TRISA3 `VEb  1 e 0 @31891 ]
"10656
[v _TRISA4 `VEb  1 e 0 @31892 ]
"10658
[v _TRISA5 `VEb  1 e 0 @31893 ]
"10660
[v _TRISA6 `VEb  1 e 0 @31894 ]
"10662
[v _TRISB0 `VEb  1 e 0 @31896 ]
"10664
[v _TRISB1 `VEb  1 e 0 @31897 ]
"10666
[v _TRISB2 `VEb  1 e 0 @31898 ]
"10668
[v _TRISB3 `VEb  1 e 0 @31899 ]
"10670
[v _TRISB4 `VEb  1 e 0 @31900 ]
"10672
[v _TRISB5 `VEb  1 e 0 @31901 ]
"10674
[v _TRISB6 `VEb  1 e 0 @31902 ]
"10676
[v _TRISB7 `VEb  1 e 0 @31903 ]
"10678
[v _TRISC0 `VEb  1 e 0 @31904 ]
"10680
[v _TRISC1 `VEb  1 e 0 @31905 ]
"10682
[v _TRISC2 `VEb  1 e 0 @31906 ]
"10684
[v _TRISC3 `VEb  1 e 0 @31907 ]
"10686
[v _TRISC6 `VEb  1 e 0 @31910 ]
"10688
[v _TRISC7 `VEb  1 e 0 @31911 ]
"10690
[v _TRISD0 `VEb  1 e 0 @31912 ]
"10692
[v _TRISD1 `VEb  1 e 0 @31913 ]
"10694
[v _TRISD2 `VEb  1 e 0 @31914 ]
"10696
[v _TRISD3 `VEb  1 e 0 @31915 ]
"10698
[v _TRISD4 `VEb  1 e 0 @31916 ]
"10700
[v _TRISD5 `VEb  1 e 0 @31917 ]
"10702
[v _TRISD6 `VEb  1 e 0 @31918 ]
"10704
[v _TRISD7 `VEb  1 e 0 @31919 ]
"10706
[v _TRISE0 `VEb  1 e 0 @31920 ]
"10708
[v _TRISE1 `VEb  1 e 0 @31921 ]
"10710
[v _TRISE2 `VEb  1 e 0 @31922 ]
"10712
[v _TRMT `VEb  1 e 0 @32097 ]
"10714
[v _TRMT1 `VEb  1 e 0 @32097 ]
"10716
[v _TRNIE `VEb  1 e 0 @31563 ]
"10718
[v _TRNIF `VEb  1 e 0 @31555 ]
"10720
[v _TUN0 `VEb  1 e 0 @31960 ]
"10722
[v _TUN1 `VEb  1 e 0 @31961 ]
"10724
[v _TUN2 `VEb  1 e 0 @31962 ]
"10726
[v _TUN3 `VEb  1 e 0 @31963 ]
"10728
[v _TUN4 `VEb  1 e 0 @31964 ]
"10730
[v _TX `VEb  1 e 0 @31766 ]
"10732
[v _TX1IE `VEb  1 e 0 @31980 ]
"10734
[v _TX1IF `VEb  1 e 0 @31988 ]
"10736
[v _TX1IP `VEb  1 e 0 @31996 ]
"10738
[v _TX9 `VEb  1 e 0 @32102 ]
"10740
[v _TX91 `VEb  1 e 0 @32102 ]
"10742
[v _TX9D `VEb  1 e 0 @32096 ]
"10744
[v _TX9D1 `VEb  1 e 0 @32096 ]
"10746
[v _TXCKP `VEb  1 e 0 @32196 ]
"10748
[v _TXEN `VEb  1 e 0 @32101 ]
"10750
[v _TXEN1 `VEb  1 e 0 @32101 ]
"10752
[v _TXIE `VEb  1 e 0 @31980 ]
"10754
[v _TXIF `VEb  1 e 0 @31988 ]
"10756
[v _TXIP `VEb  1 e 0 @31996 ]
"10758
[v _UA `VEb  1 e 0 @32313 ]
"10760
[v _UERRIE `VEb  1 e 0 @31561 ]
"10762
[v _UERRIF `VEb  1 e 0 @31553 ]
"10764
[v _ULPWUIN `VEb  1 e 0 @31744 ]
"10766
[v _UOEMON `VEb  1 e 0 @31614 ]
"10768
[v _UPP0 `VEb  1 e 0 @31608 ]
"10770
[v _UPP1 `VEb  1 e 0 @31609 ]
"10772
[v _UPUEN `VEb  1 e 0 @31612 ]
"10774
[v _URSTIE `VEb  1 e 0 @31560 ]
"10776
[v _URSTIF `VEb  1 e 0 @31552 ]
"10778
[v _USBEN `VEb  1 e 0 @31595 ]
"10780
[v _USBIE `VEb  1 e 0 @32005 ]
"10782
[v _USBIF `VEb  1 e 0 @32013 ]
"10784
[v _USBIP `VEb  1 e 0 @32021 ]
"10786
[v _UTEYE `VEb  1 e 0 @31615 ]
"10788
[v _UTRDIS `VEb  1 e 0 @31611 ]
"10790
[v _VCFG0 `VEb  1 e 0 @32268 ]
"10792
[v _VCFG01 `VEb  1 e 0 @32268 ]
"10794
[v _VCFG1 `VEb  1 e 0 @32269 ]
"10796
[v _VCFG11 `VEb  1 e 0 @32269 ]
"10798
[v _VDIRMAG `VEb  1 e 0 @32407 ]
"10800
[v _VREFM `VEb  1 e 0 @31746 ]
"10802
[v _VREFP `VEb  1 e 0 @31747 ]
"10804
[v _W4E `VEb  1 e 0 @32193 ]
"10806
[v _WCOL `VEb  1 e 0 @32311 ]
"10808
[v _WR `VEb  1 e 0 @32049 ]
"10810
[v _WRE `VEb  1 e 0 @31777 ]
"10812
[v _WREN `VEb  1 e 0 @32050 ]
"10814
[v _WRERR `VEb  1 e 0 @32051 ]
"10816
[v _WRSPP `VEb  1 e 0 @31526 ]
"10818
[v _WS0 `VEb  1 e 0 @31512 ]
"10820
[v _WS1 `VEb  1 e 0 @31513 ]
"10822
[v _WS2 `VEb  1 e 0 @31514 ]
"10824
[v _WS3 `VEb  1 e 0 @31515 ]
"10826
[v _WUE `VEb  1 e 0 @32193 ]
"10828
[v _ZERO `VEb  1 e 0 @32450 ]
"10830
[v _nA `VEb  1 e 0 @32317 ]
"10832
[v _nADDRESS `VEb  1 e 0 @32317 ]
"10834
[v _nBOR `VEb  1 e 0 @32384 ]
"10836
[v _nDONE `VEb  1 e 0 @32273 ]
"10838
[v _nIPEN `VEb  1 e 0 @32391 ]
"10840
[v _nPD `VEb  1 e 0 @32386 ]
"10842
[v _nPOR `VEb  1 e 0 @32385 ]
"10844
[v _nRBPU `VEb  1 e 0 @32655 ]
"10846
[v _nRI `VEb  1 e 0 @32388 ]
"10848
[v _nT1SYNC `VEb  1 e 0 @32362 ]
"10850
[v _nT3SYNC `VEb  1 e 0 @32138 ]
"10852
[v _nTO `VEb  1 e 0 @32387 ]
"10854
[v _nW `VEb  1 e 0 @32314 ]
"10856
[v _nWRITE `VEb  1 e 0 @32314 ]
"95 /Applications/microchip/xc8/v1.10/include/stdlib.h
[v _environ `*.M*.Muc  1 e 2 0 ]
"3 /Applications/microchip/xc8/v1.10/sources/errno.c
[v _errno `i  1 e 2 0 ]
"41 main.c
[v _led `VE[4]uc  1 e 4 0 ]
"42
[v _index `VEi  1 e 2 0 ]
"43
[v _bank `uc  1 e 1 0 ]
"44
[v _vol_0 `uc  1 e 1 0 ]
"45
[v _vol_1 `uc  1 e 1 0 ]
"46
[v _instr_0 `uc  1 e 1 0 ]
"47
[v _instr_1 `uc  1 e 1 0 ]
"33 midi_cmd.c
[v _atk `uc  1 e 1 0 ]
"34
[v _rel `uc  1 e 1 0 ]
"35
[v _play `uc  1 s 1 play ]
"36
[v _stp `uc  1 s 1 stp ]
"37
[v _ctrl `uc  1 s 1 ctrl ]
"38
[v _bank_sel `uc  1 s 1 bank_sel ]
"39
[v _vol_chg `uc  1 s 1 vol_chg ]
"43
[v _whole `f  1 e 3 0 ]
"44
[v _half `f  1 e 3 0 ]
"45
[v _quarter `f  1 e 3 0 ]
"46
[v _eighth `f  1 e 3 0 ]
"47
[v _sixteenth `f  1 e 3 0 ]
"49
[v _incyc `f  1 e 3 0 ]
"50
[v _cpb `f  1 e 3 0 ]
[s S5374 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
"11 plib/CCP/cap18def.c
[u S5377 capstatus 1 `S5374 1 . 1 0 `uc 1 . 1 0 :8:0 
]
[v _CapStatus `S5377  1 e 1 0 ]
[s S5385 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
"5 plib/USART/udefs.c
[u S5391 USART 1 `uc 1 val 1 0 `S5385 1 . 1 0 ]
[v _USART_Status `S5391  1 e 1 0 ]
"49 main.c
[v _main `(v  1 e 0 0 ]
{
"119
} 0
"601 oot_bank.c
[v _prelude `(v  1 e 0 0 ]
{
"849
} 0
"450
[v _bolero `(v  1 e 0 0 ]
{
"598
} 0
"18
[v _storms `(v  1 e 0 0 ]
{
"19
[v storms@i `i  1 a 2 16 ]
"296
} 0
"300
[v _forest `(v  1 e 0 0 ]
{
"447
} 0
"137 midi_cmd.c
[v _stopNote `(v  1 e 0 0 ]
{
[v stopNote@channel `uc  1 p 1 24 ]
[v stopNote@note `uc  1 p 1 25 ]
"139
} 0
"170
[v _nr `(v  1 e 0 0 ]
{
[v nr@type `uc  1 p 1 37 ]
"194
} 0
"132
[v _playNote `(v  1 e 0 0 ]
{
[v playNote@channel `uc  1 p 1 24 ]
[v playNote@note `uc  1 p 1 25 ]
"134
} 0
"9 ../common/d10ktcyx.c
[v _Delay10KTCYx `(v  1 e 0 0 ]
{
[v Delay10KTCYx@unit `uc  1 p 1 35 ]
"13
} 0
"147 midi_cmd.c
[v _setTempo `(v  1 e 0 0 ]
{
[v setTempo@tempo `f  1 p 3 51 ]
"164
} 0
"124
[v _setInstrument `(v  1 e 0 0 ]
{
[v setInstrument@channel `uc  1 p 1 24 ]
[v setInstrument@instr `uc  1 p 1 25 ]
"126
} 0
"118
[v _setVol `(v  1 e 0 0 ]
{
[v setVol@channel `uc  1 p 1 24 ]
[v setVol@vol `uc  1 p 1 25 ]
"120
} 0
"110
[v _setBank `(v  1 e 0 0 ]
{
[v setBank@channel `uc  1 p 1 24 ]
[v setBank@bank `uc  1 p 1 25 ]
"113
} 0
"56
[v _midi_init `(v  1 e 0 0 ]
{
"85
} 0
"91
[v _txMIDI `(v  1 e 0 0 ]
{
[v txMIDI@cmd `uc  1 p 1 20 ]
[v txMIDI@data1 `uc  1 p 1 21 ]
[v txMIDI@data2 `uc  1 p 1 22 ]
"104
} 0
"52 /Applications/microchip/xc8/v1.10/sources/ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
{
"54
[v ___ftmul@f3_as_product `um  1 a 3 6 ]
"53
[v ___ftmul@sign `uc  1 a 1 10 ]
[v ___ftmul@cntr `uc  1 a 1 9 ]
[v ___ftmul@exp `uc  1 a 1 5 ]
"52
[v ___ftmul@f1 `f  1 p 3 45 ]
[v ___ftmul@f2 `f  1 p 3 48 ]
"84
} 0
"50 /Applications/microchip/xc8/v1.10/sources/ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
{
"52
[v ___ftdiv@f3 `f  1 a 3 40 ]
"51
[v ___ftdiv@sign `uc  1 a 1 44 ]
[v ___ftdiv@exp `uc  1 a 1 43 ]
[v ___ftdiv@cntr `uc  1 a 1 39 ]
"50
[v ___ftdiv@f1 `f  1 p 3 28 ]
[v ___ftdiv@f2 `f  1 p 3 31 ]
"78
} 0
"63 /Applications/microchip/xc8/v1.10/sources/float.c
[v ___ftpack `(f  1 e 3 0 ]
{
[v ___ftpack@arg `um  1 p 3 20 ]
[v ___ftpack@exp `uc  1 p 1 23 ]
[v ___ftpack@sign `uc  1 p 1 24 ]
"86
} 0
"45 /Applications/microchip/xc8/v1.10/sources/fttol.c
[v ___fttol `(l  1 e 4 0 ]
{
"47
[v ___fttol@lval `ul  1 a 4 30 ]
"46
[v ___fttol@exp1 `uc  1 a 1 34 ]
[v ___fttol@sign1 `uc  1 a 1 29 ]
"45
[v ___fttol@f1 `f  1 p 3 20 ]
"73
} 0
"122 main.c
[v _lp_int `IL(v  1 e 0 0 ]
{
"172
} 0
"9 ../common/d10ktcyx.c
[v i1_Delay10KTCYx `(v  1 e 0 0 ]
{
[v i1Delay10KTCYx@unit `uc  1 p 1 0 ]
"13
} 0
