{
  "module_name": "phy.h",
  "hash_id": "862053b26c8368fa82bc0a3a246ace49a0aac0df134f55673aab56f5aeed9a5d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/e1000e/phy.h",
  "human_readable_source": " \n \n\n#ifndef _E1000E_PHY_H_\n#define _E1000E_PHY_H_\n\ns32 e1000e_check_downshift(struct e1000_hw *hw);\ns32 e1000_check_polarity_m88(struct e1000_hw *hw);\ns32 e1000_check_polarity_igp(struct e1000_hw *hw);\ns32 e1000_check_polarity_ife(struct e1000_hw *hw);\ns32 e1000e_check_reset_block_generic(struct e1000_hw *hw);\ns32 e1000e_copper_link_setup_igp(struct e1000_hw *hw);\ns32 e1000e_copper_link_setup_m88(struct e1000_hw *hw);\ns32 e1000e_phy_force_speed_duplex_igp(struct e1000_hw *hw);\ns32 e1000e_phy_force_speed_duplex_m88(struct e1000_hw *hw);\ns32 e1000_phy_force_speed_duplex_ife(struct e1000_hw *hw);\ns32 e1000e_get_cable_length_m88(struct e1000_hw *hw);\ns32 e1000e_get_cable_length_igp_2(struct e1000_hw *hw);\ns32 e1000e_get_cfg_done_generic(struct e1000_hw *hw);\ns32 e1000e_get_phy_id(struct e1000_hw *hw);\ns32 e1000e_get_phy_info_igp(struct e1000_hw *hw);\ns32 e1000e_get_phy_info_m88(struct e1000_hw *hw);\ns32 e1000_get_phy_info_ife(struct e1000_hw *hw);\ns32 e1000e_phy_sw_reset(struct e1000_hw *hw);\nvoid e1000e_phy_force_speed_duplex_setup(struct e1000_hw *hw, u16 *phy_ctrl);\ns32 e1000e_phy_hw_reset_generic(struct e1000_hw *hw);\ns32 e1000e_phy_reset_dsp(struct e1000_hw *hw);\ns32 e1000e_read_kmrn_reg(struct e1000_hw *hw, u32 offset, u16 *data);\ns32 e1000e_read_kmrn_reg_locked(struct e1000_hw *hw, u32 offset, u16 *data);\ns32 e1000_set_page_igp(struct e1000_hw *hw, u16 page);\ns32 e1000e_read_phy_reg_igp(struct e1000_hw *hw, u32 offset, u16 *data);\ns32 e1000e_read_phy_reg_igp_locked(struct e1000_hw *hw, u32 offset, u16 *data);\ns32 e1000e_read_phy_reg_m88(struct e1000_hw *hw, u32 offset, u16 *data);\ns32 e1000e_set_d3_lplu_state(struct e1000_hw *hw, bool active);\ns32 e1000e_setup_copper_link(struct e1000_hw *hw);\ns32 e1000e_write_kmrn_reg(struct e1000_hw *hw, u32 offset, u16 data);\ns32 e1000e_write_kmrn_reg_locked(struct e1000_hw *hw, u32 offset, u16 data);\ns32 e1000e_write_phy_reg_igp(struct e1000_hw *hw, u32 offset, u16 data);\ns32 e1000e_write_phy_reg_igp_locked(struct e1000_hw *hw, u32 offset, u16 data);\ns32 e1000e_write_phy_reg_m88(struct e1000_hw *hw, u32 offset, u16 data);\ns32 e1000e_phy_has_link_generic(struct e1000_hw *hw, u32 iterations,\n\t\t\t\tu32 usec_interval, bool *success);\ns32 e1000e_phy_init_script_igp3(struct e1000_hw *hw);\nenum e1000_phy_type e1000e_get_phy_type_from_id(u32 phy_id);\ns32 e1000e_determine_phy_address(struct e1000_hw *hw);\ns32 e1000e_write_phy_reg_bm(struct e1000_hw *hw, u32 offset, u16 data);\ns32 e1000e_read_phy_reg_bm(struct e1000_hw *hw, u32 offset, u16 *data);\ns32 e1000_enable_phy_wakeup_reg_access_bm(struct e1000_hw *hw, u16 *phy_reg);\ns32 e1000_disable_phy_wakeup_reg_access_bm(struct e1000_hw *hw, u16 *phy_reg);\ns32 e1000e_read_phy_reg_bm2(struct e1000_hw *hw, u32 offset, u16 *data);\ns32 e1000e_write_phy_reg_bm2(struct e1000_hw *hw, u32 offset, u16 data);\nvoid e1000_power_up_phy_copper(struct e1000_hw *hw);\nvoid e1000_power_down_phy_copper(struct e1000_hw *hw);\ns32 e1000e_read_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 *data);\ns32 e1000e_write_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 data);\ns32 e1000_read_phy_reg_hv(struct e1000_hw *hw, u32 offset, u16 *data);\ns32 e1000_read_phy_reg_hv_locked(struct e1000_hw *hw, u32 offset, u16 *data);\ns32 e1000_read_phy_reg_page_hv(struct e1000_hw *hw, u32 offset, u16 *data);\ns32 e1000_write_phy_reg_hv(struct e1000_hw *hw, u32 offset, u16 data);\ns32 e1000_write_phy_reg_hv_locked(struct e1000_hw *hw, u32 offset, u16 data);\ns32 e1000_write_phy_reg_page_hv(struct e1000_hw *hw, u32 offset, u16 data);\ns32 e1000_link_stall_workaround_hv(struct e1000_hw *hw);\ns32 e1000_copper_link_setup_82577(struct e1000_hw *hw);\ns32 e1000_check_polarity_82577(struct e1000_hw *hw);\ns32 e1000_get_phy_info_82577(struct e1000_hw *hw);\ns32 e1000_phy_force_speed_duplex_82577(struct e1000_hw *hw);\ns32 e1000_get_cable_length_82577(struct e1000_hw *hw);\n\n#define E1000_MAX_PHY_ADDR\t\t8\n\n \n#define IGP01E1000_PHY_PORT_CONFIG\t0x10\t \n#define IGP01E1000_PHY_PORT_STATUS\t0x11\t \n#define IGP01E1000_PHY_PORT_CTRL\t0x12\t \n#define IGP01E1000_PHY_LINK_HEALTH\t0x13\t \n#define IGP02E1000_PHY_POWER_MGMT\t0x19\t \n#define IGP01E1000_PHY_PAGE_SELECT\t0x1F\t \n#define BM_PHY_PAGE_SELECT\t\t22\t \n#define IGP_PAGE_SHIFT\t\t\t5\n#define PHY_REG_MASK\t\t\t0x1F\n\n \n#define BM_PORT_CTRL_PAGE\t\t769\n#define BM_WUC_PAGE\t\t\t800\n#define BM_WUC_ADDRESS_OPCODE\t\t0x11\n#define BM_WUC_DATA_OPCODE\t\t0x12\n#define BM_WUC_ENABLE_PAGE\t\tBM_PORT_CTRL_PAGE\n#define BM_WUC_ENABLE_REG\t\t17\n#define BM_WUC_ENABLE_BIT\t\tBIT(2)\n#define BM_WUC_HOST_WU_BIT\t\tBIT(4)\n#define BM_WUC_ME_WU_BIT\t\tBIT(5)\n\n#define PHY_UPPER_SHIFT\t\t\t21\n#define BM_PHY_REG(page, reg) \\\n\t(((reg) & MAX_PHY_REG_ADDRESS) |\\\n\t (((page) & 0xFFFF) << PHY_PAGE_SHIFT) |\\\n\t (((reg) & ~MAX_PHY_REG_ADDRESS) << (PHY_UPPER_SHIFT - PHY_PAGE_SHIFT)))\n#define BM_PHY_REG_PAGE(offset) \\\n\t((u16)(((offset) >> PHY_PAGE_SHIFT) & 0xFFFF))\n#define BM_PHY_REG_NUM(offset) \\\n\t((u16)(((offset) & MAX_PHY_REG_ADDRESS) |\\\n\t (((offset) >> (PHY_UPPER_SHIFT - PHY_PAGE_SHIFT)) &\\\n\t\t~MAX_PHY_REG_ADDRESS)))\n\n#define HV_INTC_FC_PAGE_START\t\t768\n#define I82578_ADDR_REG\t\t\t29\n#define I82577_ADDR_REG\t\t\t16\n#define I82577_CFG_REG\t\t\t22\n#define I82577_CFG_ASSERT_CRS_ON_TX\tBIT(15)\n#define I82577_CFG_ENABLE_DOWNSHIFT\t(3u << 10)\t \n#define I82577_CTRL_REG\t\t\t23\n\n \n#define I82577_PHY_CTRL_2\t\t18\n#define I82577_PHY_LBK_CTRL\t\t19\n#define I82577_PHY_STATUS_2\t\t26\n#define I82577_PHY_DIAG_STATUS\t\t31\n\n \n#define I82577_PHY_STATUS2_REV_POLARITY\t\t0x0400\n#define I82577_PHY_STATUS2_MDIX\t\t\t0x0800\n#define I82577_PHY_STATUS2_SPEED_MASK\t\t0x0300\n#define I82577_PHY_STATUS2_SPEED_1000MBPS\t0x0200\n\n \n#define I82577_PHY_CTRL2_MANUAL_MDIX\t\t0x0200\n#define I82577_PHY_CTRL2_AUTO_MDI_MDIX\t\t0x0400\n#define I82577_PHY_CTRL2_MDIX_CFG_MASK\t\t0x0600\n\n \n#define I82577_DSTATUS_CABLE_LENGTH\t\t0x03FC\n#define I82577_DSTATUS_CABLE_LENGTH_SHIFT\t2\n\n \n#define BM_CS_CTRL1\t\t\t16\n\n \n#define BM_CS_STATUS\t\t\t17\n#define BM_CS_STATUS_LINK_UP\t\t0x0400\n#define BM_CS_STATUS_RESOLVED\t\t0x0800\n#define BM_CS_STATUS_SPEED_MASK\t\t0xC000\n#define BM_CS_STATUS_SPEED_1000\t\t0x8000\n\n \n#define HV_M_STATUS\t\t\t26\n#define HV_M_STATUS_AUTONEG_COMPLETE\t0x1000\n#define HV_M_STATUS_SPEED_MASK\t\t0x0300\n#define HV_M_STATUS_SPEED_1000\t\t0x0200\n#define HV_M_STATUS_SPEED_100\t\t0x0100\n#define HV_M_STATUS_LINK_UP\t\t0x0040\n\n#define IGP01E1000_PHY_PCS_INIT_REG\t0x00B4\n#define IGP01E1000_PHY_POLARITY_MASK\t0x0078\n\n#define IGP01E1000_PSCR_AUTO_MDIX\t0x1000\n#define IGP01E1000_PSCR_FORCE_MDI_MDIX\t0x2000\t \n\n#define IGP01E1000_PSCFR_SMART_SPEED\t0x0080\n\n#define IGP02E1000_PM_SPD\t\t0x0001\t \n#define IGP02E1000_PM_D0_LPLU\t\t0x0002\t \n#define IGP02E1000_PM_D3_LPLU\t\t0x0004\t \n\n#define IGP01E1000_PLHR_SS_DOWNGRADE\t0x8000\n\n#define IGP01E1000_PSSR_POLARITY_REVERSED\t0x0002\n#define IGP01E1000_PSSR_MDIX\t\t0x0800\n#define IGP01E1000_PSSR_SPEED_MASK\t0xC000\n#define IGP01E1000_PSSR_SPEED_1000MBPS\t0xC000\n\n#define IGP02E1000_PHY_CHANNEL_NUM\t4\n#define IGP02E1000_PHY_AGC_A\t\t0x11B1\n#define IGP02E1000_PHY_AGC_B\t\t0x12B1\n#define IGP02E1000_PHY_AGC_C\t\t0x14B1\n#define IGP02E1000_PHY_AGC_D\t\t0x18B1\n\n#define IGP02E1000_AGC_LENGTH_SHIFT\t9\t \n#define IGP02E1000_AGC_LENGTH_MASK\t0x7F\n#define IGP02E1000_AGC_RANGE\t\t15\n\n#define E1000_CABLE_LENGTH_UNDEFINED\t0xFF\n\n#define E1000_KMRNCTRLSTA_OFFSET\t0x001F0000\n#define E1000_KMRNCTRLSTA_OFFSET_SHIFT\t16\n#define E1000_KMRNCTRLSTA_REN\t\t0x00200000\n#define E1000_KMRNCTRLSTA_CTRL_OFFSET\t0x1\t \n#define E1000_KMRNCTRLSTA_DIAG_OFFSET\t0x3\t \n#define E1000_KMRNCTRLSTA_TIMEOUTS\t0x4\t \n#define E1000_KMRNCTRLSTA_INBAND_PARAM\t0x9\t \n#define E1000_KMRNCTRLSTA_IBIST_DISABLE\t0x0200\t \n#define E1000_KMRNCTRLSTA_DIAG_NELPBK\t0x1000\t \n#define E1000_KMRNCTRLSTA_K1_CONFIG\t0x7\n#define E1000_KMRNCTRLSTA_K1_ENABLE\t0x0002\t \n#define E1000_KMRNCTRLSTA_HD_CTRL\t0x10\t \n\n#define IFE_PHY_EXTENDED_STATUS_CONTROL\t0x10\n#define IFE_PHY_SPECIAL_CONTROL\t\t0x11\t \n#define IFE_PHY_SPECIAL_CONTROL_LED\t0x1B\t \n#define IFE_PHY_MDIX_CONTROL\t\t0x1C\t \n\n \n#define IFE_PESC_POLARITY_REVERSED\t0x0100\n\n \n#define IFE_PSC_AUTO_POLARITY_DISABLE\t0x0010\n#define IFE_PSC_FORCE_POLARITY\t\t0x0020\n\n \n#define IFE_PSCL_PROBE_MODE\t\t0x0020\n#define IFE_PSCL_PROBE_LEDS_OFF\t\t0x0006\t \n#define IFE_PSCL_PROBE_LEDS_ON\t\t0x0007\t \n\n \n#define IFE_PMC_MDIX_STATUS\t\t0x0020\t \n#define IFE_PMC_FORCE_MDIX\t\t0x0040\t \n#define IFE_PMC_AUTO_MDIX\t\t0x0080\t \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}