{"Marc Tremblay": [0, ["A modern high-performance processor pipeline", ["Marc Tremblay"], "https://doi.org/10.1145/1183401.1183403", 0, "ics", 2006]], "Greg Bronevetsky": [0, ["Experimental evaluation of application-level checkpointing for OpenMP programs", ["Greg Bronevetsky", "Keshav Pingali", "Paul Stodghill"], "https://doi.org/10.1145/1183401.1183405", 12, "ics", 2006]], "Keshav Pingali": [0, ["Experimental evaluation of application-level checkpointing for OpenMP programs", ["Greg Bronevetsky", "Keshav Pingali", "Paul Stodghill"], "https://doi.org/10.1145/1183401.1183405", 12, "ics", 2006], ["A distributed system based on web services for computational science simulations", ["Keshav Pingali", "Paul Stodghill"], "https://doi.org/10.1145/1183401.1183443", 10, "ics", 2006]], "Paul Stodghill": [0, ["Experimental evaluation of application-level checkpointing for OpenMP programs", ["Greg Bronevetsky", "Keshav Pingali", "Paul Stodghill"], "https://doi.org/10.1145/1183401.1183405", 12, "ics", 2006], ["A distributed system based on web services for computational science simulations", ["Keshav Pingali", "Paul Stodghill"], "https://doi.org/10.1145/1183401.1183443", 10, "ics", 2006]], "Adam J. Oliner": [0, ["Cooperative checkpointing: a robust approach to large-scale systems reliability", ["Adam J. Oliner", "Larry Rudolph", "Ramendra K. Sahoo"], "https://doi.org/10.1145/1183401.1183406", 10, "ics", 2006]], "Larry Rudolph": [0, ["Cooperative checkpointing: a robust approach to large-scale systems reliability", ["Adam J. Oliner", "Larry Rudolph", "Ramendra K. Sahoo"], "https://doi.org/10.1145/1183401.1183406", 10, "ics", 2006]], "Ramendra K. Sahoo": [0, ["Cooperative checkpointing: a robust approach to large-scale systems reliability", ["Adam J. Oliner", "Larry Rudolph", "Ramendra K. Sahoo"], "https://doi.org/10.1145/1183401.1183406", 10, "ics", 2006]], "Arun Kejariwal": [0, ["On the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings", ["Arun Kejariwal", "Xinmin Tian", "Wei Li", "Milind Girkar", "Sergey Kozhukhov", "Hideki Saito", "Utpal Banerjee", "Alexandru Nicolau", "Alexander V. Veidenbaum", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183407", 0, "ics", 2006], ["Lightweight lock-free synchronization methods for multithreading", ["Arun Kejariwal", "Hideki Saito", "Xinmin Tian", "Milind Girkar", "Wei Li", "Utpal Banerjee", "Alexandru Nicolau", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183452", 11, "ics", 2006]], "Xinmin Tian": [0, ["On the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings", ["Arun Kejariwal", "Xinmin Tian", "Wei Li", "Milind Girkar", "Sergey Kozhukhov", "Hideki Saito", "Utpal Banerjee", "Alexandru Nicolau", "Alexander V. Veidenbaum", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183407", 0, "ics", 2006], ["Lightweight lock-free synchronization methods for multithreading", ["Arun Kejariwal", "Hideki Saito", "Xinmin Tian", "Milind Girkar", "Wei Li", "Utpal Banerjee", "Alexandru Nicolau", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183452", 11, "ics", 2006]], "Wei Li": [0, ["On the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings", ["Arun Kejariwal", "Xinmin Tian", "Wei Li", "Milind Girkar", "Sergey Kozhukhov", "Hideki Saito", "Utpal Banerjee", "Alexandru Nicolau", "Alexander V. Veidenbaum", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183407", 0, "ics", 2006], ["Lightweight lock-free synchronization methods for multithreading", ["Arun Kejariwal", "Hideki Saito", "Xinmin Tian", "Milind Girkar", "Wei Li", "Utpal Banerjee", "Alexandru Nicolau", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183452", 11, "ics", 2006]], "Milind Girkar": [0, ["On the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings", ["Arun Kejariwal", "Xinmin Tian", "Wei Li", "Milind Girkar", "Sergey Kozhukhov", "Hideki Saito", "Utpal Banerjee", "Alexandru Nicolau", "Alexander V. Veidenbaum", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183407", 0, "ics", 2006], ["Lightweight lock-free synchronization methods for multithreading", ["Arun Kejariwal", "Hideki Saito", "Xinmin Tian", "Milind Girkar", "Wei Li", "Utpal Banerjee", "Alexandru Nicolau", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183452", 11, "ics", 2006]], "Sergey Kozhukhov": [0, ["On the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings", ["Arun Kejariwal", "Xinmin Tian", "Wei Li", "Milind Girkar", "Sergey Kozhukhov", "Hideki Saito", "Utpal Banerjee", "Alexandru Nicolau", "Alexander V. Veidenbaum", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183407", 0, "ics", 2006]], "Hideki Saito": [0, ["On the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings", ["Arun Kejariwal", "Xinmin Tian", "Wei Li", "Milind Girkar", "Sergey Kozhukhov", "Hideki Saito", "Utpal Banerjee", "Alexandru Nicolau", "Alexander V. Veidenbaum", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183407", 0, "ics", 2006], ["Lightweight lock-free synchronization methods for multithreading", ["Arun Kejariwal", "Hideki Saito", "Xinmin Tian", "Milind Girkar", "Wei Li", "Utpal Banerjee", "Alexandru Nicolau", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183452", 11, "ics", 2006]], "Utpal Banerjee": [0, ["On the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings", ["Arun Kejariwal", "Xinmin Tian", "Wei Li", "Milind Girkar", "Sergey Kozhukhov", "Hideki Saito", "Utpal Banerjee", "Alexandru Nicolau", "Alexander V. Veidenbaum", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183407", 0, "ics", 2006], ["Lightweight lock-free synchronization methods for multithreading", ["Arun Kejariwal", "Hideki Saito", "Xinmin Tian", "Milind Girkar", "Wei Li", "Utpal Banerjee", "Alexandru Nicolau", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183452", 11, "ics", 2006]], "Alexandru Nicolau": [0, ["On the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings", ["Arun Kejariwal", "Xinmin Tian", "Wei Li", "Milind Girkar", "Sergey Kozhukhov", "Hideki Saito", "Utpal Banerjee", "Alexandru Nicolau", "Alexander V. Veidenbaum", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183407", 0, "ics", 2006], ["Lightweight lock-free synchronization methods for multithreading", ["Arun Kejariwal", "Hideki Saito", "Xinmin Tian", "Milind Girkar", "Wei Li", "Utpal Banerjee", "Alexandru Nicolau", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183452", 11, "ics", 2006]], "Alexander V. Veidenbaum": [0, ["On the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings", ["Arun Kejariwal", "Xinmin Tian", "Wei Li", "Milind Girkar", "Sergey Kozhukhov", "Hideki Saito", "Utpal Banerjee", "Alexandru Nicolau", "Alexander V. Veidenbaum", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183407", 0, "ics", 2006]], "Constantine D. Polychronopoulos": [0, ["On the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings", ["Arun Kejariwal", "Xinmin Tian", "Wei Li", "Milind Girkar", "Sergey Kozhukhov", "Hideki Saito", "Utpal Banerjee", "Alexandru Nicolau", "Alexander V. Veidenbaum", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183407", 0, "ics", 2006], ["Lightweight lock-free synchronization methods for multithreading", ["Arun Kejariwal", "Hideki Saito", "Xinmin Tian", "Milind Girkar", "Wei Li", "Utpal Banerjee", "Alexandru Nicolau", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/1183401.1183452", 11, "ics", 2006]], "Patrick Akl": [0, ["BranchTap: improving performance with very few checkpoints through adaptive speculation control", ["Patrick Akl", "Andreas Moshovos"], "https://doi.org/10.1145/1183401.1183409", 10, "ics", 2006]], "Andreas Moshovos": [0, ["BranchTap: improving performance with very few checkpoints through adaptive speculation control", ["Patrick Akl", "Andreas Moshovos"], "https://doi.org/10.1145/1183401.1183409", 10, "ics", 2006]], "Eduardo Quinones": [0, ["Selective predicate prediction for out-of-order processors", ["Eduardo Quinones", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1145/1183401.1183410", 9, "ics", 2006]], "Joan-Manuel Parcerisa": [0, ["Selective predicate prediction for out-of-order processors", ["Eduardo Quinones", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1145/1183401.1183410", 9, "ics", 2006]], "Antonio Gonzalez": [0, ["Selective predicate prediction for out-of-order processors", ["Eduardo Quinones", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1145/1183401.1183410", 9, "ics", 2006], ["Design space exploration for multicore architectures: a power/performance/thermal view", ["Matteo Monchiero", "Ramon Canal", "Antonio Gonzalez"], "https://doi.org/10.1145/1183401.1183428", 10, "ics", 2006], ["Heterogeneous way-size cache", ["Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1183401.1183436", 10, "ics", 2006]], "Juan C. Moure": [0, ["Wide and efficient trace prediction using the local trace predictor", ["Juan C. Moure", "Domingo Benitez", "Dolores Rexachs", "Emilio Luque"], "https://doi.org/10.1145/1183401.1183411", 11, "ics", 2006]], "Domingo Benitez": [0, ["Wide and efficient trace prediction using the local trace predictor", ["Juan C. Moure", "Domingo Benitez", "Dolores Rexachs", "Emilio Luque"], "https://doi.org/10.1145/1183401.1183411", 11, "ics", 2006]], "Dolores Rexachs": [0, ["Wide and efficient trace prediction using the local trace predictor", ["Juan C. Moure", "Domingo Benitez", "Dolores Rexachs", "Emilio Luque"], "https://doi.org/10.1145/1183401.1183411", 11, "ics", 2006]], "Emilio Luque": [0, ["Wide and efficient trace prediction using the local trace predictor", ["Juan C. Moure", "Domingo Benitez", "Dolores Rexachs", "Emilio Luque"], "https://doi.org/10.1145/1183401.1183411", 11, "ics", 2006]], "Kyle Rupnow": [0, ["Scientific applications vs. SPEC-FP: a comparison of program behavior", ["Kyle Rupnow", "Arun Rodrigues", "Keith D. Underwood", "Katherine Compton"], "https://doi.org/10.1145/1183401.1183413", 9, "ics", 2006]], "Arun Rodrigues": [0, ["Scientific applications vs. SPEC-FP: a comparison of program behavior", ["Kyle Rupnow", "Arun Rodrigues", "Keith D. Underwood", "Katherine Compton"], "https://doi.org/10.1145/1183401.1183413", 9, "ics", 2006]], "Keith D. Underwood": [0, ["Scientific applications vs. SPEC-FP: a comparison of program behavior", ["Kyle Rupnow", "Arun Rodrigues", "Keith D. Underwood", "Katherine Compton"], "https://doi.org/10.1145/1183401.1183413", 9, "ics", 2006]], "Katherine Compton": [0, ["Scientific applications vs. SPEC-FP: a comparison of program behavior", ["Kyle Rupnow", "Arun Rodrigues", "Keith D. Underwood", "Katherine Compton"], "https://doi.org/10.1145/1183401.1183413", 9, "ics", 2006]], "Joshua J. Yi": [4.035778547288593e-12, ["The exigency of benchmark and compiler drift: designing tomorrow's processors with yesterday's tools", ["Joshua J. Yi", "Hans Vandierendonck", "Lieven Eeckhout", "David J. Lilja"], "https://doi.org/10.1145/1183401.1183414", 12, "ics", 2006]], "Hans Vandierendonck": [0, ["The exigency of benchmark and compiler drift: designing tomorrow's processors with yesterday's tools", ["Joshua J. Yi", "Hans Vandierendonck", "Lieven Eeckhout", "David J. Lilja"], "https://doi.org/10.1145/1183401.1183414", 12, "ics", 2006]], "Lieven Eeckhout": [0, ["The exigency of benchmark and compiler drift: designing tomorrow's processors with yesterday's tools", ["Joshua J. Yi", "Hans Vandierendonck", "Lieven Eeckhout", "David J. Lilja"], "https://doi.org/10.1145/1183401.1183414", 12, "ics", 2006], ["Accurate memory data flow modeling in statistical simulation", ["Davy Genbrugge", "Lieven Eeckhout", "Koen De Bosschere"], "https://doi.org/10.1145/1183401.1183415", 10, "ics", 2006]], "David J. Lilja": [0, ["The exigency of benchmark and compiler drift: designing tomorrow's processors with yesterday's tools", ["Joshua J. Yi", "Hans Vandierendonck", "Lieven Eeckhout", "David J. Lilja"], "https://doi.org/10.1145/1183401.1183414", 12, "ics", 2006]], "Davy Genbrugge": [0, ["Accurate memory data flow modeling in statistical simulation", ["Davy Genbrugge", "Lieven Eeckhout", "Koen De Bosschere"], "https://doi.org/10.1145/1183401.1183415", 10, "ics", 2006]], "Koen De Bosschere": [0, ["Accurate memory data flow modeling in statistical simulation", ["Davy Genbrugge", "Lieven Eeckhout", "Koen De Bosschere"], "https://doi.org/10.1145/1183401.1183415", 10, "ics", 2006]], "Manolis Marazakis": [0, ["Efficient remote block-level I/O over an RDMA-capable NIC", ["Manolis Marazakis", "Konstantinos Xinidis", "Vassilis Papaefstathiou", "Angelos Bilas"], "https://doi.org/10.1145/1183401.1183417", 10, "ics", 2006]], "Konstantinos Xinidis": [0, ["Efficient remote block-level I/O over an RDMA-capable NIC", ["Manolis Marazakis", "Konstantinos Xinidis", "Vassilis Papaefstathiou", "Angelos Bilas"], "https://doi.org/10.1145/1183401.1183417", 10, "ics", 2006]], "Vassilis Papaefstathiou": [0, ["Efficient remote block-level I/O over an RDMA-capable NIC", ["Manolis Marazakis", "Konstantinos Xinidis", "Vassilis Papaefstathiou", "Angelos Bilas"], "https://doi.org/10.1145/1183401.1183417", 10, "ics", 2006]], "Angelos Bilas": [0, ["Efficient remote block-level I/O over an RDMA-capable NIC", ["Manolis Marazakis", "Konstantinos Xinidis", "Vassilis Papaefstathiou", "Angelos Bilas"], "https://doi.org/10.1145/1183401.1183417", 10, "ics", 2006]], "Shinji Sumimoto": [0, ["A scalable communication layer for multi-dimensional hyper crossbar network using multiple gigabit ethernet", ["Shinji Sumimoto", "Kazuichi Ooe", "Kouichi Kumon", "Taisuke Boku", "Mitsuhisa Sato", "Akira Ukawa"], "https://doi.org/10.1145/1183401.1183418", 9, "ics", 2006]], "Kazuichi Ooe": [0, ["A scalable communication layer for multi-dimensional hyper crossbar network using multiple gigabit ethernet", ["Shinji Sumimoto", "Kazuichi Ooe", "Kouichi Kumon", "Taisuke Boku", "Mitsuhisa Sato", "Akira Ukawa"], "https://doi.org/10.1145/1183401.1183418", 9, "ics", 2006]], "Kouichi Kumon": [0, ["A scalable communication layer for multi-dimensional hyper crossbar network using multiple gigabit ethernet", ["Shinji Sumimoto", "Kazuichi Ooe", "Kouichi Kumon", "Taisuke Boku", "Mitsuhisa Sato", "Akira Ukawa"], "https://doi.org/10.1145/1183401.1183418", 9, "ics", 2006]], "Taisuke Boku": [0, ["A scalable communication layer for multi-dimensional hyper crossbar network using multiple gigabit ethernet", ["Shinji Sumimoto", "Kazuichi Ooe", "Kouichi Kumon", "Taisuke Boku", "Mitsuhisa Sato", "Akira Ukawa"], "https://doi.org/10.1145/1183401.1183418", 9, "ics", 2006]], "Mitsuhisa Sato": [0, ["A scalable communication layer for multi-dimensional hyper crossbar network using multiple gigabit ethernet", ["Shinji Sumimoto", "Kazuichi Ooe", "Kouichi Kumon", "Taisuke Boku", "Mitsuhisa Sato", "Akira Ukawa"], "https://doi.org/10.1145/1183401.1183418", 9, "ics", 2006]], "Akira Ukawa": [0, ["A scalable communication layer for multi-dimensional hyper crossbar network using multiple gigabit ethernet", ["Shinji Sumimoto", "Kazuichi Ooe", "Kouichi Kumon", "Taisuke Boku", "Mitsuhisa Sato", "Akira Ukawa"], "https://doi.org/10.1145/1183401.1183418", 9, "ics", 2006]], "Dean Hildebrand": [0, ["Large files, small writes, and pNFS", ["Dean Hildebrand", "Lee Ward", "Peter Honeyman"], "https://doi.org/10.1145/1183401.1183419", 9, "ics", 2006]], "Lee Ward": [0, ["Large files, small writes, and pNFS", ["Dean Hildebrand", "Lee Ward", "Peter Honeyman"], "https://doi.org/10.1145/1183401.1183419", 9, "ics", 2006]], "Peter Honeyman": [0, ["Large files, small writes, and pNFS", ["Dean Hildebrand", "Lee Ward", "Peter Honeyman"], "https://doi.org/10.1145/1183401.1183419", 9, "ics", 2006]], "Wei Huang": [0, ["A case for high performance computing with virtual machines", ["Wei Huang", "Jiuxing Liu", "Bulent Abali", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/1183401.1183421", 10, "ics", 2006]], "Jiuxing Liu": [0, ["A case for high performance computing with virtual machines", ["Wei Huang", "Jiuxing Liu", "Bulent Abali", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/1183401.1183421", 10, "ics", 2006]], "Bulent Abali": [0, ["A case for high performance computing with virtual machines", ["Wei Huang", "Jiuxing Liu", "Bulent Abali", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/1183401.1183421", 10, "ics", 2006]], "Dhabaleswar K. Panda": [0, ["A case for high performance computing with virtual machines", ["Wei Huang", "Jiuxing Liu", "Bulent Abali", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/1183401.1183421", 10, "ics", 2006]], "Mark Hampton": [0, ["Implementing virtual memory in a vector processor with software restart markers", ["Mark Hampton", "Krste Asanovic"], "https://doi.org/10.1145/1183401.1183422", 10, "ics", 2006]], "Krste Asanovic": [0, ["Implementing virtual memory in a vector processor with software restart markers", ["Mark Hampton", "Krste Asanovic"], "https://doi.org/10.1145/1183401.1183422", 10, "ics", 2006]], "Dan Wallin": [0, ["Multigrid and Gauss-Seidel smoothers revisited: parallelization on chip multiprocessors", ["Dan Wallin", "Henrik Lof", "Erik Hagersten", "Sverker Holmgren"], "https://doi.org/10.1145/1183401.1183423", 11, "ics", 2006]], "Henrik Lof": [0, ["Multigrid and Gauss-Seidel smoothers revisited: parallelization on chip multiprocessors", ["Dan Wallin", "Henrik Lof", "Erik Hagersten", "Sverker Holmgren"], "https://doi.org/10.1145/1183401.1183423", 11, "ics", 2006]], "Erik Hagersten": [0, ["Multigrid and Gauss-Seidel smoothers revisited: parallelization on chip multiprocessors", ["Dan Wallin", "Henrik Lof", "Erik Hagersten", "Sverker Holmgren"], "https://doi.org/10.1145/1183401.1183423", 11, "ics", 2006], ["TMA: a trap-based memory architecture", ["Hakan Zeffer", "Zoran Radovic", "Martin Karlsson", "Erik Hagersten"], "https://doi.org/10.1145/1183401.1183438", 10, "ics", 2006]], "Sverker Holmgren": [0, ["Multigrid and Gauss-Seidel smoothers revisited: parallelization on chip multiprocessors", ["Dan Wallin", "Henrik Lof", "Erik Hagersten", "Sverker Holmgren"], "https://doi.org/10.1145/1183401.1183423", 11, "ics", 2006]], "Steven Prawer": [0, ["Quantum mechanical approaches to information processing", ["Steven Prawer"], "https://doi.org/10.1145/1183401.1183424", 0, "ics", 2006]], "Matthew Curtis-Maury": [0, ["Online power-performance adaptation of multithreaded programs using hardware event-based prediction", ["Matthew Curtis-Maury", "James Dzierwa", "Christos D. Antonopoulos", "Dimitrios S. Nikolopoulos"], "https://doi.org/10.1145/1183401.1183426", 10, "ics", 2006]], "James Dzierwa": [0, ["Online power-performance adaptation of multithreaded programs using hardware event-based prediction", ["Matthew Curtis-Maury", "James Dzierwa", "Christos D. Antonopoulos", "Dimitrios S. Nikolopoulos"], "https://doi.org/10.1145/1183401.1183426", 10, "ics", 2006]], "Christos D. Antonopoulos": [0, ["Online power-performance adaptation of multithreaded programs using hardware event-based prediction", ["Matthew Curtis-Maury", "James Dzierwa", "Christos D. Antonopoulos", "Dimitrios S. Nikolopoulos"], "https://doi.org/10.1145/1183401.1183426", 10, "ics", 2006]], "Dimitrios S. Nikolopoulos": [0, ["Online power-performance adaptation of multithreaded programs using hardware event-based prediction", ["Matthew Curtis-Maury", "James Dzierwa", "Christos D. Antonopoulos", "Dimitrios S. Nikolopoulos"], "https://doi.org/10.1145/1183401.1183426", 10, "ics", 2006]], "Rajesh Vivekanandham": [0, ["A scalable low power issue queue for large instruction window processors", ["Rajesh Vivekanandham", "Bharadwaj S. Amrutur", "R. Govindarajan"], "https://doi.org/10.1145/1183401.1183427", 10, "ics", 2006]], "Bharadwaj S. Amrutur": [0, ["A scalable low power issue queue for large instruction window processors", ["Rajesh Vivekanandham", "Bharadwaj S. Amrutur", "R. Govindarajan"], "https://doi.org/10.1145/1183401.1183427", 10, "ics", 2006]], "R. Govindarajan": [0, ["A scalable low power issue queue for large instruction window processors", ["Rajesh Vivekanandham", "Bharadwaj S. Amrutur", "R. Govindarajan"], "https://doi.org/10.1145/1183401.1183427", 10, "ics", 2006]], "Matteo Monchiero": [0, ["Design space exploration for multicore architectures: a power/performance/thermal view", ["Matteo Monchiero", "Ramon Canal", "Antonio Gonzalez"], "https://doi.org/10.1145/1183401.1183428", 10, "ics", 2006]], "Ramon Canal": [0, ["Design space exploration for multicore architectures: a power/performance/thermal view", ["Matteo Monchiero", "Ramon Canal", "Antonio Gonzalez"], "https://doi.org/10.1145/1183401.1183428", 10, "ics", 2006]], "James D. Balfour": [0, ["Design tradeoffs for tiled CMP on-chip networks", ["James D. Balfour", "William J. Dally"], "https://doi.org/10.1145/1183401.1183430", 12, "ics", 2006]], "William J. Dally": [0, ["Design tradeoffs for tiled CMP on-chip networks", ["James D. Balfour", "William J. Dally"], "https://doi.org/10.1145/1183401.1183430", 12, "ics", 2006]], "Ahmad Faraj": [0, ["STAR-MPI: self tuned adaptive routines for MPI collective operations", ["Ahmad Faraj", "Xin Yuan", "David K. Lowenthal"], "https://doi.org/10.1145/1183401.1183431", 10, "ics", 2006]], "Xin Yuan": [0, ["STAR-MPI: self tuned adaptive routines for MPI collective operations", ["Ahmad Faraj", "Xin Yuan", "David K. Lowenthal"], "https://doi.org/10.1145/1183401.1183431", 10, "ics", 2006]], "David K. Lowenthal": [0, ["STAR-MPI: self tuned adaptive routines for MPI collective operations", ["Ahmad Faraj", "Xin Yuan", "David K. Lowenthal"], "https://doi.org/10.1145/1183401.1183431", 10, "ics", 2006]], "Montse Farreras": [0, ["Scaling MPI to short-memory MPPs such as BG/L", ["Montse Farreras", "Toni Cortes", "Jesus Labarta", "George Almasi"], "https://doi.org/10.1145/1183401.1183432", 10, "ics", 2006]], "Toni Cortes": [0, ["Scaling MPI to short-memory MPPs such as BG/L", ["Montse Farreras", "Toni Cortes", "Jesus Labarta", "George Almasi"], "https://doi.org/10.1145/1183401.1183432", 10, "ics", 2006]], "Jesus Labarta": [0, ["Scaling MPI to short-memory MPPs such as BG/L", ["Montse Farreras", "Toni Cortes", "Jesus Labarta", "George Almasi"], "https://doi.org/10.1145/1183401.1183432", 10, "ics", 2006]], "George Almasi": [0, ["Scaling MPI to short-memory MPPs such as BG/L", ["Montse Farreras", "Toni Cortes", "Jesus Labarta", "George Almasi"], "https://doi.org/10.1145/1183401.1183432", 10, "ics", 2006]], "Jyothish Varma": [0, ["Scalable, fault tolerant membership for MPI tasks on HPC systems", ["Jyothish Varma", "Chao Wang", "Frank Mueller", "Christian Engelmann", "Stephen L. Scott"], "https://doi.org/10.1145/1183401.1183433", 10, "ics", 2006]], "Chao Wang": [0.37833376228809357, ["Scalable, fault tolerant membership for MPI tasks on HPC systems", ["Jyothish Varma", "Chao Wang", "Frank Mueller", "Christian Engelmann", "Stephen L. Scott"], "https://doi.org/10.1145/1183401.1183433", 10, "ics", 2006]], "Frank Mueller": [0, ["Scalable, fault tolerant membership for MPI tasks on HPC systems", ["Jyothish Varma", "Chao Wang", "Frank Mueller", "Christian Engelmann", "Stephen L. Scott"], "https://doi.org/10.1145/1183401.1183433", 10, "ics", 2006]], "Christian Engelmann": [0, ["Scalable, fault tolerant membership for MPI tasks on HPC systems", ["Jyothish Varma", "Chao Wang", "Frank Mueller", "Christian Engelmann", "Stephen L. Scott"], "https://doi.org/10.1145/1183401.1183433", 10, "ics", 2006]], "Stephen L. Scott": [0, ["Scalable, fault tolerant membership for MPI tasks on HPC systems", ["Jyothish Varma", "Chao Wang", "Frank Mueller", "Christian Engelmann", "Stephen L. Scott"], "https://doi.org/10.1145/1183401.1183433", 10, "ics", 2006], ["Coupling prefix caching and collective downloads for remote dataset access", ["Xiaosong Ma", "Vincent W. Freeh", "Tao Yang", "Sudharshan Vazhkudai", "Tyler A. Simon", "Stephen L. Scott"], "https://doi.org/10.1145/1183401.1183435", 10, "ics", 2006]], "Xiaosong Ma": [0, ["Coupling prefix caching and collective downloads for remote dataset access", ["Xiaosong Ma", "Vincent W. Freeh", "Tao Yang", "Sudharshan Vazhkudai", "Tyler A. Simon", "Stephen L. Scott"], "https://doi.org/10.1145/1183401.1183435", 10, "ics", 2006]], "Vincent W. Freeh": [0, ["Coupling prefix caching and collective downloads for remote dataset access", ["Xiaosong Ma", "Vincent W. Freeh", "Tao Yang", "Sudharshan Vazhkudai", "Tyler A. Simon", "Stephen L. Scott"], "https://doi.org/10.1145/1183401.1183435", 10, "ics", 2006]], "Tao Yang": [0.0013258791295811534, ["Coupling prefix caching and collective downloads for remote dataset access", ["Xiaosong Ma", "Vincent W. Freeh", "Tao Yang", "Sudharshan Vazhkudai", "Tyler A. Simon", "Stephen L. Scott"], "https://doi.org/10.1145/1183401.1183435", 10, "ics", 2006]], "Sudharshan Vazhkudai": [0, ["Coupling prefix caching and collective downloads for remote dataset access", ["Xiaosong Ma", "Vincent W. Freeh", "Tao Yang", "Sudharshan Vazhkudai", "Tyler A. Simon", "Stephen L. Scott"], "https://doi.org/10.1145/1183401.1183435", 10, "ics", 2006]], "Tyler A. Simon": [0, ["Coupling prefix caching and collective downloads for remote dataset access", ["Xiaosong Ma", "Vincent W. Freeh", "Tao Yang", "Sudharshan Vazhkudai", "Tyler A. Simon", "Stephen L. Scott"], "https://doi.org/10.1145/1183401.1183435", 10, "ics", 2006]], "Jaume Abella": [0, ["Heterogeneous way-size cache", ["Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1183401.1183436", 10, "ics", 2006]], "Apan Qasem": [0, ["Profitable loop fusion and tiling using model-driven empirical search", ["Apan Qasem", "Ken Kennedy"], "https://doi.org/10.1145/1183401.1183437", 10, "ics", 2006]], "Ken Kennedy": [0, ["Profitable loop fusion and tiling using model-driven empirical search", ["Apan Qasem", "Ken Kennedy"], "https://doi.org/10.1145/1183401.1183437", 10, "ics", 2006]], "Hakan Zeffer": [0, ["TMA: a trap-based memory architecture", ["Hakan Zeffer", "Zoran Radovic", "Martin Karlsson", "Erik Hagersten"], "https://doi.org/10.1145/1183401.1183438", 10, "ics", 2006]], "Zoran Radovic": [0, ["TMA: a trap-based memory architecture", ["Hakan Zeffer", "Zoran Radovic", "Martin Karlsson", "Erik Hagersten"], "https://doi.org/10.1145/1183401.1183438", 10, "ics", 2006]], "Martin Karlsson": [0, ["TMA: a trap-based memory architecture", ["Hakan Zeffer", "Zoran Radovic", "Martin Karlsson", "Erik Hagersten"], "https://doi.org/10.1145/1183401.1183438", 10, "ics", 2006]], "Rahul Garg": [0, ["Scalable algorithms for global snapshots in distributed systems", ["Rahul Garg", "Vijay K. Garg", "Yogish Sabharwal"], "https://doi.org/10.1145/1183401.1183439", 9, "ics", 2006]], "Vijay K. Garg": [0, ["Scalable algorithms for global snapshots in distributed systems", ["Rahul Garg", "Vijay K. Garg", "Yogish Sabharwal"], "https://doi.org/10.1145/1183401.1183439", 9, "ics", 2006]], "Yogish Sabharwal": [0, ["Scalable algorithms for global snapshots in distributed systems", ["Rahul Garg", "Vijay K. Garg", "Yogish Sabharwal"], "https://doi.org/10.1145/1183401.1183439", 9, "ics", 2006]], "Changpeng Fang": [0, ["Feedback-directed memory disambiguation through store distance analysis", ["Changpeng Fang", "Steve Carr", "Soner Onder", "Zhenlin Wang"], "https://doi.org/10.1145/1183401.1183440", 10, "ics", 2006]], "Steve Carr": [0, ["Feedback-directed memory disambiguation through store distance analysis", ["Changpeng Fang", "Steve Carr", "Soner Onder", "Zhenlin Wang"], "https://doi.org/10.1145/1183401.1183440", 10, "ics", 2006]], "Soner Onder": [0, ["Feedback-directed memory disambiguation through store distance analysis", ["Changpeng Fang", "Steve Carr", "Soner Onder", "Zhenlin Wang"], "https://doi.org/10.1145/1183401.1183440", 10, "ics", 2006]], "Zhenlin Wang": [1.5441422807072058e-08, ["Feedback-directed memory disambiguation through store distance analysis", ["Changpeng Fang", "Steve Carr", "Soner Onder", "Zhenlin Wang"], "https://doi.org/10.1145/1183401.1183440", 10, "ics", 2006]], "Rahul P. Maddimsetty": [0, ["Accelerator design for protein sequence HMM search", ["Rahul P. Maddimsetty", "Jeremy Buhler", "Roger D. Chamberlain", "Mark A. Franklin", "Brandon Harris"], "https://doi.org/10.1145/1183401.1183442", 9, "ics", 2006]], "Jeremy Buhler": [0, ["Accelerator design for protein sequence HMM search", ["Rahul P. Maddimsetty", "Jeremy Buhler", "Roger D. Chamberlain", "Mark A. Franklin", "Brandon Harris"], "https://doi.org/10.1145/1183401.1183442", 9, "ics", 2006]], "Roger D. Chamberlain": [0, ["Accelerator design for protein sequence HMM search", ["Rahul P. Maddimsetty", "Jeremy Buhler", "Roger D. Chamberlain", "Mark A. Franklin", "Brandon Harris"], "https://doi.org/10.1145/1183401.1183442", 9, "ics", 2006]], "Mark A. Franklin": [0, ["Accelerator design for protein sequence HMM search", ["Rahul P. Maddimsetty", "Jeremy Buhler", "Roger D. Chamberlain", "Mark A. Franklin", "Brandon Harris"], "https://doi.org/10.1145/1183401.1183442", 9, "ics", 2006]], "Brandon Harris": [0, ["Accelerator design for protein sequence HMM search", ["Rahul P. Maddimsetty", "Jeremy Buhler", "Roger D. Chamberlain", "Mark A. Franklin", "Brandon Harris"], "https://doi.org/10.1145/1183401.1183442", 9, "ics", 2006]], "Jeremiah Willcock": [0, ["Accelerating sparse matrix computations via data compression", ["Jeremiah Willcock", "Andrew Lumsdaine"], "https://doi.org/10.1145/1183401.1183444", 10, "ics", 2006]], "Andrew Lumsdaine": [0, ["Accelerating sparse matrix computations via data compression", ["Jeremiah Willcock", "Andrew Lumsdaine"], "https://doi.org/10.1145/1183401.1183444", 10, "ics", 2006]], "Daniel C. Vanderster": [0, ["Sensitivity analysis of knapsack-based task scheduling on the grid", ["Daniel C. Vanderster", "Nikitas J. Dimopoulos"], "https://doi.org/10.1145/1183401.1183446", 7, "ics", 2006]], "Nikitas J. Dimopoulos": [0, ["Sensitivity analysis of knapsack-based task scheduling on the grid", ["Daniel C. Vanderster", "Nikitas J. Dimopoulos"], "https://doi.org/10.1145/1183401.1183446", 7, "ics", 2006]], "Martin C. Rinard": [0, ["Probabilistic accuracy bounds for fault-tolerant computations that discard tasks", ["Martin C. Rinard"], "https://doi.org/10.1145/1183401.1183447", 11, "ics", 2006]], "Nicolas Vasilache": [0, ["Violated dependence analysis", ["Nicolas Vasilache", "Cedric Bastoul", "Albert Cohen", "Sylvain Girbal"], "https://doi.org/10.1145/1183401.1183448", 10, "ics", 2006]], "Cedric Bastoul": [0, ["Violated dependence analysis", ["Nicolas Vasilache", "Cedric Bastoul", "Albert Cohen", "Sylvain Girbal"], "https://doi.org/10.1145/1183401.1183448", 10, "ics", 2006]], "Albert Cohen": [0, ["Violated dependence analysis", ["Nicolas Vasilache", "Cedric Bastoul", "Albert Cohen", "Sylvain Girbal"], "https://doi.org/10.1145/1183401.1183448", 10, "ics", 2006]], "Sylvain Girbal": [0, ["Violated dependence analysis", ["Nicolas Vasilache", "Cedric Bastoul", "Albert Cohen", "Sylvain Girbal"], "https://doi.org/10.1145/1183401.1183448", 10, "ics", 2006]], "Jonathan Weinberg": [0, ["User-guided symbiotic space-sharing of real workloads", ["Jonathan Weinberg", "Allan Snavely"], "https://doi.org/10.1145/1183401.1183450", 8, "ics", 2006]], "Allan Snavely": [0, ["User-guided symbiotic space-sharing of real workloads", ["Jonathan Weinberg", "Allan Snavely"], "https://doi.org/10.1145/1183401.1183450", 8, "ics", 2006]], "Hu Chen": [0, ["MPIPP: an automatic profile-guided parallel process placement toolset for SMP clusters and multiclusters", ["Hu Chen", "Wenguang Chen", "Jian Huang", "Bob Robert", "H. Kuhn"], "https://doi.org/10.1145/1183401.1183451", 8, "ics", 2006]], "Wenguang Chen": [0, ["MPIPP: an automatic profile-guided parallel process placement toolset for SMP clusters and multiclusters", ["Hu Chen", "Wenguang Chen", "Jian Huang", "Bob Robert", "H. Kuhn"], "https://doi.org/10.1145/1183401.1183451", 8, "ics", 2006]], "Jian Huang": [0, ["MPIPP: an automatic profile-guided parallel process placement toolset for SMP clusters and multiclusters", ["Hu Chen", "Wenguang Chen", "Jian Huang", "Bob Robert", "H. Kuhn"], "https://doi.org/10.1145/1183401.1183451", 8, "ics", 2006]], "Bob Robert": [0, ["MPIPP: an automatic profile-guided parallel process placement toolset for SMP clusters and multiclusters", ["Hu Chen", "Wenguang Chen", "Jian Huang", "Bob Robert", "H. Kuhn"], "https://doi.org/10.1145/1183401.1183451", 8, "ics", 2006]], "H. Kuhn": [0, ["MPIPP: an automatic profile-guided parallel process placement toolset for SMP clusters and multiclusters", ["Hu Chen", "Wenguang Chen", "Jian Huang", "Bob Robert", "H. Kuhn"], "https://doi.org/10.1145/1183401.1183451", 8, "ics", 2006]]}