Protel Design System Design Rule Check
PCB File : C:\Users\Dmcmo\Google Drive\Miniature PCB_V2\Control_Board_V1\PCB Doc.PcbDoc
Date     : 6/25/2019
Time     : 7:45:50 PM

Processing Rule : Clearance Constraint (Gap=6mil) (WithinRoom('BGA_MK66')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (WithinRoom('BGA_LTM8049')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Track (-813.89mil,630.37mil)(-813.89mil,630.89mil) on Top Layer And Pad U6-B8(-813.89mil,630.37mil) on Top Layer Location : [X = 3762.11mil][Y = 2803.63mil]
Rule Violations :1

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Isolated copper: Split Plane  (VSSA) on Ground Planes. Dead copper detected. Copper area is : 387.066 sq. mils
   Violation between Isolated copper: Split Plane  (VSSA) on Ground Planes. Dead copper detected. Copper area is : 365.269 sq. mils
   Violation between Isolated copper: Split Plane  (VSSA) on Ground Planes. Dead copper detected. Copper area is : 292.889 sq. mils
   Violation between Isolated copper: Split Plane  (12V) on Power Planes. Dead copper detected. Copper area is : 157.452 sq. mils
   Violation between Isolated copper: Split Plane  (12V) on Power Planes. Dead copper detected. Copper area is : 121.022 sq. mils
   Violation between Isolated copper: Split Plane  (-12V) on Power Planes. Dead copper detected. Copper area is : 138.392 sq. mils
   Violation between Isolated copper: Split Plane  (-12V) on Power Planes. Dead copper detected. Copper area is : 138.392 sq. mils
   Violation between Isolated copper: Split Plane  (Batt_Vin) on Power Planes. Dead copper detected. Copper area is : 470.933 sq. mils
   Violation between Isolated copper: Split Plane  (Batt_Vin) on Power Planes. Dead copper detected. Copper area is : 450.331 sq. mils
   Violation between Isolated copper: Split Plane  (Batt_Vin) on Power Planes. Dead copper detected. Copper area is : 117.419 sq. mils
   Violation between Un-Routed Net Constraint: Net Batt_Vin Between Pad P2-L6(-1214mil,1082mil) on Top Layer And Via (-1188mil,1108mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net Batt_Vin Between Via (-1240mil,1108mil) from Top Layer to Bottom Layer And Via (-1188mil,1108mil) from Top Layer to Bottom Layer 
Rule Violations :12

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=6mil) (Preferred=6mil) (WithinRoom('BGA_MK66'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=6mil) (Preferred=6mil) (WithinRoom('BGA_LTM8049'))
Rule Violations :0

Processing Rule : Width Constraint (Min=12mil) (Max=20mil) (Preferred=12mil) (InNet('5V'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=6mil) (Preferred=6mil) (InNet('VDD'))
   Violation between Width Constraint: Track (-1472mil,506mil)(-1438mil,506mil) on Top Layer Actual Width = 10mil, Target Width = 6mil
Rule Violations :1

Processing Rule : Width Constraint (Min=15mil) (Max=15mil) (Preferred=15mil) (InNet('-12V'))
   Violation between Width Constraint: Track (-1364mil,832mil)(-1318.047mil,786.047mil) on Top Layer Actual Width = 10mil, Target Width = 15mil
   Violation between Width Constraint: Track (-1318.047mil,774mil)(-1318.047mil,786.047mil) on Top Layer Actual Width = 10mil, Target Width = 15mil
Rule Violations :2

Processing Rule : Width Constraint (Min=12mil) (Max=20mil) (Preferred=20mil) (InNet('3.9V/5V'))
Rule Violations :0

Processing Rule : Width Constraint (Min=15mil) (Max=15mil) (Preferred=15mil) (InNet('12V'))
   Violation between Width Constraint: Track (-1593mil,856mil)(-1589mil,852mil) on Top Layer Actual Width = 10mil, Target Width = 15mil
Rule Violations :1

Processing Rule : Width Constraint (Min=6mil) (Max=6mil) (Preferred=6mil) (Disabled)(All)
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=20mil) (Preferred=20mil) (InNet('Battery'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=8mil) (Conductor Width=10mil) (Air Gap=6mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (104mil > 100mil) Pad U5-(115mil,639mil) on Multi-Layer Actual Hole Size = 104mil
   Violation between Hole Size Constraint: (104mil > 100mil) Pad U5-(-2635mil,639mil) on Multi-Layer Actual Hole Size = 104mil
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C4-1(-2267.811mil,1009mil) on Top Layer And Pad C4-2(-2267.811mil,986.953mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C3-1(-2318.811mil,987mil) on Top Layer And Pad C3-2(-2318.811mil,1009.047mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad P1-2(-2196.22mil,1017mil) on Top Layer And Pad P1-3(-2196.22mil,979.598mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad P1-1(-2196.22mil,1054.402mil) on Top Layer And Pad P1-2(-2196.22mil,1017mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.801mil < 10mil) Between Via (-630mil,300mil) from Top Layer to Bottom Layer And Pad U6-L12(-656.409mil,276.039mil) on Top Layer [Top Solder] Mask Sliver [9.801mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.718mil < 10mil) Between Via (-630mil,300mil) from Top Layer to Bottom Layer And Pad U6-K12(-656.409mil,315.409mil) on Top Layer [Top Solder] Mask Sliver [4.718mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.132mil < 10mil) Between Via (-628mil,371.551mil) from Top Layer to Bottom Layer And Pad U6-J12(-656.409mil,354.779mil) on Top Layer [Top Solder] Mask Sliver [7.133mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.591mil < 10mil) Between Via (-755mil,211mil) from Top Layer to Bottom Layer And Pad U6-M10(-735.15mil,236.669mil) on Top Layer [Top Solder] Mask Sliver [6.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.39mil < 10mil) Between Via (-755mil,211mil) from Top Layer to Bottom Layer And Pad U6-M9(-774.52mil,236.669mil) on Top Layer [Top Solder] Mask Sliver [6.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.781mil < 10mil) Between Via (-834mil,295mil) from Top Layer to Bottom Layer And Pad U6-L8(-813.89mil,276.039mil) on Top Layer [Top Solder] Mask Sliver [1.781mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.794mil < 10mil) Between Via (-834mil,295mil) from Top Layer to Bottom Layer And Pad U6-K8(-813.89mil,315.409mil) on Top Layer [Top Solder] Mask Sliver [2.794mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.706mil < 10mil) Between Via (-834mil,413mil) from Top Layer to Bottom Layer And Pad U6-H8(-813.89mil,394.15mil) on Top Layer [Top Solder] Mask Sliver [1.706mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.873mil < 10mil) Between Via (-834mil,413mil) from Top Layer to Bottom Layer And Pad U6-G8(-813.89mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [2.873mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.845mil < 10mil) Between Via (-834mil,454mil) from Top Layer to Bottom Layer And Pad U6-G8(-813.89mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [2.845mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.582mil < 10mil) Between Via (-834mil,493mil) from Top Layer to Bottom Layer And Pad U6-F8(-813.89mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [2.582mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.732mil < 10mil) Between Via (-834mil,454mil) from Top Layer to Bottom Layer And Pad U6-F8(-813.89mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [1.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.987mil < 10mil) Between Via (-834mil,493mil) from Top Layer to Bottom Layer And Pad U6-E8(-813.89mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [1.987mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.322mil < 10mil) Between Via (-834mil,532mil) from Top Layer to Bottom Layer And Pad U6-E8(-813.89mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [2.321mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.169mil < 10mil) Between Via (-834mil,295mil) from Top Layer to Bottom Layer And Pad U6-L7(-853.26mil,276.039mil) on Top Layer [Top Solder] Mask Sliver [1.169mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.204mil < 10mil) Between Via (-834mil,295mil) from Top Layer to Bottom Layer And Pad U6-K7(-853.26mil,315.409mil) on Top Layer [Top Solder] Mask Sliver [2.204mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.091mil < 10mil) Between Via (-834mil,413mil) from Top Layer to Bottom Layer And Pad U6-H7(-853.26mil,394.15mil) on Top Layer [Top Solder] Mask Sliver [1.091mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.284mil < 10mil) Between Via (-834mil,413mil) from Top Layer to Bottom Layer And Pad U6-G7(-853.26mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [2.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.256mil < 10mil) Between Via (-834mil,454mil) from Top Layer to Bottom Layer And Pad U6-G7(-853.26mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [2.256mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.875mil < 10mil) Between Via (-873mil,453mil) from Top Layer to Bottom Layer And Pad U6-G7(-853.26mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [1.875mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.987mil < 10mil) Between Via (-834mil,493mil) from Top Layer to Bottom Layer And Pad U6-F7(-853.26mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [1.987mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.736mil < 10mil) Between Via (-874mil,494mil) from Top Layer to Bottom Layer And Pad U6-F7(-853.26mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [3.736mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.119mil < 10mil) Between Via (-834mil,454mil) from Top Layer to Bottom Layer And Pad U6-F7(-853.26mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [1.119mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.164mil < 10mil) Between Via (-873mil,453mil) from Top Layer to Bottom Layer And Pad U6-F7(-853.26mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [2.164mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.379mil < 10mil) Between Via (-834mil,493mil) from Top Layer to Bottom Layer And Pad U6-E7(-853.26mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [1.379mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.775mil < 10mil) Between Via (-874mil,494mil) from Top Layer to Bottom Layer And Pad U6-E7(-853.26mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [1.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.721mil < 10mil) Between Via (-834mil,532mil) from Top Layer to Bottom Layer And Pad U6-E7(-853.26mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [1.721mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.059mil < 10mil) Between Via (-873mil,532mil) from Top Layer to Bottom Layer And Pad U6-E7(-853.26mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [2.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.662mil < 10mil) Between Via (-913mil,296mil) from Top Layer to Bottom Layer And Pad U6-L6(-892.63mil,276.039mil) on Top Layer [Top Solder] Mask Sliver [2.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.278mil < 10mil) Between Via (-913mil,296mil) from Top Layer to Bottom Layer And Pad U6-K6(-892.63mil,315.409mil) on Top Layer [Top Solder] Mask Sliver [2.278mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.877mil < 10mil) Between Via (-912mil,414mil) from Top Layer to Bottom Layer And Pad U6-H6(-892.63mil,394.15mil) on Top Layer [Top Solder] Mask Sliver [1.877mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.641mil < 10mil) Between Via (-912mil,414mil) from Top Layer to Bottom Layer And Pad U6-G6(-892.63mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [1.641mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.797mil < 10mil) Between Via (-873mil,453mil) from Top Layer to Bottom Layer And Pad U6-G6(-892.63mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [1.797mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.297mil < 10mil) Between Via (-874mil,494mil) from Top Layer to Bottom Layer And Pad U6-F6(-892.63mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [2.297mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.766mil < 10mil) Between Via (-913mil,493mil) from Top Layer to Bottom Layer And Pad U6-F6(-892.63mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [2.766mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.087mil < 10mil) Between Via (-873mil,453mil) from Top Layer to Bottom Layer And Pad U6-F6(-892.63mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [2.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mil < 10mil) Between Via (-874mil,494mil) from Top Layer to Bottom Layer And Pad U6-E6(-892.63mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [0.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.175mil < 10mil) Between Via (-913mil,493mil) from Top Layer to Bottom Layer And Pad U6-E6(-892.63mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [2.175mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.981mil < 10mil) Between Via (-873mil,532mil) from Top Layer to Bottom Layer And Pad U6-E6(-892.63mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [1.981mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.798mil < 10mil) Between Via (-912mil,532mil) from Top Layer to Bottom Layer And Pad U6-E6(-892.63mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [1.798mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.7mil < 10mil) Between Via (-913mil,296mil) from Top Layer to Bottom Layer And Pad U6-L5(-932mil,276.039mil) on Top Layer [Top Solder] Mask Sliver [1.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.303mil < 10mil) Between Via (-913mil,296mil) from Top Layer to Bottom Layer And Pad U6-K5(-932mil,315.409mil) on Top Layer [Top Solder] Mask Sliver [1.303mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.043mil < 10mil) Between Via (-953mil,373.15mil) from Top Layer to Bottom Layer And Pad U6-J5(-932mil,354.779mil) on Top Layer [Top Solder] Mask Sliver [2.043mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.321mil < 10mil) Between Via (-912mil,414mil) from Top Layer to Bottom Layer And Pad U6-H5(-932mil,394.15mil) on Top Layer [Top Solder] Mask Sliver [2.321mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.84mil < 10mil) Between Via (-953mil,373.15mil) from Top Layer to Bottom Layer And Pad U6-H5(-932mil,394.15mil) on Top Layer [Top Solder] Mask Sliver [3.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.088mil < 10mil) Between Via (-912mil,414mil) from Top Layer to Bottom Layer And Pad U6-G5(-932mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [2.088mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.012mil < 10mil) Between Via (-951mil,452.52mil) from Top Layer to Bottom Layer And Pad U6-G5(-932mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [1.012mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.808mil < 10mil) Between Via (-913mil,493mil) from Top Layer to Bottom Layer And Pad U6-F5(-932mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [1.808mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.998mil < 10mil) Between Via (-951mil,452.52mil) from Top Layer to Bottom Layer And Pad U6-F5(-932mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [1.997mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.196mil < 10mil) Between Via (-913mil,493mil) from Top Layer to Bottom Layer And Pad U6-E5(-932mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [1.196mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.243mil < 10mil) Between Via (-912mil,532mil) from Top Layer to Bottom Layer And Pad U6-E5(-932mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [2.243mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.692mil < 10mil) Between Via (-991mil,256mil) from Top Layer to Bottom Layer And Pad U6-M4(-971.37mil,236.669mil) on Top Layer [Top Solder] Mask Sliver [1.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.194mil < 10mil) Between Via (-991mil,256mil) from Top Layer to Bottom Layer And Pad U6-L4(-971.37mil,276.039mil) on Top Layer [Top Solder] Mask Sliver [2.194mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mil < 10mil) Between Via (-953mil,373.15mil) from Top Layer to Bottom Layer And Pad U6-J4(-971.37mil,354.779mil) on Top Layer [Top Solder] Mask Sliver [0.121mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.043mil < 10mil) Between Via (-953mil,373.15mil) from Top Layer to Bottom Layer And Pad U6-H4(-971.37mil,394.15mil) on Top Layer [Top Solder] Mask Sliver [2.043mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.998mil < 10mil) Between Via (-951mil,452.52mil) from Top Layer to Bottom Layer And Pad U6-G4(-971.37mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [1.998mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.949mil < 10mil) Between Via (-951mil,452.52mil) from Top Layer to Bottom Layer And Pad U6-F4(-971.37mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [2.949mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.771mil < 10mil) Between Via (-991mil,256mil) from Top Layer to Bottom Layer And Pad U6-M3(-1010.74mil,236.669mil) on Top Layer [Top Solder] Mask Sliver [1.771mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.271mil < 10mil) Between Via (-991mil,256mil) from Top Layer to Bottom Layer And Pad U6-L3(-1010.74mil,276.039mil) on Top Layer [Top Solder] Mask Sliver [2.271mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.8mil < 10mil) Between Via (-1030mil,414mil) from Top Layer to Bottom Layer And Pad U6-H3(-1010.74mil,394.15mil) on Top Layer [Top Solder] Mask Sliver [1.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.564mil < 10mil) Between Via (-1030mil,414mil) from Top Layer to Bottom Layer And Pad U6-G3(-1010.74mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [1.564mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.32mil < 10mil) Between Via (-1070mil,296mil) from Top Layer to Bottom Layer And Pad U6-L2(-1050.11mil,276.039mil) on Top Layer [Top Solder] Mask Sliver [2.32mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.933mil < 10mil) Between Via (-1070mil,296mil) from Top Layer to Bottom Layer And Pad U6-K2(-1050.11mil,315.409mil) on Top Layer [Top Solder] Mask Sliver [1.933mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.399mil < 10mil) Between Via (-1030mil,414mil) from Top Layer to Bottom Layer And Pad U6-H2(-1050.11mil,394.15mil) on Top Layer [Top Solder] Mask Sliver [2.399mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.168mil < 10mil) Between Via (-1030mil,414mil) from Top Layer to Bottom Layer And Pad U6-G2(-1050.11mil,433.52mil) on Top Layer [Top Solder] Mask Sliver [2.168mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.033mil < 10mil) Between Via (-1070mil,296mil) from Top Layer to Bottom Layer And Pad U6-L1(-1089.48mil,276.039mil) on Top Layer [Top Solder] Mask Sliver [2.033mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.641mil < 10mil) Between Via (-1070mil,296mil) from Top Layer to Bottom Layer And Pad U6-K1(-1089.48mil,315.409mil) on Top Layer [Top Solder] Mask Sliver [1.641mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.024mil < 10mil) Between Via (-1115mil,492mil) from Top Layer to Bottom Layer And Pad U6-F1(-1089.48mil,472.89mil) on Top Layer [Top Solder] Mask Sliver [6.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.726mil < 10mil) Between Via (-1115mil,492mil) from Top Layer to Bottom Layer And Pad U6-E1(-1089.48mil,512.26mil) on Top Layer [Top Solder] Mask Sliver [6.726mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.244mil < 10mil) Between Via (-834mil,532mil) from Top Layer to Bottom Layer And Pad U6-D8(-813.89mil,551.63mil) on Top Layer [Top Solder] Mask Sliver [2.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.642mil < 10mil) Between Via (-834mil,532mil) from Top Layer to Bottom Layer And Pad U6-D7(-853.26mil,551.63mil) on Top Layer [Top Solder] Mask Sliver [1.642mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.981mil < 10mil) Between Via (-873mil,532mil) from Top Layer to Bottom Layer And Pad U6-D7(-853.26mil,551.63mil) on Top Layer [Top Solder] Mask Sliver [1.981mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.903mil < 10mil) Between Via (-873mil,532mil) from Top Layer to Bottom Layer And Pad U6-D6(-892.63mil,551.63mil) on Top Layer [Top Solder] Mask Sliver [1.903mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.72mil < 10mil) Between Via (-912mil,532mil) from Top Layer to Bottom Layer And Pad U6-D6(-892.63mil,551.63mil) on Top Layer [Top Solder] Mask Sliver [1.72mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.411mil < 10mil) Between Via (-952mil,573mil) from Top Layer to Bottom Layer And Pad U6-D5(-932mil,551.63mil) on Top Layer [Top Solder] Mask Sliver [3.411mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.166mil < 10mil) Between Via (-912mil,532mil) from Top Layer to Bottom Layer And Pad U6-D5(-932mil,551.63mil) on Top Layer [Top Solder] Mask Sliver [2.166mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.984mil < 10mil) Between Via (-952mil,573mil) from Top Layer to Bottom Layer And Pad U6-D4(-971.37mil,551.63mil) on Top Layer [Top Solder] Mask Sliver [2.984mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.049mil < 10mil) Between Via (-952mil,573mil) from Top Layer to Bottom Layer And Pad U6-C5(-932mil,591mil) on Top Layer [Top Solder] Mask Sliver [1.049mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.584mil < 10mil) Between Via (-952mil,573mil) from Top Layer to Bottom Layer And Pad U6-C4(-971.37mil,591mil) on Top Layer [Top Solder] Mask Sliver [0.584mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.941mil < 10mil) Between Via (-993mil,697mil) from Top Layer to Bottom Layer And Pad U6-A4(-971.37mil,669.74mil) on Top Layer [Top Solder] Mask Sliver [8.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.666mil < 10mil) Between Via (-993mil,697mil) from Top Layer to Bottom Layer And Pad U6-A3(-1010.74mil,669.74mil) on Top Layer [Top Solder] Mask Sliver [6.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C16-2(-1218mil,456mil) on Top Layer And Pad C16-1(-1218mil,478.047mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.046mil < 10mil) Between Via (-722mil,133mil) from Top Layer to Bottom Layer And Pad OC1-2(-671mil,156mil) on Top Layer [Top Solder] Mask Sliver [8.046mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad R18-2(-1455mil,374mil) on Top Layer And Pad R18-1(-1432.953mil,374mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad R19-2(-1454mil,412mil) on Top Layer And Pad R19-1(-1431.953mil,412mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C15-1(-1055.693mil,778mil) on Top Layer And Pad C15-2(-1077.74mil,778mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C34-2(-1520.047mil,618mil) on Top Layer And Pad C34-1(-1498mil,618mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C33-2(-1806mil,602mil) on Top Layer And Pad C33-1(-1828.047mil,602mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J3-2(-2163.26mil,579.843mil) on Top Layer And Pad J3-1(-2202.63mil,579.842mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad R20-2(-1013.74mil,777mil) on Top Layer And Pad R20-1(-991.693mil,777mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C24-2(-975mil,132mil) on Top Layer And Pad C24-1(-997.047mil,132mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C23-2(-2164.047mil,330mil) on Top Layer And Pad C23-1(-2142mil,330mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C20-2(-1359mil,483mil) on Top Layer And Pad C20-1(-1381.047mil,483mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C21-2(-1299mil,610mil) on Top Layer And Pad C21-1(-1276.953mil,610mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C22-2(-1321mil,178.071mil) on Top Layer And Pad C22-1(-1321mil,211.929mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad R17-1(-1381mil,544.047mil) on Top Layer And Pad R17-2(-1381mil,522mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C14-1(-1217.74mil,774mil) on Top Layer And Pad C14-2(-1195.693mil,774mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C18-1(-1112mil,133mil) on Top Layer And Pad C18-2(-1145.858mil,133mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J4-2(-1936.26mil,582.843mil) on Top Layer And Pad J4-1(-1975.63mil,582.842mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad R26-1(-1412.953mil,1190mil) on Top Layer And Pad R26-2(-1435mil,1190mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J2-2(-2259.244mil,141.315mil) on Top Layer And Pad J2-1(-2259.244mil,180.685mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.557mil < 10mil) Between Via (-2223mil,97mil) from Top Layer to Bottom Layer And Pad J2-2(-2259.244mil,141.315mil) on Top Layer [Top Solder] Mask Sliver [4.557mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.82mil < 10mil) Between Via (-1487mil,860mil) from Top Layer to Bottom Layer And Pad P2-F2(-1464mil,882mil) on Top Layer [Top Solder] Mask Sliver [1.82mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.476mil < 10mil) Between Via (-1540mil,905mil) from Top Layer to Bottom Layer And Pad P2-E3(-1514mil,932mil) on Top Layer [Top Solder] Mask Sliver [7.476mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.82mil < 10mil) Between Via (-1487mil,860mil) from Top Layer to Bottom Layer And Pad P2-E2(-1514mil,882mil) on Top Layer [Top Solder] Mask Sliver [4.82mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.705mil < 10mil) Between Via (-1540mil,905mil) from Top Layer to Bottom Layer And Pad P2-E2(-1514mil,882mil) on Top Layer [Top Solder] Mask Sliver [4.705mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.117mil < 10mil) Between Via (-1540mil,905mil) from Top Layer to Bottom Layer And Pad P2-D3(-1564mil,932mil) on Top Layer [Top Solder] Mask Sliver [6.117mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.234mil < 10mil) Between Via (-1540mil,905mil) from Top Layer to Bottom Layer And Pad P2-D2(-1564mil,882mil) on Top Layer [Top Solder] Mask Sliver [3.234mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.228mil < 10mil) Between Via (-1487mil,860mil) from Top Layer to Bottom Layer And Pad P2-F1(-1464mil,832mil) on Top Layer [Top Solder] Mask Sliver [6.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.889mil < 10mil) Between Via (-1487mil,860mil) from Top Layer to Bottom Layer And Pad P2-E1(-1514mil,832mil) on Top Layer [Top Solder] Mask Sliver [8.889mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad F2-1(-2307mil,290mil) on Top Layer And Pad F2-2(-2340.858mil,290mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad R27-2(-1296mil,774mil) on Top Layer And Pad R27-1(-1318.047mil,774mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad R22-2(-1650.953mil,775mil) on Top Layer And Pad R22-1(-1673mil,775mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.725mil < 10mil) Between Via (-1711mil,755mil) from Top Layer to Bottom Layer And Pad R22-1(-1673mil,775mil) on Top Layer [Top Solder] Mask Sliver [5.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad R23-1(-1514.047mil,1191mil) on Top Layer And Pad R23-2(-1492mil,1191mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad F3-1(-1659mil,238mil) on Top Layer And Pad F3-2(-1625.142mil,238mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad FB2-1(-1704mil,241.047mil) on Top Layer And Pad FB2-2(-1704mil,219mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad R16-1(-1277.953mil,518mil) on Top Layer And Pad R16-2(-1300mil,518mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C17-2(-1302mil,478mil) on Top Layer And Pad C17-1(-1279.953mil,478mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad FB1-2(-1438mil,539.858mil) on Top Layer And Pad FB1-1(-1438mil,506mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C19-2(-1270mil,172.953mil) on Top Layer And Pad C19-1(-1270mil,195mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.599mil < 10mil) Between Via (-1721mil,164mil) from Top Layer to Bottom Layer And Pad U8-6(-1675.638mil,92mil) on Top Layer [Top Solder] Mask Sliver [1.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U8-4(-1502.409mil,200.268mil) on Top Layer And Pad U8-5(-1476.819mil,200.268mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U8-3(-1528mil,200.268mil) on Top Layer And Pad U8-4(-1502.409mil,200.268mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U8-2(-1553.591mil,200.268mil) on Top Layer And Pad U8-3(-1528mil,200.268mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U8-1(-1579.181mil,200.268mil) on Top Layer And Pad U8-2(-1553.591mil,200.268mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C13-2(-1300.047mil,564mil) on Top Layer And Pad C13-1(-1278mil,564mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-31(-161.709mil,522.74mil) on Top Layer And Pad U9-32(-161.709mil,554.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-30(-161.709mil,491.244mil) on Top Layer And Pad U9-31(-161.709mil,522.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-29(-161.709mil,459.748mil) on Top Layer And Pad U9-30(-161.709mil,491.244mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-28(-161.709mil,428.252mil) on Top Layer And Pad U9-29(-161.709mil,459.748mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-27(-161.709mil,396.756mil) on Top Layer And Pad U9-28(-161.709mil,428.252mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-26(-161.709mil,365.26mil) on Top Layer And Pad U9-27(-161.709mil,396.756mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-25(-161.709mil,333.764mil) on Top Layer And Pad U9-26(-161.709mil,365.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-23(-252.26mil,274.709mil) on Top Layer And Pad U9-24(-220.764mil,274.709mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-22(-283.756mil,274.709mil) on Top Layer And Pad U9-23(-252.26mil,274.709mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-21(-315.252mil,274.709mil) on Top Layer And Pad U9-22(-283.756mil,274.709mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-20(-346.748mil,274.709mil) on Top Layer And Pad U9-21(-315.252mil,274.709mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-19(-378.244mil,274.709mil) on Top Layer And Pad U9-20(-346.748mil,274.709mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-18(-409.74mil,274.709mil) on Top Layer And Pad U9-19(-378.244mil,274.709mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-17(-441.236mil,274.709mil) on Top Layer And Pad U9-18(-409.74mil,274.709mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-15(-500.291mil,365.26mil) on Top Layer And Pad U9-16(-500.291mil,333.764mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-14(-500.291mil,396.756mil) on Top Layer And Pad U9-15(-500.291mil,365.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-13(-500.291mil,428.252mil) on Top Layer And Pad U9-14(-500.291mil,396.756mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-12(-500.291mil,459.748mil) on Top Layer And Pad U9-13(-500.291mil,428.252mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-11(-500.291mil,491.244mil) on Top Layer And Pad U9-12(-500.291mil,459.748mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-10(-500.291mil,522.74mil) on Top Layer And Pad U9-11(-500.291mil,491.244mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-9(-500.291mil,554.236mil) on Top Layer And Pad U9-10(-500.291mil,522.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-7(-409.74mil,613.291mil) on Top Layer And Pad U9-8(-441.236mil,613.291mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-6(-378.244mil,613.291mil) on Top Layer And Pad U9-7(-409.74mil,613.291mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-5(-346.748mil,613.291mil) on Top Layer And Pad U9-6(-378.244mil,613.291mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-4(-315.252mil,613.291mil) on Top Layer And Pad U9-5(-346.748mil,613.291mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-3(-283.756mil,613.291mil) on Top Layer And Pad U9-4(-315.252mil,613.291mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-2(-252.26mil,613.291mil) on Top Layer And Pad U9-3(-283.756mil,613.291mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U9-1(-220.764mil,613.291mil) on Top Layer And Pad U9-2(-252.26mil,613.291mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.5mil < 10mil) Between Pad P3-9(-1672mil,486mil) on Top Layer And Pad P3-2(-1574mil,461mil) on Top Layer [Top Solder] Mask Sliver [7.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.5mil < 10mil) Between Pad P3-9(-1672mil,486mil) on Top Layer And Pad P3-3(-1574mil,511mil) on Top Layer [Top Solder] Mask Sliver [7.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.5mil < 10mil) Between Pad P3-9(-1672mil,486mil) on Top Layer And Pad P3-6(-1770mil,511mil) on Top Layer [Top Solder] Mask Sliver [7.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.5mil < 10mil) Between Pad P3-9(-1672mil,486mil) on Top Layer And Pad P3-7(-1770mil,461mil) on Top Layer [Top Solder] Mask Sliver [7.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C2-2(-1106mil,987.071mil) on Top Layer And Pad C2-1(-1106mil,1020.929mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C1-2(-1833.929mil,1163mil) on Top Layer And Pad C1-1(-1800.071mil,1163mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(-140mil,950mil) on Multi-Layer And Pad Free-(-190mil,950mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(-190mil,1000mil) on Multi-Layer And Pad Free-(-190mil,950mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(-190mil,900mil) on Multi-Layer And Pad Free-(-190mil,950mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(-140mil,900mil) on Multi-Layer And Pad Free-(-190mil,900mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(-140mil,950mil) on Multi-Layer And Pad Free-(-140mil,900mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(-140mil,1000mil) on Multi-Layer And Pad Free-(-140mil,950mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(-190mil,1000mil) on Multi-Layer And Pad Free-(-140mil,1000mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.01mil < 10mil) Between Via (-351mil,688mil) from Top Layer to Bottom Layer And Via (-301mil,689mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.01mil] / [Bottom Solder] Mask Sliver [4.01mil]
Rule Violations :173

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.487mil < 10mil) Between Arc (-1579.181mil,236.488mil) on Top Overlay And Pad U8-1(-1579.181mil,200.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2282.811mil,972.976mil)(-2282.811mil,1022.976mil) on Top Overlay And Pad C4-2(-2267.811mil,986.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2252.811mil,972.976mil)(-2252.811mil,1022.976mil) on Top Overlay And Pad C4-2(-2267.811mil,986.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-2282.811mil,972.976mil)(-2252.811mil,972.976mil) on Top Overlay And Pad C4-2(-2267.811mil,986.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2282.811mil,972.976mil)(-2282.811mil,1022.976mil) on Top Overlay And Pad C4-1(-2267.811mil,1009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2252.811mil,972.976mil)(-2252.811mil,1022.976mil) on Top Overlay And Pad C4-1(-2267.811mil,1009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-2282.811mil,1022.976mil)(-2252.811mil,1022.976mil) on Top Overlay And Pad C4-1(-2267.811mil,1009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2303.811mil,973.024mil)(-2303.811mil,1023.024mil) on Top Overlay And Pad C3-2(-2318.811mil,1009.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-2333.811mil,1023.024mil)(-2303.811mil,1023.024mil) on Top Overlay And Pad C3-2(-2318.811mil,1009.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2333.811mil,973.024mil)(-2333.811mil,1023.024mil) on Top Overlay And Pad C3-2(-2318.811mil,1009.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2303.811mil,973.024mil)(-2303.811mil,1023.024mil) on Top Overlay And Pad C3-1(-2318.811mil,987mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-2333.811mil,973.024mil)(-2303.811mil,973.024mil) on Top Overlay And Pad C3-1(-2318.811mil,987mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2333.811mil,973.024mil)(-2333.811mil,1023.024mil) on Top Overlay And Pad C3-1(-2318.811mil,987mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1233mil,442.024mil)(-1233mil,492.024mil) on Top Overlay And Pad C16-1(-1218mil,478.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1203mil,442.024mil)(-1203mil,492.024mil) on Top Overlay And Pad C16-1(-1218mil,478.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1233mil,492.024mil)(-1203mil,492.024mil) on Top Overlay And Pad C16-1(-1218mil,478.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1233mil,442.024mil)(-1233mil,492.024mil) on Top Overlay And Pad C16-2(-1218mil,456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1203mil,442.024mil)(-1203mil,492.024mil) on Top Overlay And Pad C16-2(-1218mil,456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1233mil,442.024mil)(-1203mil,442.024mil) on Top Overlay And Pad C16-2(-1218mil,456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.205mil < 10mil) Between Track (-1296.307mil,247.402mil)(-1296.307mil,277.512mil) on Top Overlay And Pad U1-3(-1313.614mil,303.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-1296.307mil,328.307mil)(-1296.307mil,359.402mil) on Top Overlay And Pad U1-3(-1313.614mil,303.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.449mil < 10mil) Between Track (-1296.307mil,359.402mil)(-1263.008mil,359.402mil) on Top Overlay And Pad U1-2(-1227mil,340.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.449mil < 10mil) Between Track (-1296.307mil,247.402mil)(-1263.008mil,247.402mil) on Top Overlay And Pad U1-1(-1227mil,266mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1418.976mil,359mil)(-1418.976mil,389mil) on Top Overlay And Pad R18-1(-1432.953mil,374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1468.976mil,359mil)(-1418.976mil,359mil) on Top Overlay And Pad R18-1(-1432.953mil,374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1468.976mil,389mil)(-1418.976mil,389mil) on Top Overlay And Pad R18-1(-1432.953mil,374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1417.976mil,397mil)(-1417.976mil,427mil) on Top Overlay And Pad R19-1(-1431.953mil,412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1467.976mil,427mil)(-1417.976mil,427mil) on Top Overlay And Pad R19-1(-1431.953mil,412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1467.976mil,397mil)(-1417.976mil,397mil) on Top Overlay And Pad R19-1(-1431.953mil,412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1091.717mil,763mil)(-1091.717mil,793mil) on Top Overlay And Pad C15-2(-1077.74mil,778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1091.717mil,763mil)(-1041.717mil,763mil) on Top Overlay And Pad C15-2(-1077.74mil,778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1091.717mil,793mil)(-1041.717mil,793mil) on Top Overlay And Pad C15-2(-1077.74mil,778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1041.717mil,763mil)(-1041.717mil,793mil) on Top Overlay And Pad C15-1(-1055.693mil,778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1091.717mil,763mil)(-1041.717mil,763mil) on Top Overlay And Pad C15-1(-1055.693mil,778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1091.717mil,793mil)(-1041.717mil,793mil) on Top Overlay And Pad C15-1(-1055.693mil,778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.898mil < 10mil) Between Track (-1219.535mil,640.693mil)(-1219.535mil,727mil) on Top Overlay And Pad C31-2(-1250.071mil,684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.48mil < 10mil) Between Track (-1397.535mil,640.693mil)(-1219.535mil,640.693mil) on Top Overlay And Pad C31-2(-1250.071mil,684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Track (-1397.535mil,727mil)(-1219.535mil,727mil) on Top Overlay And Pad C31-2(-1250.071mil,684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.898mil < 10mil) Between Track (-1397.535mil,640.693mil)(-1397.535mil,727mil) on Top Overlay And Pad C31-1(-1367mil,684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.48mil < 10mil) Between Track (-1397.535mil,640.693mil)(-1219.535mil,640.693mil) on Top Overlay And Pad C31-1(-1367mil,684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.173mil < 10mil) Between Track (-1397.535mil,727mil)(-1219.535mil,727mil) on Top Overlay And Pad C31-1(-1367mil,684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1484.024mil,603mil)(-1484.024mil,633mil) on Top Overlay And Pad C34-1(-1498mil,618mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1534.024mil,603mil)(-1484.024mil,603mil) on Top Overlay And Pad C34-1(-1498mil,618mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1534.024mil,633mil)(-1484.024mil,633mil) on Top Overlay And Pad C34-1(-1498mil,618mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1534.024mil,603mil)(-1484.024mil,603mil) on Top Overlay And Pad C34-2(-1520.047mil,618mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1534.024mil,633mil)(-1484.024mil,633mil) on Top Overlay And Pad C34-2(-1520.047mil,618mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1534.024mil,603mil)(-1534.024mil,633mil) on Top Overlay And Pad C34-2(-1520.047mil,618mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1842.024mil,617mil)(-1792.024mil,617mil) on Top Overlay And Pad C33-1(-1828.047mil,602mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1842.024mil,587mil)(-1842.024mil,617mil) on Top Overlay And Pad C33-1(-1828.047mil,602mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1842.024mil,587mil)(-1792.024mil,587mil) on Top Overlay And Pad C33-1(-1828.047mil,602mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1842.024mil,617mil)(-1792.024mil,617mil) on Top Overlay And Pad C33-2(-1806mil,602mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1842.024mil,587mil)(-1792.024mil,587mil) on Top Overlay And Pad C33-2(-1806mil,602mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1792.024mil,587mil)(-1792.024mil,617mil) on Top Overlay And Pad C33-2(-1806mil,602mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Track (-875.961mil,95.472mil)(-844.465mil,95.472mil) on Top Overlay And Pad OC2-1(-909.425mil,125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Track (-875.961mil,154.528mil)(-844.465mil,154.528mil) on Top Overlay And Pad OC2-1(-909.425mil,125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Track (-875.961mil,95.472mil)(-844.465mil,95.472mil) on Top Overlay And Pad OC2-2(-811mil,125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Track (-875.961mil,154.528mil)(-844.465mil,154.528mil) on Top Overlay And Pad OC2-2(-811mil,125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-977.717mil,762mil)(-977.717mil,792mil) on Top Overlay And Pad R20-1(-991.693mil,777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1027.717mil,762mil)(-977.717mil,762mil) on Top Overlay And Pad R20-1(-991.693mil,777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1027.717mil,792mil)(-977.717mil,792mil) on Top Overlay And Pad R20-1(-991.693mil,777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1027.717mil,762mil)(-1027.717mil,792mil) on Top Overlay And Pad R20-2(-1013.74mil,777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1027.717mil,762mil)(-977.717mil,762mil) on Top Overlay And Pad R20-2(-1013.74mil,777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1027.717mil,792mil)(-977.717mil,792mil) on Top Overlay And Pad R20-2(-1013.74mil,777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1011.024mil,117mil)(-1011.024mil,147mil) on Top Overlay And Pad C24-1(-997.047mil,132mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1011.024mil,117mil)(-961.024mil,117mil) on Top Overlay And Pad C24-1(-997.047mil,132mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1011.024mil,147mil)(-961.024mil,147mil) on Top Overlay And Pad C24-1(-997.047mil,132mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-961.024mil,117mil)(-961.024mil,147mil) on Top Overlay And Pad C24-2(-975mil,132mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1011.024mil,117mil)(-961.024mil,117mil) on Top Overlay And Pad C24-2(-975mil,132mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1011.024mil,147mil)(-961.024mil,147mil) on Top Overlay And Pad C24-2(-975mil,132mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1467.976mil,397mil)(-1467.976mil,427mil) on Top Overlay And Pad R19-2(-1454mil,412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1467.976mil,427mil)(-1417.976mil,427mil) on Top Overlay And Pad R19-2(-1454mil,412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1467.976mil,397mil)(-1417.976mil,397mil) on Top Overlay And Pad R19-2(-1454mil,412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1468.976mil,359mil)(-1468.976mil,389mil) on Top Overlay And Pad R18-2(-1455mil,374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1468.976mil,359mil)(-1418.976mil,359mil) on Top Overlay And Pad R18-2(-1455mil,374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1468.976mil,389mil)(-1418.976mil,389mil) on Top Overlay And Pad R18-2(-1455mil,374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-2128.024mil,315mil)(-2128.024mil,345mil) on Top Overlay And Pad C23-1(-2142mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2178.024mil,315mil)(-2128.024mil,315mil) on Top Overlay And Pad C23-1(-2142mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2178.024mil,345mil)(-2128.024mil,345mil) on Top Overlay And Pad C23-1(-2142mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2178.024mil,315mil)(-2128.024mil,315mil) on Top Overlay And Pad C23-2(-2164.047mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-2178.024mil,345mil)(-2128.024mil,345mil) on Top Overlay And Pad C23-2(-2164.047mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-2178.024mil,315mil)(-2178.024mil,345mil) on Top Overlay And Pad C23-2(-2164.047mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.138mil < 10mil) Between Track (-1886.992mil,66.858mil)(-1761.008mil,66.858mil) on Top Overlay And Pad D3-2(-1824mil,107.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.138mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.79mil < 10mil) Between Track (-1887mil,220mil)(-1762mil,219.975mil) on Top Overlay And Pad D3-1(-1824mil,258.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.79mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.138mil < 10mil) Between Track (-1886.992mil,299.142mil)(-1761.008mil,299.142mil) on Top Overlay And Pad D3-1(-1824mil,258.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.138mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.138mil < 10mil) Between Track (-2178.992mil,66.465mil)(-2053.008mil,66.465mil) on Top Overlay And Pad D2-2(-2116mil,107.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.138mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.79mil < 10mil) Between Track (-2179mil,219.606mil)(-2054mil,219.581mil) on Top Overlay And Pad D2-1(-2116mil,258mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.79mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.138mil < 10mil) Between Track (-2178.992mil,298.748mil)(-2053.008mil,298.748mil) on Top Overlay And Pad D2-1(-2116mil,258mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.138mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1395.024mil,468mil)(-1395.024mil,498mil) on Top Overlay And Pad C20-1(-1381.047mil,483mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1395.024mil,498mil)(-1345.024mil,498mil) on Top Overlay And Pad C20-1(-1381.047mil,483mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1395.024mil,468mil)(-1345.024mil,468mil) on Top Overlay And Pad C20-1(-1381.047mil,483mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1345.024mil,468mil)(-1345.024mil,498mil) on Top Overlay And Pad C20-2(-1359mil,483mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1395.024mil,498mil)(-1345.024mil,498mil) on Top Overlay And Pad C20-2(-1359mil,483mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1395.024mil,468mil)(-1345.024mil,468mil) on Top Overlay And Pad C20-2(-1359mil,483mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1262.976mil,595mil)(-1262.976mil,625mil) on Top Overlay And Pad C21-1(-1276.953mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1312.976mil,595mil)(-1262.976mil,595mil) on Top Overlay And Pad C21-1(-1276.953mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1312.976mil,625mil)(-1262.976mil,625mil) on Top Overlay And Pad C21-1(-1276.953mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1312.976mil,595mil)(-1312.976mil,625mil) on Top Overlay And Pad C21-2(-1299mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1312.976mil,595mil)(-1262.976mil,595mil) on Top Overlay And Pad C21-2(-1299mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1312.976mil,625mil)(-1262.976mil,625mil) on Top Overlay And Pad C21-2(-1299mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1340mil,230mil)(-1302mil,230mil) on Top Overlay And Pad C22-1(-1321mil,211.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1340mil,160mil)(-1340mil,230mil) on Top Overlay And Pad C22-1(-1321mil,211.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1302mil,160mil)(-1302mil,230mil) on Top Overlay And Pad C22-1(-1321mil,211.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1340mil,160mil)(-1302mil,160mil) on Top Overlay And Pad C22-2(-1321mil,178.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1340mil,160mil)(-1340mil,230mil) on Top Overlay And Pad C22-2(-1321mil,178.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1302mil,160mil)(-1302mil,230mil) on Top Overlay And Pad C22-2(-1321mil,178.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1396mil,508.024mil)(-1396mil,558.024mil) on Top Overlay And Pad R17-2(-1381mil,522mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1366mil,508.024mil)(-1366mil,558.024mil) on Top Overlay And Pad R17-2(-1381mil,522mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1396mil,508.024mil)(-1366mil,508.024mil) on Top Overlay And Pad R17-2(-1381mil,522mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1396mil,508.024mil)(-1396mil,558.024mil) on Top Overlay And Pad R17-1(-1381mil,544.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1366mil,508.024mil)(-1366mil,558.024mil) on Top Overlay And Pad R17-1(-1381mil,544.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1396mil,558.024mil)(-1366mil,558.024mil) on Top Overlay And Pad R17-1(-1381mil,544.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1181.717mil,759mil)(-1181.717mil,789mil) on Top Overlay And Pad C14-2(-1195.693mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1231.717mil,759mil)(-1181.717mil,759mil) on Top Overlay And Pad C14-2(-1195.693mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1231.717mil,789mil)(-1181.717mil,789mil) on Top Overlay And Pad C14-2(-1195.693mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1231.717mil,759mil)(-1231.717mil,789mil) on Top Overlay And Pad C14-1(-1217.74mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1231.717mil,759mil)(-1181.717mil,759mil) on Top Overlay And Pad C14-1(-1217.74mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1231.717mil,789mil)(-1181.717mil,789mil) on Top Overlay And Pad C14-1(-1217.74mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1163.929mil,114mil)(-1163.929mil,152mil) on Top Overlay And Pad C18-2(-1145.858mil,133mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1163.929mil,114mil)(-1093.929mil,114mil) on Top Overlay And Pad C18-2(-1145.858mil,133mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1163.929mil,152mil)(-1093.929mil,152mil) on Top Overlay And Pad C18-2(-1145.858mil,133mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1093.929mil,114mil)(-1093.929mil,152mil) on Top Overlay And Pad C18-1(-1112mil,133mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1163.929mil,114mil)(-1093.929mil,114mil) on Top Overlay And Pad C18-1(-1112mil,133mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1163.929mil,152mil)(-1093.929mil,152mil) on Top Overlay And Pad C18-1(-1112mil,133mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1448.976mil,1175mil)(-1398.976mil,1175mil) on Top Overlay And Pad R26-2(-1435mil,1190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1448.976mil,1205mil)(-1398.976mil,1205mil) on Top Overlay And Pad R26-2(-1435mil,1190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1448.976mil,1175mil)(-1448.976mil,1205mil) on Top Overlay And Pad R26-2(-1435mil,1190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1448.976mil,1175mil)(-1398.976mil,1175mil) on Top Overlay And Pad R26-1(-1412.953mil,1190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1448.976mil,1205mil)(-1398.976mil,1205mil) on Top Overlay And Pad R26-1(-1412.953mil,1190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1398.976mil,1175mil)(-1398.976mil,1205mil) on Top Overlay And Pad R26-1(-1412.953mil,1190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.583mil < 10mil) Between Track (-2272.039mil,206.079mil)(-2272.039mil,239.74mil) on Top Overlay And Pad J2-1(-2259.244mil,180.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-2272.039mil,82.26mil)(-2272.039mil,117.693mil) on Top Overlay And Pad J2-2(-2259.244mil,141.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.929mil < 10mil) Between Track (-2364.441mil,82.26mil)(-2272.039mil,82.26mil) on Top Overlay And Pad J2-4(-2411.803mil,90.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-2358.929mil,271mil)(-2358.929mil,309mil) on Top Overlay And Pad F2-2(-2340.858mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-2358.929mil,271mil)(-2288.929mil,271mil) on Top Overlay And Pad F2-2(-2340.858mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-2358.929mil,309mil)(-2288.929mil,309mil) on Top Overlay And Pad F2-2(-2340.858mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-2288.929mil,271mil)(-2288.929mil,309mil) on Top Overlay And Pad F2-1(-2307mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-2358.929mil,271mil)(-2288.929mil,271mil) on Top Overlay And Pad F2-1(-2307mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-2358.929mil,309mil)(-2288.929mil,309mil) on Top Overlay And Pad F2-1(-2307mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1332.024mil,759mil)(-1332.024mil,789mil) on Top Overlay And Pad R27-1(-1318.047mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1332.024mil,759mil)(-1282.024mil,759mil) on Top Overlay And Pad R27-1(-1318.047mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1332.024mil,789mil)(-1282.024mil,789mil) on Top Overlay And Pad R27-1(-1318.047mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1282.024mil,759mil)(-1282.024mil,789mil) on Top Overlay And Pad R27-2(-1296mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1332.024mil,759mil)(-1282.024mil,759mil) on Top Overlay And Pad R27-2(-1296mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1332.024mil,789mil)(-1282.024mil,789mil) on Top Overlay And Pad R27-2(-1296mil,774mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1686.976mil,760mil)(-1636.976mil,760mil) on Top Overlay And Pad R22-1(-1673mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1686.976mil,790mil)(-1636.976mil,790mil) on Top Overlay And Pad R22-1(-1673mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1686.976mil,760mil)(-1686.976mil,790mil) on Top Overlay And Pad R22-1(-1673mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1686.976mil,760mil)(-1636.976mil,760mil) on Top Overlay And Pad R22-2(-1650.953mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1686.976mil,790mil)(-1636.976mil,790mil) on Top Overlay And Pad R22-2(-1650.953mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1636.976mil,760mil)(-1636.976mil,790mil) on Top Overlay And Pad R22-2(-1650.953mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1528.024mil,1176mil)(-1478.024mil,1176mil) on Top Overlay And Pad R23-2(-1492mil,1191mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1528.024mil,1206mil)(-1478.024mil,1206mil) on Top Overlay And Pad R23-2(-1492mil,1191mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1478.024mil,1176mil)(-1478.024mil,1206mil) on Top Overlay And Pad R23-2(-1492mil,1191mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1528.024mil,1176mil)(-1478.024mil,1176mil) on Top Overlay And Pad R23-1(-1514.047mil,1191mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1528.024mil,1206mil)(-1478.024mil,1206mil) on Top Overlay And Pad R23-1(-1514.047mil,1191mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1528.024mil,1176mil)(-1528.024mil,1206mil) on Top Overlay And Pad R23-1(-1514.047mil,1191mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1607.071mil,219mil)(-1607.071mil,257mil) on Top Overlay And Pad F3-2(-1625.142mil,238mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1677.071mil,219mil)(-1607.071mil,219mil) on Top Overlay And Pad F3-2(-1625.142mil,238mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1677.071mil,257mil)(-1607.071mil,257mil) on Top Overlay And Pad F3-2(-1625.142mil,238mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1677.071mil,219mil)(-1677.071mil,257mil) on Top Overlay And Pad F3-1(-1659mil,238mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1677.071mil,219mil)(-1607.071mil,219mil) on Top Overlay And Pad F3-1(-1659mil,238mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1677.071mil,257mil)(-1607.071mil,257mil) on Top Overlay And Pad F3-1(-1659mil,238mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1719mil,205.024mil)(-1719mil,255.024mil) on Top Overlay And Pad FB2-2(-1704mil,219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1689mil,205.024mil)(-1689mil,255.024mil) on Top Overlay And Pad FB2-2(-1704mil,219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1719mil,205.024mil)(-1689mil,205.024mil) on Top Overlay And Pad FB2-2(-1704mil,219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1719mil,205.024mil)(-1719mil,255.024mil) on Top Overlay And Pad FB2-1(-1704mil,241.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1689mil,205.024mil)(-1689mil,255.024mil) on Top Overlay And Pad FB2-1(-1704mil,241.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1719mil,255.024mil)(-1689mil,255.024mil) on Top Overlay And Pad FB2-1(-1704mil,241.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1313.976mil,503mil)(-1313.976mil,533mil) on Top Overlay And Pad R16-2(-1300mil,518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1313.976mil,533mil)(-1263.976mil,533mil) on Top Overlay And Pad R16-2(-1300mil,518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1313.976mil,503mil)(-1263.976mil,503mil) on Top Overlay And Pad R16-2(-1300mil,518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1263.976mil,503mil)(-1263.976mil,533mil) on Top Overlay And Pad R16-1(-1277.953mil,518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1313.976mil,533mil)(-1263.976mil,533mil) on Top Overlay And Pad R16-1(-1277.953mil,518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1313.976mil,503mil)(-1263.976mil,503mil) on Top Overlay And Pad R16-1(-1277.953mil,518mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1265.976mil,463mil)(-1265.976mil,493mil) on Top Overlay And Pad C17-1(-1279.953mil,478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1315.976mil,463mil)(-1265.976mil,463mil) on Top Overlay And Pad C17-1(-1279.953mil,478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1315.976mil,493mil)(-1265.976mil,493mil) on Top Overlay And Pad C17-1(-1279.953mil,478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1315.976mil,463mil)(-1315.976mil,493mil) on Top Overlay And Pad C17-2(-1302mil,478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1315.976mil,463mil)(-1265.976mil,463mil) on Top Overlay And Pad C17-2(-1302mil,478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1315.976mil,493mil)(-1265.976mil,493mil) on Top Overlay And Pad C17-2(-1302mil,478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1419mil,487.929mil)(-1419mil,557.929mil) on Top Overlay And Pad FB1-1(-1438mil,506mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1457mil,487.929mil)(-1419mil,487.929mil) on Top Overlay And Pad FB1-1(-1438mil,506mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1457mil,487.929mil)(-1457mil,557.929mil) on Top Overlay And Pad FB1-1(-1438mil,506mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1419mil,487.929mil)(-1419mil,557.929mil) on Top Overlay And Pad FB1-2(-1438mil,539.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1457mil,557.929mil)(-1419mil,557.929mil) on Top Overlay And Pad FB1-2(-1438mil,539.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1457mil,487.929mil)(-1457mil,557.929mil) on Top Overlay And Pad FB1-2(-1438mil,539.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1255mil,158.976mil)(-1255mil,208.976mil) on Top Overlay And Pad C19-1(-1270mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1285mil,208.976mil)(-1255mil,208.976mil) on Top Overlay And Pad C19-1(-1270mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1285mil,158.976mil)(-1285mil,208.976mil) on Top Overlay And Pad C19-1(-1270mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1255mil,158.976mil)(-1255mil,208.976mil) on Top Overlay And Pad C19-2(-1270mil,172.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1285mil,158.976mil)(-1285mil,208.976mil) on Top Overlay And Pad C19-2(-1270mil,172.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1285mil,158.976mil)(-1255mil,158.976mil) on Top Overlay And Pad C19-2(-1270mil,172.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-1382.331mil,7.354mil)(-1382.331mil,40.819mil) on Top Overlay And Pad U8-7(-1380.362mil,92mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Track (-1382.331mil,141.606mil)(-1382.331mil,204.205mil) on Top Overlay And Pad U8-7(-1380.362mil,92mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-1673.669mil,7.354mil)(-1673.669mil,40.819mil) on Top Overlay And Pad U8-6(-1675.638mil,92mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Track (-1673.669mil,141.606mil)(-1673.669mil,204.205mil) on Top Overlay And Pad U8-6(-1675.638mil,92mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1264.024mil,549mil)(-1264.024mil,579mil) on Top Overlay And Pad C13-1(-1278mil,564mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1314.024mil,579mil)(-1264.024mil,579mil) on Top Overlay And Pad C13-1(-1278mil,564mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1314.024mil,549mil)(-1264.024mil,549mil) on Top Overlay And Pad C13-1(-1278mil,564mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.284mil < 10mil) Between Track (-1314.024mil,549mil)(-1314.024mil,579mil) on Top Overlay And Pad C13-2(-1300.047mil,564mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1314.024mil,579mil)(-1264.024mil,579mil) on Top Overlay And Pad C13-2(-1300.047mil,564mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.913mil < 10mil) Between Track (-1314.024mil,549mil)(-1264.024mil,549mil) on Top Overlay And Pad C13-2(-1300.047mil,564mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-197.142mil,310.142mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-32(-161.709mil,554.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-197.142mil,310.142mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-31(-161.709mil,522.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-197.142mil,310.142mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-30(-161.709mil,491.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-197.142mil,310.142mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-29(-161.709mil,459.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-197.142mil,310.142mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-28(-161.709mil,428.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-197.142mil,310.142mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-27(-161.709mil,396.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-197.142mil,310.142mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-26(-161.709mil,365.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-197.142mil,310.142mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-25(-161.709mil,333.764mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-197.142mil,310.142mil) on Top Overlay And Pad U9-24(-220.764mil,274.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-197.142mil,310.142mil) on Top Overlay And Pad U9-23(-252.26mil,274.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-197.142mil,310.142mil) on Top Overlay And Pad U9-22(-283.756mil,274.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-197.142mil,310.142mil) on Top Overlay And Pad U9-21(-315.252mil,274.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-197.142mil,310.142mil) on Top Overlay And Pad U9-20(-346.748mil,274.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-197.142mil,310.142mil) on Top Overlay And Pad U9-19(-378.244mil,274.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-197.142mil,310.142mil) on Top Overlay And Pad U9-18(-409.74mil,274.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-197.142mil,310.142mil) on Top Overlay And Pad U9-17(-441.236mil,274.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-464.858mil,577.858mil) on Top Overlay And Pad U9-16(-500.291mil,333.764mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-464.858mil,577.858mil) on Top Overlay And Pad U9-15(-500.291mil,365.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-464.858mil,577.858mil) on Top Overlay And Pad U9-14(-500.291mil,396.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-464.858mil,577.858mil) on Top Overlay And Pad U9-13(-500.291mil,428.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-464.858mil,577.858mil) on Top Overlay And Pad U9-12(-500.291mil,459.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-464.858mil,577.858mil) on Top Overlay And Pad U9-11(-500.291mil,491.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-464.858mil,577.858mil) on Top Overlay And Pad U9-10(-500.291mil,522.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,310.142mil)(-464.858mil,577.858mil) on Top Overlay And Pad U9-9(-500.291mil,554.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,577.858mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-8(-441.236mil,613.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,577.858mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-7(-409.74mil,613.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,577.858mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-6(-378.244mil,613.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,577.858mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-5(-346.748mil,613.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,577.858mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-4(-315.252mil,613.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,577.858mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-3(-283.756mil,613.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,577.858mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-2(-252.26mil,613.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.905mil < 10mil) Between Track (-464.858mil,577.858mil)(-197.142mil,577.858mil) on Top Overlay And Pad U9-1(-220.764mil,613.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (-1660mil,388mil)(-1615mil,388mil) on Top Overlay And Pad P3-1(-1574mil,411mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (-1729mil,584mil)(-1615mil,584mil) on Top Overlay And Pad P3-4(-1574mil,561mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (-1729mil,584mil)(-1615mil,584mil) on Top Overlay And Pad P3-5(-1770mil,561mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Track (-1729mil,388mil)(-1660mil,388mil) on Top Overlay And Pad P3-8(-1770mil,411mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1125mil,1039mil)(-1087mil,1039mil) on Top Overlay And Pad C2-1(-1106mil,1020.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1125mil,969mil)(-1125mil,1039mil) on Top Overlay And Pad C2-1(-1106mil,1020.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1087mil,969mil)(-1087mil,1039mil) on Top Overlay And Pad C2-1(-1106mil,1020.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1125mil,969mil)(-1087mil,969mil) on Top Overlay And Pad C2-2(-1106mil,987.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1125mil,969mil)(-1125mil,1039mil) on Top Overlay And Pad C2-2(-1106mil,987.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1087mil,969mil)(-1087mil,1039mil) on Top Overlay And Pad C2-2(-1106mil,987.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1852mil,1182mil)(-1782mil,1182mil) on Top Overlay And Pad C1-1(-1800.071mil,1163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1852mil,1144mil)(-1782mil,1144mil) on Top Overlay And Pad C1-1(-1800.071mil,1163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1782mil,1144mil)(-1782mil,1182mil) on Top Overlay And Pad C1-1(-1800.071mil,1163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1852mil,1182mil)(-1782mil,1182mil) on Top Overlay And Pad C1-2(-1833.929mil,1163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.441mil < 10mil) Between Track (-1852mil,1144mil)(-1852mil,1182mil) on Top Overlay And Pad C1-2(-1833.929mil,1163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Track (-1852mil,1144mil)(-1782mil,1144mil) on Top Overlay And Pad C1-2(-1833.929mil,1163mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.487mil < 10mil) Between Text "5V DAC" (-420mil,60mil) on Top Overlay And Pad Free-18(-380mil,125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.499mil < 10mil) Between Text "DAC" (-321mil,98mil) on Top Overlay And Pad Free-18(-380mil,125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.499mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.494mil < 10mil) Between Text "5V DAC" (-420mil,60mil) on Top Overlay And Pad Free-(-480mil,125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.494mil]
Rule Violations :253

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.837mil < 10mil) Between Text "-12" (-1154mil,1064mil) on Top Overlay And Track (-1168.724mil,804.835mil)(-1168.724mil,1159.165mil) on Top Overlay Silk Text to Silk Clearance [8.837mil]
   Violation between Silk To Silk Clearance Constraint: (5.684mil < 10mil) Between Text "29" (-183mil,755mil) on Top Overlay And Text "GND" (-183mil,690mil) on Top Overlay Silk Text to Silk Clearance [5.684mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU'))
   Violation between Room Definition: Between BGA Component U6-MK66FX1M0VMD18 (-872.945mil,453.205mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C16-CL03A104KA3NNNC (-1783mil,792.024mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between Component OC1-TSX-3225 16.0000MF18X-AC3 (-621mil,116mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component U1-ISL60002BIH325Z-T7A (-1270.307mil,303.402mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between Component S1-KMR231NG LFS (-2369mil,456mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C15-CL03A225MP3CRNC (-741.717mil,1343mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C14-CL03B103KP3NNNC (-1531.717mil,209mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C17-CL03A104KA3NNNC (-965.976mil,1043mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C18-GRM155R60J106ME47D (-1128.929mil,133mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C20-CL03A104KA3NNNC (-1695.024mil,-82mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C21-CL03A225MP3CRNC (-962.976mil,1175mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C22-C0402C102K9RACTU (-1321mil,195mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C23-CL03A225MP3CRNC (-1828.024mil,895mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C24-CL03A104KA3NNNC (-1311.024mil,-433mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component D2-LSM115JE3/TR13 (-2118mil,199.606mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component D3-LSM115JE3/TR13 (-1826mil,200mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component D4-SML-LXFM0603SUGCTR (-730mil,1205mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component F2-ERB-SD0R50U (-2323.929mil,290mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component F3-ERB-SD0R50U (-1642.071mil,238mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component FB1-BLM15PX601SN1D (-1438mil,522.929mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component FB2-MPZ0603S121HT000 (-2269mil,555.024mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component OC2-ECS-.327-9-34QS-TR (-860.213mil,125mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component R16-RC0201FR-07100KL (-963.976mil,1083mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component R17-RC0201JR-07470RL (-1946mil,858.024mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component R18-RC0201JR-0733RL (-1118.976mil,939mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component R19-RC0201JR-0733RL (-1117.976mil,977mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component R20-RC0201FR-07140RL (-677.717mil,1342mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C19-CL03A104KA3NNNC (-1835mil,508.976mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SIP Component U8-10118192-0001LF (-1528mil,92mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between SMT Small Component C13-CL03A104KA3NNNC (-964.024mil,1129mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between LCC Component U9-MKL04Z32VLC4 (-331mil,444mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
Rule Violations :31

Processing Rule : Room EMCO DC-DC (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('EMCO DC-DC'))
   Violation between Room Definition: Between Component U5-C80 (-4mil,1264mil) on Top Layer And Room EMCO DC-DC (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('EMCO DC-DC')) 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 479
Waived Violations : 0
Time Elapsed        : 00:00:01