Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: PlacaMae.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PlacaMae.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PlacaMae"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : PlacaMae
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/Periferico_Entrada.vhd" in Library work.
Architecture behavioral of Entity periferico_entrada is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/Periferico_Saida.vhd" in Library work.
Architecture behavioral of Entity periferico_saida is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/Mux_PC.vhd" in Library work.
Architecture behavioral of Entity mux_pc is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/ProgramCounter.vhd" in Library work.
Architecture behavioral of Entity programcounter is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/Comparacao.vhd" in Library work.
Architecture behavioral of Entity comparacao is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/Mux_Registos.vhd" in Library work.
Architecture behavioral of Entity mux_registos is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/RegistosA_B.vhd" in Library work.
Architecture behavioral of Entity registosaeb is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/ROM_Descodificacao.vhd" in Library work.
Architecture behavioral of Entity rom_descodificacao is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/Processador.vhd" in Library work.
Architecture struct of Entity processador is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/Memoria_Instrucoes.vhd" in Library work.
Architecture behavioral of Entity memoria_instrucoes is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/RAM.vhd" in Library work.
Architecture behavioral of Entity ram is up to date.
Compiling vhdl file "C:/Users/35196/Desktop/Proj1AC/PlacaMae.vhd" in Library work.
Architecture struct of Entity placamae is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PlacaMae> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <Processador> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <Memoria_Instrucoes> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Periferico_Entrada> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Periferico_Saida> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProgramCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Comparacao> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_Registos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegistosAeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM_Descodificacao> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PlacaMae> in library <work> (Architecture <struct>).
Entity <PlacaMae> analyzed. Unit <PlacaMae> generated.

Analyzing Entity <Processador> in library <work> (Architecture <struct>).
Entity <Processador> analyzed. Unit <Processador> generated.

Analyzing Entity <Periferico_Entrada> in library <work> (Architecture <behavioral>).
Entity <Periferico_Entrada> analyzed. Unit <Periferico_Entrada> generated.

Analyzing Entity <Periferico_Saida> in library <work> (Architecture <behavioral>).
Entity <Periferico_Saida> analyzed. Unit <Periferico_Saida> generated.

Analyzing Entity <Mux_PC> in library <work> (Architecture <behavioral>).
Entity <Mux_PC> analyzed. Unit <Mux_PC> generated.

Analyzing Entity <ProgramCounter> in library <work> (Architecture <behavioral>).
Entity <ProgramCounter> analyzed. Unit <ProgramCounter> generated.

Analyzing Entity <Comparacao> in library <work> (Architecture <behavioral>).
Entity <Comparacao> analyzed. Unit <Comparacao> generated.

Analyzing Entity <Mux_Registos> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/35196/Desktop/Proj1AC/Mux_Registos.vhd" line 32: Mux is complete : default of case is discarded
Entity <Mux_Registos> analyzed. Unit <Mux_Registos> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <RegistosAeB> in library <work> (Architecture <behavioral>).
Entity <RegistosAeB> analyzed. Unit <RegistosAeB> generated.

Analyzing Entity <ROM_Descodificacao> in library <work> (Architecture <behavioral>).
Entity <ROM_Descodificacao> analyzed. Unit <ROM_Descodificacao> generated.

Analyzing Entity <Memoria_Instrucoes> in library <work> (Architecture <behavioral>).
Entity <Memoria_Instrucoes> analyzed. Unit <Memoria_Instrucoes> generated.

Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/35196/Desktop/Proj1AC/RAM.vhd" line 25: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <Memoria> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/35196/Desktop/Proj1AC/RAM.vhd" line 29: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <Memoria> may be accessed with an index that does not cover the full array size.
Entity <RAM> analyzed. Unit <RAM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Memoria_Instrucoes>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/Memoria_Instrucoes.vhd".
    Found 31x5-bit ROM for signal <Opcode>.
    Summary:
	inferred   1 ROM(s).
Unit <Memoria_Instrucoes> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/RAM.vhd".
    Found 256x8-bit single-port RAM <Mram_Memoria> for signal <Memoria>.
    Summary:
	inferred   1 RAM(s).
Unit <RAM> synthesized.


Synthesizing Unit <Periferico_Entrada>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/Periferico_Entrada.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <Dados_In>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Periferico_Entrada> synthesized.


Synthesizing Unit <Periferico_Saida>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/Periferico_Saida.vhd".
    Found 8-bit register for signal <temp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Periferico_Saida> synthesized.


Synthesizing Unit <Mux_PC>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/Mux_PC.vhd".
    Found 1-bit 5-to-1 multiplexer for signal <ESCR_PC>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_PC> synthesized.


Synthesizing Unit <ProgramCounter>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/ProgramCounter.vhd".
    Found 8-bit up counter for signal <contagem>.
    Summary:
	inferred   1 Counter(s).
Unit <ProgramCounter> synthesized.


Synthesizing Unit <Comparacao>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/Comparacao.vhd".
    Found 1-bit 5-to-1 multiplexer for signal <S_Flag>.
    Found 5-bit register for signal <mem>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Comparacao> synthesized.


Synthesizing Unit <Mux_Registos>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/Mux_Registos.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <temp>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <Mux_Registos> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/ALU.vhd".
WARNING:Xst:737 - Found 5-bit latch for signal <Comp_Res>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <Resultado>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit comparator equal for signal <Comp_Res$cmp_eq0001> created at line 31.
    Found 8-bit comparator greater for signal <Comp_Res$cmp_gt0000> created at line 26.
    Found 8-bit comparator less for signal <Comp_Res$cmp_lt0000> created at line 36.
    Found 8-bit addsub for signal <Resultado$addsub0000>.
    Found 8-bit 5-to-1 multiplexer for signal <Resultado$mux0001>.
    Found 8-bit xor2 for signal <Resultado$xor0000> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <RegistosAeB>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/RegistosA_B.vhd".
    Found 8-bit register for signal <Operando1>.
    Found 8-bit register for signal <Operando2>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <RegistosAeB> synthesized.


Synthesizing Unit <ROM_Descodificacao>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/ROM_Descodificacao.vhd".
    Found 16x1-bit ROM for signal <Escr_Registo$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <ROM_Descodificacao> synthesized.


Synthesizing Unit <Processador>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/Processador.vhd".
WARNING:Xst:1780 - Signal <Select_Reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Processador> synthesized.


Synthesizing Unit <PlacaMae>.
    Related source file is "C:/Users/35196/Desktop/Proj1AC/PlacaMae.vhd".
WARNING:Xst:646 - Signal <ResulALU> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ResComp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Op2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NAOIMPORTA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <PlacaMae> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port RAM                             : 1
# ROMs                                                 : 2
 16x1-bit ROM                                          : 1
 31x5-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 4
 5-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 3
 5-bit latch                                           : 1
 8-bit latch                                           : 2
# Comparators                                          : 3
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 4
 1-bit 5-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 5-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Memoria> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to signal <WR>            | high     |
    |     addrA          | connected to signal <Address>       |          |
    |     diA            | connected to signal <Operando1>     |          |
    |     doA            | connected to signal <Dados_M>       |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port distributed RAM                 : 1
# ROMs                                                 : 2
 16x1-bit ROM                                          : 1
 31x5-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 29
 Flip-Flops                                            : 29
# Latches                                              : 3
 5-bit latch                                           : 1
 8-bit latch                                           : 2
# Comparators                                          : 3
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 4
 1-bit 5-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 5-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PlacaMae> ...

Optimizing unit <Periferico_Saida> ...

Optimizing unit <RegistosAeB> ...

Optimizing unit <ALU> ...

Optimizing unit <Processador> ...
WARNING:Xst:2677 - Node <Proc/PC/contagem_7> of sequential type is unconnected in block <PlacaMae>.
WARNING:Xst:2677 - Node <Proc/PC/contagem_6> of sequential type is unconnected in block <PlacaMae>.
WARNING:Xst:2677 - Node <Proc/PC/contagem_5> of sequential type is unconnected in block <PlacaMae>.
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria5>, <Mem_Dados/Mram_Memoria3> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria5>, <Mem_Dados/Mram_Memoria4> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria5>, <Mem_Dados/Mram_Memoria6> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria5>, <Mem_Dados/Mram_Memoria7> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria11>, <Mem_Dados/Mram_Memoria12> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria11>, <Mem_Dados/Mram_Memoria13> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria11>, <Mem_Dados/Mram_Memoria14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria11>, <Mem_Dados/Mram_Memoria15> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria19>, <Mem_Dados/Mram_Memoria20> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria19>, <Mem_Dados/Mram_Memoria21> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria19>, <Mem_Dados/Mram_Memoria22> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria19>, <Mem_Dados/Mram_Memoria23> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria29>, <Mem_Dados/Mram_Memoria27> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria29>, <Mem_Dados/Mram_Memoria28> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria29>, <Mem_Dados/Mram_Memoria30> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria29>, <Mem_Dados/Mram_Memoria31> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria35>, <Mem_Dados/Mram_Memoria38> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria35>, <Mem_Dados/Mram_Memoria36> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria35>, <Mem_Dados/Mram_Memoria37> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria35>, <Mem_Dados/Mram_Memoria39> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria43>, <Mem_Dados/Mram_Memoria44> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria43>, <Mem_Dados/Mram_Memoria45> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria43>, <Mem_Dados/Mram_Memoria46> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria43>, <Mem_Dados/Mram_Memoria47> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria51>, <Mem_Dados/Mram_Memoria52> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria51>, <Mem_Dados/Mram_Memoria53> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria51>, <Mem_Dados/Mram_Memoria54> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria51>, <Mem_Dados/Mram_Memoria55> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria59>, <Mem_Dados/Mram_Memoria60> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria59>, <Mem_Dados/Mram_Memoria61> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria59>, <Mem_Dados/Mram_Memoria62> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mem_Dados/Mram_Memoria59>, <Mem_Dados/Mram_Memoria63> are equivalent, second RAM is removed

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PlacaMae, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PlacaMae.ngr
Top Level Output File Name         : PlacaMae
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 263
#      GND                         : 1
#      LUT1                        : 12
#      LUT2                        : 19
#      LUT3                        : 53
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 80
#      LUT4_D                      : 5
#      LUT4_L                      : 1
#      MUXCY                       : 27
#      MUXF5                       : 42
#      MUXF6                       : 6
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 55
#      FDE                         : 29
#      FDR                         : 5
#      LD                          : 13
#      LD_1                        : 8
# RAMS                             : 32
#      RAM32X1S                    : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      122  out of   4656     2%  
 Number of Slice Flip Flops:             47  out of   9312     0%  
 Number of 4 input LUTs:                237  out of   9312     2%  
    Number used as logic:               173
    Number used as RAMs:                 64
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)            | Load  |
---------------------------------------------------------------------+----------------------------------+-------+
Clk                                                                  | BUFGP                            | 66    |
Proc/ArithLU/Comp_Res_cmp_eq0000(Proc/ArithLU/Comp_Res_cmp_eq00001:O)| NONE(*)(Proc/ArithLU/Comp_Res_0) | 5     |
Proc/ArithLU/Resultado_not0001(Proc/ArithLU/Resultado_not00011:O)    | NONE(*)(Proc/ArithLU/Resultado_0)| 8     |
Proc/escrPerifs(Proc/ROM_Decode/Escr_Perif_Saida_cmp_eq00002:O)      | NONE(*)(Proc/PerifIn/Dados_In_7) | 8     |
---------------------------------------------------------------------+----------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.455ns (Maximum Frequency: 95.652MHz)
   Minimum input arrival time before clock: 2.762ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 10.455ns (frequency: 95.652MHz)
  Total number of paths / destination ports: 14039 / 274
-------------------------------------------------------------------------
Delay:               10.455ns (Levels of Logic = 11)
  Source:            Proc/PC/contagem_3 (FF)
  Destination:       Proc/PC/contagem_4 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Proc/PC/contagem_3 to Proc/PC/contagem_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             30   0.591   1.437  Proc/PC/contagem_3 (Proc/PC/contagem_3)
     LUT4:I0->O            1   0.704   0.000  Mem_Instrucs/Mrom_Opcode1_G (N130)
     MUXF5:I1->O          18   0.321   1.072  Mem_Instrucs/Mrom_Opcode1 (OPCode<0>)
     LUT4:I3->O            2   0.704   0.451  Proc/Selec_PC<2>119 (Proc/Selec_PC<2>119)
     LUT4:I3->O           10   0.704   0.886  Proc/Selec_PC<2>157 (Proc/Selec_PC<2>157)
     LUT4:I3->O            1   0.704   0.424  Proc/Selec_PC<2>174_SW1 (N71)
     LUT4:I3->O            1   0.704   0.000  Proc/PC/Mcount_contagem_lut<0> (Proc/PC/Mcount_contagem_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Proc/PC/Mcount_contagem_cy<0> (Proc/PC/Mcount_contagem_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Proc/PC/Mcount_contagem_cy<1> (Proc/PC/Mcount_contagem_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Proc/PC/Mcount_contagem_cy<2> (Proc/PC/Mcount_contagem_cy<2>)
     MUXCY:CI->O           0   0.059   0.000  Proc/PC/Mcount_contagem_cy<3> (Proc/PC/Mcount_contagem_cy<3>)
     XORCY:CI->O           1   0.804   0.000  Proc/PC/Mcount_contagem_xor<4> (Proc/PC/Mcount_contagem4)
     FDR:D                     0.308          Proc/PC/contagem_4
    ----------------------------------------
    Total                     10.455ns (6.185ns logic, 4.270ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Proc/ArithLU/Comp_Res_cmp_eq0000'
  Clock period: 2.310ns (frequency: 432.900MHz)
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               2.310ns (Levels of Logic = 1)
  Source:            Proc/ArithLU/Comp_Res_3 (LATCH)
  Destination:       Proc/ArithLU/Comp_Res_3 (LATCH)
  Source Clock:      Proc/ArithLU/Comp_Res_cmp_eq0000 falling
  Destination Clock: Proc/ArithLU/Comp_Res_cmp_eq0000 falling

  Data Path: Proc/ArithLU/Comp_Res_3 to Proc/ArithLU/Comp_Res_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.622  Proc/ArithLU/Comp_Res_3 (Proc/ArithLU/Comp_Res_3)
     LUT4:I0->O            1   0.704   0.000  Proc/ArithLU/Comp_Res_mux0002<1>1 (Proc/ArithLU/Comp_Res_mux0002<1>)
     LD:D                      0.308          Proc/ArithLU/Comp_Res_3
    ----------------------------------------
    Total                      2.310ns (1.688ns logic, 0.622ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Proc/escrPerifs'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            Pin<7> (PAD)
  Destination:       Proc/PerifIn/Dados_In_7 (LATCH)
  Destination Clock: Proc/escrPerifs rising

  Data Path: Pin<7> to Proc/PerifIn/Dados_In_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  Pin_7_IBUF (Pin_7_IBUF)
     LD_1:D                    0.308          Proc/PerifIn/Dados_In_7
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.762ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       Proc/PC/contagem_4 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to Proc/PC/contagem_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.633  Reset_IBUF (Reset_IBUF)
     FDR:R                     0.911          Proc/PC/contagem_0
    ----------------------------------------
    Total                      2.762ns (2.129ns logic, 0.633ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            Proc/PerifOut/temp_7 (FF)
  Destination:       Pout<7> (PAD)
  Source Clock:      Clk rising

  Data Path: Proc/PerifOut/temp_7 to Pout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  Proc/PerifOut/temp_7 (Proc/PerifOut/temp_7)
     OBUF:I->O                 3.272          Pout_7_OBUF (Pout<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.05 secs
 
--> 

Total memory usage is 4521820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :   39 (   0 filtered)

