// Seed: 1047374293
module module_0 (
    output uwire id_0,
    output tri0  id_1,
    output tri   id_2,
    input  tri0  id_3,
    output wand  id_4,
    output wire  id_5
);
  always @(1, posedge (id_5++) or posedge 1);
  initial begin
    if (id_3) id_4 = 1;
  end
  always @(posedge 1) id_4 = id_3;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    output tri id_6,
    output tri1 id_7
);
  wire id_9;
  module_0(
      id_0, id_1, id_1, id_3, id_6, id_1
  );
endmodule
