// Seed: 4017305176
module module_0 (
    output uwire id_0,
    input wand id_1,
    input supply0 id_2,
    output supply0 id_3
    , id_11,
    output wire id_4,
    output tri0 id_5,
    input tri id_6,
    input wand id_7,
    input tri1 id_8,
    output tri id_9
);
  logic id_12 = (1);
  assign module_1.id_6 = 0;
  parameter id_13 = 1;
  wire [-1 : 1] id_14;
endmodule
module module_1 #(
    parameter id_18 = 32'd86,
    parameter id_9  = 32'd94
) (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri0 id_5,
    output tri id_6,
    output wor id_7,
    output wire id_8,
    output wand _id_9,
    output tri0 id_10,
    output wand id_11,
    input tri0 id_12,
    output uwire id_13,
    input tri id_14,
    input wor id_15,
    output supply1 id_16,
    output wire id_17,
    input tri0 _id_18
);
  wire  [id_18 : id_18] id_20;
  logic [-1 'b0 : id_9] id_21;
  ;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_5,
      id_4,
      id_17,
      id_7,
      id_3,
      id_14,
      id_15,
      id_7
  );
endmodule
