Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e2213137984bb08447fff11c30e948 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rca_dataflow_tb_behav xil_defaultlib.rca_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder_dataflow
Compiling module xil_defaultlib.rca_dataflow
Compiling module xil_defaultlib.rca_dataflow_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rca_dataflow_tb_behav
