
F446re_candriver_I2C_DMA_MOD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049bc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c28  08004b90  08004b90  00005b90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057b8  080057b8  000071d0  2**0
                  CONTENTS
  4 .ARM          00000008  080057b8  080057b8  000067b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057c0  080057c0  000071d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057c0  080057c0  000067c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080057c4  080057c4  000067c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d0  20000000  080057c8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a4  200001d0  08005998  000071d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000774  08005998  00007774  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000035ff  00000000  00000000  00007200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000d58  00000000  00000000  0000a7ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000320  00000000  00000000  0000b558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000245  00000000  00000000  0000b878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b047  00000000  00000000  0000babd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000043c1  00000000  00000000  00026b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091e9f  00000000  00000000  0002aec5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bcd64  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001cac  00000000  00000000  000bcda8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000bea54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d0 	.word	0x200001d0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004b74 	.word	0x08004b74

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d4 	.word	0x200001d4
 800020c:	08004b74 	.word	0x08004b74

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	db0b      	blt.n	8000c12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	f003 021f 	and.w	r2, r3, #31
 8000c00:	4907      	ldr	r1, [pc, #28]	@ (8000c20 <__NVIC_EnableIRQ+0x38>)
 8000c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c06:	095b      	lsrs	r3, r3, #5
 8000c08:	2001      	movs	r0, #1
 8000c0a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c12:	bf00      	nop
 8000c14:	370c      	adds	r7, #12
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	e000e100 	.word	0xe000e100

08000c24 <can_gpio_init>:
#define CAN_AF       0x09

// PA 11 CAN1RX AF 9
// PA 12 CAN1TX AF 9
void can_gpio_init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
	/*Enable clock access to gpioa*/
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000c28:	4b18      	ldr	r3, [pc, #96]	@ (8000c8c <can_gpio_init+0x68>)
 8000c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2c:	4a17      	ldr	r2, [pc, #92]	@ (8000c8c <can_gpio_init+0x68>)
 8000c2e:	f043 0301 	orr.w	r3, r3, #1
 8000c32:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA11 and PA12 to alternate function mode*/
	GPIOA->MODER &=~(1U<<22);
 8000c34:	4b16      	ldr	r3, [pc, #88]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a15      	ldr	r2, [pc, #84]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c3a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000c3e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<23);
 8000c40:	4b13      	ldr	r3, [pc, #76]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a12      	ldr	r2, [pc, #72]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c46:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000c4a:	6013      	str	r3, [r2, #0]

	GPIOA->MODER &=~(1U<<24);
 8000c4c:	4b10      	ldr	r3, [pc, #64]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a0f      	ldr	r2, [pc, #60]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000c56:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<25);
 8000c58:	4b0d      	ldr	r3, [pc, #52]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a0c      	ldr	r2, [pc, #48]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c5e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c62:	6013      	str	r3, [r2, #0]

	/*Set PA11 and PA12 alternate function to CAN1 RX and TX*/
	GPIOA->AFR[1] |=(CAN_AF << 12);
 8000c64:	4b0a      	ldr	r3, [pc, #40]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c68:	4a09      	ldr	r2, [pc, #36]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c6a:	f443 4310 	orr.w	r3, r3, #36864	@ 0x9000
 8000c6e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |=(CAN_AF << 16);
 8000c70:	4b07      	ldr	r3, [pc, #28]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c74:	4a06      	ldr	r2, [pc, #24]	@ (8000c90 <can_gpio_init+0x6c>)
 8000c76:	f443 2310 	orr.w	r3, r3, #589824	@ 0x90000
 8000c7a:	6253      	str	r3, [r2, #36]	@ 0x24

	/*Enable CAN RX0 interrupt for message reception*/
	NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000c7c:	2014      	movs	r0, #20
 8000c7e:	f7ff ffb3 	bl	8000be8 <__NVIC_EnableIRQ>
	NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000c82:	2015      	movs	r0, #21
 8000c84:	f7ff ffb0 	bl	8000be8 <__NVIC_EnableIRQ>
}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40020000 	.word	0x40020000

08000c94 <can_params_init>:

void can_params_init(uint8_t mode){
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	71fb      	strb	r3, [r7, #7]

	/*Enable clock access to CAN1*/
	RCC->APB1ENR |= RCC_APB1ENR_CAN1EN;
 8000c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d10 <can_params_init+0x7c>)
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d10 <can_params_init+0x7c>)
 8000ca4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ca8:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Enter initialization mode*/
	CAN1->MCR |= CAN_MCR_INRQ;
 8000caa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <can_params_init+0x80>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a19      	ldr	r2, [pc, #100]	@ (8000d14 <can_params_init+0x80>)
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	6013      	str	r3, [r2, #0]

	/*Wait until CAN1 is in initialization mode*/
	while((CAN1->MSR & CAN_MSR_INAK) == 0){}
 8000cb6:	bf00      	nop
 8000cb8:	4b16      	ldr	r3, [pc, #88]	@ (8000d14 <can_params_init+0x80>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	f003 0301 	and.w	r3, r3, #1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d0f9      	beq.n	8000cb8 <can_params_init+0x24>

	/*Exit sleep mode*/
	CAN1->MCR &=~CAN_MCR_SLEEP;
 8000cc4:	4b13      	ldr	r3, [pc, #76]	@ (8000d14 <can_params_init+0x80>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a12      	ldr	r2, [pc, #72]	@ (8000d14 <can_params_init+0x80>)
 8000cca:	f023 0302 	bic.w	r3, r3, #2
 8000cce:	6013      	str	r3, [r2, #0]

	/*Wait until CAN1 is out of sleep mode*/
	while((CAN1->MSR & CAN_MSR_SLAK) != 0){}
 8000cd0:	bf00      	nop
 8000cd2:	4b10      	ldr	r3, [pc, #64]	@ (8000d14 <can_params_init+0x80>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	f003 0302 	and.w	r3, r3, #2
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d1f9      	bne.n	8000cd2 <can_params_init+0x3e>

	/*Configure timing parameters including baudrate by configuring time segment 1 and 2
	 * and prescaler*/
	//CAN1->BTR = (1<< CAN_BTR_TS1_Pos) | (0 << CAN_BTR_TS1_Pos) | (9 << CAN_BTR_BRP_Pos);
	CAN1->BTR = (3<< CAN_BTR_TS2_Pos) | (2 << CAN_BTR_TS1_Pos) | (3 << CAN_BTR_BRP_Pos);
 8000cde:	4b0d      	ldr	r3, [pc, #52]	@ (8000d14 <can_params_init+0x80>)
 8000ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8000d18 <can_params_init+0x84>)
 8000ce2:	61da      	str	r2, [r3, #28]
	/*Select mode*/
	if(mode)
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d006      	beq.n	8000cf8 <can_params_init+0x64>
	{
		/*Normal mode*/
		CAN1->BTR &=~(1U<<30);
 8000cea:	4b0a      	ldr	r3, [pc, #40]	@ (8000d14 <can_params_init+0x80>)
 8000cec:	69db      	ldr	r3, [r3, #28]
 8000cee:	4a09      	ldr	r2, [pc, #36]	@ (8000d14 <can_params_init+0x80>)
 8000cf0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8000cf4:	61d3      	str	r3, [r2, #28]
	else
	{
		/*Loopback mode*/
		CAN1->BTR |= (1U<<30);
	}
}
 8000cf6:	e005      	b.n	8000d04 <can_params_init+0x70>
		CAN1->BTR |= (1U<<30);
 8000cf8:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <can_params_init+0x80>)
 8000cfa:	69db      	ldr	r3, [r3, #28]
 8000cfc:	4a05      	ldr	r2, [pc, #20]	@ (8000d14 <can_params_init+0x80>)
 8000cfe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000d02:	61d3      	str	r3, [r2, #28]
}
 8000d04:	bf00      	nop
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr
 8000d10:	40023800 	.word	0x40023800
 8000d14:	40006400 	.word	0x40006400
 8000d18:	00320003 	.word	0x00320003

08000d1c <can_start>:


void can_start(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
	/*Exit initialization mode*/
	CAN1->MCR &=~ CAN_MCR_INRQ;
 8000d20:	4b0e      	ldr	r3, [pc, #56]	@ (8000d5c <can_start+0x40>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a0d      	ldr	r2, [pc, #52]	@ (8000d5c <can_start+0x40>)
 8000d26:	f023 0301 	bic.w	r3, r3, #1
 8000d2a:	6013      	str	r3, [r2, #0]

	/*Wait until CAN1 is out of initialization mode*/
	while((CAN1->MSR & CAN_MSR_INAK) == 1){}
 8000d2c:	bf00      	nop
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d5c <can_start+0x40>)
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f003 0301 	and.w	r3, r3, #1
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d0f9      	beq.n	8000d2e <can_start+0x12>

	/*Enable interrupt for FIFO0 message pending*/
	CAN1->IER |= (1U<<1);
 8000d3a:	4b08      	ldr	r3, [pc, #32]	@ (8000d5c <can_start+0x40>)
 8000d3c:	695b      	ldr	r3, [r3, #20]
 8000d3e:	4a07      	ldr	r2, [pc, #28]	@ (8000d5c <can_start+0x40>)
 8000d40:	f043 0302 	orr.w	r3, r3, #2
 8000d44:	6153      	str	r3, [r2, #20]

	/*Enable interrupt for FIFO1 message pending*/
		CAN1->IER |= (1U<<4);
 8000d46:	4b05      	ldr	r3, [pc, #20]	@ (8000d5c <can_start+0x40>)
 8000d48:	695b      	ldr	r3, [r3, #20]
 8000d4a:	4a04      	ldr	r2, [pc, #16]	@ (8000d5c <can_start+0x40>)
 8000d4c:	f043 0310 	orr.w	r3, r3, #16
 8000d50:	6153      	str	r3, [r2, #20]
}
 8000d52:	bf00      	nop
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	40006400 	.word	0x40006400

08000d60 <can_get_rx_message>:
    return 0;
}


uint8_t can_get_rx_message(uint32_t RxFifo, can_rx_header_typedef *pHeader, uint8_t aData[])
{
 8000d60:	b480      	push	{r7}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	60f8      	str	r0, [r7, #12]
 8000d68:	60b9      	str	r1, [r7, #8]
 8000d6a:	607a      	str	r2, [r7, #4]

    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d107      	bne.n	8000d82 <can_get_rx_message+0x22>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((CAN1->RF0R & CAN_RF0R_FMP0) == 0U)
 8000d72:	4b6a      	ldr	r3, [pc, #424]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000d74:	68db      	ldr	r3, [r3, #12]
 8000d76:	f003 0303 	and.w	r3, r3, #3
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d109      	bne.n	8000d92 <can_get_rx_message+0x32>
      {
        return 1;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e0c5      	b.n	8000f0e <can_get_rx_message+0x1ae>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((CAN1->RF1R & CAN_RF1R_FMP1) == 0U)
 8000d82:	4b66      	ldr	r3, [pc, #408]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000d84:	691b      	ldr	r3, [r3, #16]
 8000d86:	f003 0303 	and.w	r3, r3, #3
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d101      	bne.n	8000d92 <can_get_rx_message+0x32>
      {
        return 1;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e0bd      	b.n	8000f0e <can_get_rx_message+0x1ae>
    }

    // Read the header information from the FIFO mailbox
     // Extract identifier, DLC, timestamp, etc.

    pHeader->ide = CAN_RI0R_IDE & CAN1->sFIFOMailBox[RxFifo].RIR;
 8000d92:	4a62      	ldr	r2, [pc, #392]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	331b      	adds	r3, #27
 8000d98:	011b      	lsls	r3, r3, #4
 8000d9a:	4413      	add	r3, r2
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f003 0204 	and.w	r2, r3, #4
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	609a      	str	r2, [r3, #8]
    if (pHeader->ide == CAN_ID_STD)
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d10b      	bne.n	8000dc6 <can_get_rx_message+0x66>
    {
      pHeader->std_id = (CAN_RI0R_STID & CAN1->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000dae:	4a5b      	ldr	r2, [pc, #364]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	331b      	adds	r3, #27
 8000db4:	011b      	lsls	r3, r3, #4
 8000db6:	4413      	add	r3, r2
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	0d5b      	lsrs	r3, r3, #21
 8000dbc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	e00a      	b.n	8000ddc <can_get_rx_message+0x7c>
    }
    else
    {
      pHeader->ext_id = ((CAN_RI0R_EXID | CAN_RI0R_STID) & CAN1->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000dc6:	4a55      	ldr	r2, [pc, #340]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	331b      	adds	r3, #27
 8000dcc:	011b      	lsls	r3, r3, #4
 8000dce:	4413      	add	r3, r2
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	08db      	lsrs	r3, r3, #3
 8000dd4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	605a      	str	r2, [r3, #4]
    }
    pHeader->rtr = (CAN_RI0R_RTR & CAN1->sFIFOMailBox[RxFifo].RIR);
 8000ddc:	4a4f      	ldr	r2, [pc, #316]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	331b      	adds	r3, #27
 8000de2:	011b      	lsls	r3, r3, #4
 8000de4:	4413      	add	r3, r2
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f003 0202 	and.w	r2, r3, #2
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	60da      	str	r2, [r3, #12]
    pHeader->dlc = (CAN_RDT0R_DLC & CAN1->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000df0:	4a4a      	ldr	r2, [pc, #296]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	331b      	adds	r3, #27
 8000df6:	011b      	lsls	r3, r3, #4
 8000df8:	4413      	add	r3, r2
 8000dfa:	3304      	adds	r3, #4
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f003 020f 	and.w	r2, r3, #15
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	611a      	str	r2, [r3, #16]
    pHeader->filter_match_index = (CAN_RDT0R_FMI & CAN1->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000e06:	4a45      	ldr	r2, [pc, #276]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	331b      	adds	r3, #27
 8000e0c:	011b      	lsls	r3, r3, #4
 8000e0e:	4413      	add	r3, r2
 8000e10:	3304      	adds	r3, #4
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	0a1b      	lsrs	r3, r3, #8
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	619a      	str	r2, [r3, #24]
    pHeader->timestamp = (CAN_RDT0R_TIME & CAN1->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000e1c:	4a3f      	ldr	r2, [pc, #252]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	331b      	adds	r3, #27
 8000e22:	011b      	lsls	r3, r3, #4
 8000e24:	4413      	add	r3, r2
 8000e26:	3304      	adds	r3, #4
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	0c1b      	lsrs	r3, r3, #16
 8000e2c:	b29a      	uxth	r2, r3
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	615a      	str	r2, [r3, #20]

    // Extract the data from the FIFO mailbox
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000e32:	4a3a      	ldr	r2, [pc, #232]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	011b      	lsls	r3, r3, #4
 8000e38:	4413      	add	r3, r2
 8000e3a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	b2da      	uxtb	r2, r3
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000e46:	4a35      	ldr	r2, [pc, #212]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	011b      	lsls	r3, r3, #4
 8000e4c:	4413      	add	r3, r2
 8000e4e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	0a1a      	lsrs	r2, r3, #8
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	b2d2      	uxtb	r2, r2
 8000e5c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000e5e:	4a2f      	ldr	r2, [pc, #188]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	011b      	lsls	r3, r3, #4
 8000e64:	4413      	add	r3, r2
 8000e66:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	0c1a      	lsrs	r2, r3, #16
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3302      	adds	r3, #2
 8000e72:	b2d2      	uxtb	r2, r2
 8000e74:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000e76:	4a29      	ldr	r2, [pc, #164]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	011b      	lsls	r3, r3, #4
 8000e7c:	4413      	add	r3, r2
 8000e7e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	0e1a      	lsrs	r2, r3, #24
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	3303      	adds	r3, #3
 8000e8a:	b2d2      	uxtb	r2, r2
 8000e8c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000e8e:	4a23      	ldr	r2, [pc, #140]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	011b      	lsls	r3, r3, #4
 8000e94:	4413      	add	r3, r2
 8000e96:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3304      	adds	r3, #4
 8000ea0:	b2d2      	uxtb	r2, r2
 8000ea2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000ea4:	4a1d      	ldr	r2, [pc, #116]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	011b      	lsls	r3, r3, #4
 8000eaa:	4413      	add	r3, r2
 8000eac:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	0a1a      	lsrs	r2, r3, #8
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3305      	adds	r3, #5
 8000eb8:	b2d2      	uxtb	r2, r2
 8000eba:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000ebc:	4a17      	ldr	r2, [pc, #92]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	011b      	lsls	r3, r3, #4
 8000ec2:	4413      	add	r3, r2
 8000ec4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	0c1a      	lsrs	r2, r3, #16
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3306      	adds	r3, #6
 8000ed0:	b2d2      	uxtb	r2, r2
 8000ed2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000ed4:	4a11      	ldr	r2, [pc, #68]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	011b      	lsls	r3, r3, #4
 8000eda:	4413      	add	r3, r2
 8000edc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	0e1a      	lsrs	r2, r3, #24
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	3307      	adds	r3, #7
 8000ee8:	b2d2      	uxtb	r2, r2
 8000eea:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d106      	bne.n	8000f00 <can_get_rx_message+0x1a0>
    {
      /* Release RX FIFO 0 */
      SET_BIT(CAN1->RF0R, CAN_RF0R_RFOM0);
 8000ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000ef4:	68db      	ldr	r3, [r3, #12]
 8000ef6:	4a09      	ldr	r2, [pc, #36]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000ef8:	f043 0320 	orr.w	r3, r3, #32
 8000efc:	60d3      	str	r3, [r2, #12]
 8000efe:	e005      	b.n	8000f0c <can_get_rx_message+0x1ac>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(CAN1->RF1R, CAN_RF1R_RFOM1);
 8000f00:	4b06      	ldr	r3, [pc, #24]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000f02:	691b      	ldr	r3, [r3, #16]
 8000f04:	4a05      	ldr	r2, [pc, #20]	@ (8000f1c <can_get_rx_message+0x1bc>)
 8000f06:	f043 0320 	orr.w	r3, r3, #32
 8000f0a:	6113      	str	r3, [r2, #16]
    }



  return 0;// Message read successfully
 8000f0c:	2300      	movs	r3, #0

}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3714      	adds	r7, #20
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	40006400 	.word	0x40006400

08000f20 <can_filter_config>:


void can_filter_config(uint16_t std_id)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	80fb      	strh	r3, [r7, #6]
	/*Set filter intiailization mode*/
	CAN1->FMR |= CAN_FMR_FINIT;
 8000f2a:	4b2c      	ldr	r3, [pc, #176]	@ (8000fdc <can_filter_config+0xbc>)
 8000f2c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f30:	4a2a      	ldr	r2, [pc, #168]	@ (8000fdc <can_filter_config+0xbc>)
 8000f32:	f043 0301 	orr.w	r3, r3, #1
 8000f36:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

	/*Set the slave filter to start from 20*/
	CAN1->FMR &=~(CAN_FMR_CAN2SB_Msk);
 8000f3a:	4b28      	ldr	r3, [pc, #160]	@ (8000fdc <can_filter_config+0xbc>)
 8000f3c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f40:	4a26      	ldr	r2, [pc, #152]	@ (8000fdc <can_filter_config+0xbc>)
 8000f42:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8000f46:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
	CAN1->FMR |=(20 << CAN_FMR_CAN2SB_Pos);
 8000f4a:	4b24      	ldr	r3, [pc, #144]	@ (8000fdc <can_filter_config+0xbc>)
 8000f4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f50:	4a22      	ldr	r2, [pc, #136]	@ (8000fdc <can_filter_config+0xbc>)
 8000f52:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8000f56:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

	/*****Filter activation sequence****/
	/*Deactive filter 18*/
	CAN1->FA1R &=~(CAN_FA1R_FACT18);
 8000f5a:	4b20      	ldr	r3, [pc, #128]	@ (8000fdc <can_filter_config+0xbc>)
 8000f5c:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8000f60:	4a1e      	ldr	r2, [pc, #120]	@ (8000fdc <can_filter_config+0xbc>)
 8000f62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f66:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c

	/*Set 32-bit scale configuration*/
	CAN1->FS1R  |= CAN_FS1R_FSC18;
 8000f6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000fdc <can_filter_config+0xbc>)
 8000f6c:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8000f70:	4a1a      	ldr	r2, [pc, #104]	@ (8000fdc <can_filter_config+0xbc>)
 8000f72:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f76:	f8c2 320c 	str.w	r3, [r2, #524]	@ 0x20c

	/*Configure filter mode to identifier mask mode*/
	CAN1->FM1R &=~CAN_FM1R_FBM18;
 8000f7a:	4b18      	ldr	r3, [pc, #96]	@ (8000fdc <can_filter_config+0xbc>)
 8000f7c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8000f80:	4a16      	ldr	r2, [pc, #88]	@ (8000fdc <can_filter_config+0xbc>)
 8000f82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f86:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204

	/*Set identifier*/
	CAN1->sFilterRegister[18].FR1 = (std_id << 21);
 8000f8a:	88fb      	ldrh	r3, [r7, #6]
 8000f8c:	4a13      	ldr	r2, [pc, #76]	@ (8000fdc <can_filter_config+0xbc>)
 8000f8e:	055b      	lsls	r3, r3, #21
 8000f90:	f8c2 32d0 	str.w	r3, [r2, #720]	@ 0x2d0

	/*Set identifier mask*/
	CAN1->sFilterRegister[18].FR2 = (std_id << 21);
 8000f94:	88fb      	ldrh	r3, [r7, #6]
 8000f96:	4a11      	ldr	r2, [pc, #68]	@ (8000fdc <can_filter_config+0xbc>)
 8000f98:	055b      	lsls	r3, r3, #21
 8000f9a:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4

	/*Assign filter 18 to FIFO0*/
	CAN1->FFA1R &=~(CAN_FFA1R_FFA18);
 8000f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fdc <can_filter_config+0xbc>)
 8000fa0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8000fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8000fdc <can_filter_config+0xbc>)
 8000fa6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000faa:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214

	/*Activate filter 18*/
	CAN1->FA1R |= (CAN_FA1R_FACT18);
 8000fae:	4b0b      	ldr	r3, [pc, #44]	@ (8000fdc <can_filter_config+0xbc>)
 8000fb0:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8000fb4:	4a09      	ldr	r2, [pc, #36]	@ (8000fdc <can_filter_config+0xbc>)
 8000fb6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fba:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c

	/*Clear filter intialization mode*/
	CAN1->FMR &= ~CAN_FMR_FINIT;
 8000fbe:	4b07      	ldr	r3, [pc, #28]	@ (8000fdc <can_filter_config+0xbc>)
 8000fc0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000fc4:	4a05      	ldr	r2, [pc, #20]	@ (8000fdc <can_filter_config+0xbc>)
 8000fc6:	f023 0301 	bic.w	r3, r3, #1
 8000fca:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

}
 8000fce:	bf00      	nop
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	40006400 	.word	0x40006400

08000fe0 <__NVIC_EnableIRQ>:
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	db0b      	blt.n	800100a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	f003 021f 	and.w	r2, r3, #31
 8000ff8:	4907      	ldr	r1, [pc, #28]	@ (8001018 <__NVIC_EnableIRQ+0x38>)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	095b      	lsrs	r3, r3, #5
 8001000:	2001      	movs	r0, #1
 8001002:	fa00 f202 	lsl.w	r2, r0, r2
 8001006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	e000e100 	.word	0xe000e100

0800101c <I2C1_Init>:

volatile uint8_t g_tx_cmplt;

volatile uint8_t i2c1_dma = 0;
//
void I2C1_Init(void) {
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
    // Enable clocks for I2C1
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;  // Enable I2C1 clock
 8001020:	4b57      	ldr	r3, [pc, #348]	@ (8001180 <I2C1_Init+0x164>)
 8001022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001024:	4a56      	ldr	r2, [pc, #344]	@ (8001180 <I2C1_Init+0x164>)
 8001026:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800102a:	6413      	str	r3, [r2, #64]	@ 0x40
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; // Enable GPIOB clock
 800102c:	4b54      	ldr	r3, [pc, #336]	@ (8001180 <I2C1_Init+0x164>)
 800102e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001030:	4a53      	ldr	r2, [pc, #332]	@ (8001180 <I2C1_Init+0x164>)
 8001032:	f043 0302 	orr.w	r3, r3, #2
 8001036:	6313      	str	r3, [r2, #48]	@ 0x30

    GPIOB->MODER &= ~GPIO_MODER_MODER8;  // Clear mode bits
 8001038:	4b52      	ldr	r3, [pc, #328]	@ (8001184 <I2C1_Init+0x168>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a51      	ldr	r2, [pc, #324]	@ (8001184 <I2C1_Init+0x168>)
 800103e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001042:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= 2<<GPIO_MODER_MODER8_Pos; // Set alternate function mode
 8001044:	4b4f      	ldr	r3, [pc, #316]	@ (8001184 <I2C1_Init+0x168>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a4e      	ldr	r2, [pc, #312]	@ (8001184 <I2C1_Init+0x168>)
 800104a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800104e:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~GPIO_MODER_MODER9; // Clear mode bits
 8001050:	4b4c      	ldr	r3, [pc, #304]	@ (8001184 <I2C1_Init+0x168>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a4b      	ldr	r2, [pc, #300]	@ (8001184 <I2C1_Init+0x168>)
 8001056:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800105a:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= 2<<GPIO_MODER_MODER9_Pos; // Set alternate function mode
 800105c:	4b49      	ldr	r3, [pc, #292]	@ (8001184 <I2C1_Init+0x168>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a48      	ldr	r2, [pc, #288]	@ (8001184 <I2C1_Init+0x168>)
 8001062:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001066:	6013      	str	r3, [r2, #0]

    GPIOB->OTYPER |= (1 << 8) | (1 << 9); // Set open-drain configuration
 8001068:	4b46      	ldr	r3, [pc, #280]	@ (8001184 <I2C1_Init+0x168>)
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	4a45      	ldr	r2, [pc, #276]	@ (8001184 <I2C1_Init+0x168>)
 800106e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001072:	6053      	str	r3, [r2, #4]

    GPIOB->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED8; // Clear mode bits
 8001074:	4b43      	ldr	r3, [pc, #268]	@ (8001184 <I2C1_Init+0x168>)
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	4a42      	ldr	r2, [pc, #264]	@ (8001184 <I2C1_Init+0x168>)
 800107a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800107e:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |= 3UL<<GPIO_OSPEEDR_OSPEED8_Pos;
 8001080:	4b40      	ldr	r3, [pc, #256]	@ (8001184 <I2C1_Init+0x168>)
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	4a3f      	ldr	r2, [pc, #252]	@ (8001184 <I2C1_Init+0x168>)
 8001086:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 800108a:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED9; // Clear mode bits
 800108c:	4b3d      	ldr	r3, [pc, #244]	@ (8001184 <I2C1_Init+0x168>)
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	4a3c      	ldr	r2, [pc, #240]	@ (8001184 <I2C1_Init+0x168>)
 8001092:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8001096:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |= 3UL<<GPIO_OSPEEDR_OSPEED9_Pos;
 8001098:	4b3a      	ldr	r3, [pc, #232]	@ (8001184 <I2C1_Init+0x168>)
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	4a39      	ldr	r2, [pc, #228]	@ (8001184 <I2C1_Init+0x168>)
 800109e:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 80010a2:	6093      	str	r3, [r2, #8]

    GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD8;
 80010a4:	4b37      	ldr	r3, [pc, #220]	@ (8001184 <I2C1_Init+0x168>)
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	4a36      	ldr	r2, [pc, #216]	@ (8001184 <I2C1_Init+0x168>)
 80010aa:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80010ae:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |= 1UL<<GPIO_PUPDR_PUPD8_Pos;
 80010b0:	4b34      	ldr	r3, [pc, #208]	@ (8001184 <I2C1_Init+0x168>)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	4a33      	ldr	r2, [pc, #204]	@ (8001184 <I2C1_Init+0x168>)
 80010b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010ba:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD9;
 80010bc:	4b31      	ldr	r3, [pc, #196]	@ (8001184 <I2C1_Init+0x168>)
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	4a30      	ldr	r2, [pc, #192]	@ (8001184 <I2C1_Init+0x168>)
 80010c2:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80010c6:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |= 1UL<<GPIO_PUPDR_PUPD9_Pos;
 80010c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001184 <I2C1_Init+0x168>)
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	4a2d      	ldr	r2, [pc, #180]	@ (8001184 <I2C1_Init+0x168>)
 80010ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010d2:	60d3      	str	r3, [r2, #12]

    GPIOB->AFR[1] &= ~GPIO_AFRH_AFSEL8;
 80010d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001184 <I2C1_Init+0x168>)
 80010d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d8:	4a2a      	ldr	r2, [pc, #168]	@ (8001184 <I2C1_Init+0x168>)
 80010da:	f023 030f 	bic.w	r3, r3, #15
 80010de:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |= 4UL<<GPIO_AFRH_AFSEL8_Pos;
 80010e0:	4b28      	ldr	r3, [pc, #160]	@ (8001184 <I2C1_Init+0x168>)
 80010e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010e4:	4a27      	ldr	r2, [pc, #156]	@ (8001184 <I2C1_Init+0x168>)
 80010e6:	f043 0304 	orr.w	r3, r3, #4
 80010ea:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] &= ~GPIO_AFRH_AFSEL9;
 80010ec:	4b25      	ldr	r3, [pc, #148]	@ (8001184 <I2C1_Init+0x168>)
 80010ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f0:	4a24      	ldr	r2, [pc, #144]	@ (8001184 <I2C1_Init+0x168>)
 80010f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80010f6:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |= 4UL<<GPIO_AFRH_AFSEL9_Pos;
 80010f8:	4b22      	ldr	r3, [pc, #136]	@ (8001184 <I2C1_Init+0x168>)
 80010fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010fc:	4a21      	ldr	r2, [pc, #132]	@ (8001184 <I2C1_Init+0x168>)
 80010fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001102:	6253      	str	r3, [r2, #36]	@ 0x24

    //reset the I2C module
    I2C1->CR1|= I2C_CR1_SWRST;
 8001104:	4b20      	ldr	r3, [pc, #128]	@ (8001188 <I2C1_Init+0x16c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a1f      	ldr	r2, [pc, #124]	@ (8001188 <I2C1_Init+0x16c>)
 800110a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800110e:	6013      	str	r3, [r2, #0]

    //disable reset
    I2C1->CR1 &= ~I2C_CR1_SWRST;
 8001110:	4b1d      	ldr	r3, [pc, #116]	@ (8001188 <I2C1_Init+0x16c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a1c      	ldr	r2, [pc, #112]	@ (8001188 <I2C1_Init+0x16c>)
 8001116:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800111a:	6013      	str	r3, [r2, #0]

    // I2C1 configuration
    I2C1->CR1 &= ~I2C_CR1_PE;             // Disable I2C before configuration
 800111c:	4b1a      	ldr	r3, [pc, #104]	@ (8001188 <I2C1_Init+0x16c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a19      	ldr	r2, [pc, #100]	@ (8001188 <I2C1_Init+0x16c>)
 8001122:	f023 0301 	bic.w	r3, r3, #1
 8001126:	6013      	str	r3, [r2, #0]

    /*Enable clock stretching*/
    I2C1->CR1 &=~CR1_NOSTRETCH;
 8001128:	4b17      	ldr	r3, [pc, #92]	@ (8001188 <I2C1_Init+0x16c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a16      	ldr	r2, [pc, #88]	@ (8001188 <I2C1_Init+0x16c>)
 800112e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001132:	6013      	str	r3, [r2, #0]

    /*Disable General Call*/
    I2C1->CR1 &=~CR1_ENGC;
 8001134:	4b14      	ldr	r3, [pc, #80]	@ (8001188 <I2C1_Init+0x16c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a13      	ldr	r2, [pc, #76]	@ (8001188 <I2C1_Init+0x16c>)
 800113a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800113e:	6013      	str	r3, [r2, #0]

    /*Select to use DMA*/
    I2C1->CR2 |=CR2_DMAEN;
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <I2C1_Init+0x16c>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	4a10      	ldr	r2, [pc, #64]	@ (8001188 <I2C1_Init+0x16c>)
 8001146:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800114a:	6053      	str	r3, [r2, #4]

    /*Enable LAST*/
    I2C1->CR2 |=CR2_LAST;
 800114c:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <I2C1_Init+0x16c>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	4a0d      	ldr	r2, [pc, #52]	@ (8001188 <I2C1_Init+0x16c>)
 8001152:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001156:	6053      	str	r3, [r2, #4]
    //I2C1->CCR &= ~I2C_CCR_FS;
    //I2C1->CCR |= I2C_CCR_FS;
    //I2C1->CCR &= ~I2C_CCR_DUTY;

    I2C1->CR2 = (16 & I2C_CR2_FREQ_Msk);  // Set APB1 clock frequency (16 MHz)
 8001158:	4b0b      	ldr	r3, [pc, #44]	@ (8001188 <I2C1_Init+0x16c>)
 800115a:	2210      	movs	r2, #16
 800115c:	605a      	str	r2, [r3, #4]
    //I2C1->CCR &= ~I2C_CCR_CCR;
    I2C1->CCR = 80;                      // Set clock control register for 100kHz in Standard mode
 800115e:	4b0a      	ldr	r3, [pc, #40]	@ (8001188 <I2C1_Init+0x16c>)
 8001160:	2250      	movs	r2, #80	@ 0x50
 8001162:	61da      	str	r2, [r3, #28]
    //I2C2->CCR |= 38<<I2C_CCR_CCR_Pos;
    I2C1->TRISE = 17;                     // Set maximum rise time
 8001164:	4b08      	ldr	r3, [pc, #32]	@ (8001188 <I2C1_Init+0x16c>)
 8001166:	2211      	movs	r2, #17
 8001168:	621a      	str	r2, [r3, #32]
    I2C1->CR1 |= I2C_CR1_PE;              // Enable I2C peripheral
 800116a:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <I2C1_Init+0x16c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a06      	ldr	r2, [pc, #24]	@ (8001188 <I2C1_Init+0x16c>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6013      	str	r3, [r2, #0]
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	40023800 	.word	0x40023800
 8001184:	40020400 	.word	0x40020400
 8001188:	40005400 	.word	0x40005400

0800118c <dma1_stream6_i2c1_tx_init>:
}
// DMA 1 stream 6 channel 1 TX


void dma1_stream6_i2c1_tx_init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
	/*Enable clock access DMA*/
	RCC->AHB1ENR |=DMA1EN;
 8001190:	4b1f      	ldr	r3, [pc, #124]	@ (8001210 <dma1_stream6_i2c1_tx_init+0x84>)
 8001192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001194:	4a1e      	ldr	r2, [pc, #120]	@ (8001210 <dma1_stream6_i2c1_tx_init+0x84>)
 8001196:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800119a:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Disable DMA stream*/
	DMA1_Stream6->CR = 0;
 800119c:	4b1d      	ldr	r3, [pc, #116]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]

	/*Wait till DMA Stream is disabled*/
	while((DMA1_Stream6->CR & DMA_SCR_EN)){}
 80011a2:	bf00      	nop
 80011a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f003 0301 	and.w	r3, r3, #1
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d1f9      	bne.n	80011a4 <dma1_stream6_i2c1_tx_init+0x18>


	/*Select DMA channel : CH1*/
	DMA1_Stream6->CR |=(1U<<25);
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a17      	ldr	r2, [pc, #92]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011ba:	6013      	str	r3, [r2, #0]
	DMA1_Stream6->CR &=~(1U<<26);
 80011bc:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a14      	ldr	r2, [pc, #80]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80011c6:	6013      	str	r3, [r2, #0]
	DMA1_Stream6->CR &=~(1U<<27);
 80011c8:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a11      	ldr	r2, [pc, #68]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011ce:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80011d2:	6013      	str	r3, [r2, #0]

	/*Enable Mem Addr increment*/
	DMA1_Stream6->CR |=DMA_SCR_MINC;
 80011d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0e      	ldr	r2, [pc, #56]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011de:	6013      	str	r3, [r2, #0]

	/*Enable Transfer Complete Interrupt*/
	DMA1_Stream6->CR |=DMA_SCR_TCIE;
 80011e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a0b      	ldr	r2, [pc, #44]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011e6:	f043 0310 	orr.w	r3, r3, #16
 80011ea:	6013      	str	r3, [r2, #0]

	/*Set Transfer direction :  Mem to Periph*/
	DMA1_Stream6->CR |=(1U<<6);
 80011ec:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a08      	ldr	r2, [pc, #32]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011f6:	6013      	str	r3, [r2, #0]
	DMA1_Stream6->CR &=~(1U<<7);
 80011f8:	4b06      	ldr	r3, [pc, #24]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a05      	ldr	r2, [pc, #20]	@ (8001214 <dma1_stream6_i2c1_tx_init+0x88>)
 80011fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001202:	6013      	str	r3, [r2, #0]

	/*Enable Stream Interrupt in NVIC*/
	NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001204:	2011      	movs	r0, #17
 8001206:	f7ff feeb 	bl	8000fe0 <__NVIC_EnableIRQ>

}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023800 	.word	0x40023800
 8001214:	400260a0 	.word	0x400260a0

08001218 <dma1_stream6_i2c1_transfer>:


void dma1_stream6_i2c1_transfer(uint8_t *msg_to_send, uint32_t msg_len)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
	if( NULL != msg_to_send )
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d017      	beq.n	8001258 <dma1_stream6_i2c1_transfer+0x40>
	{
		 g_tx_cmplt = 0;
 8001228:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <dma1_stream6_i2c1_transfer+0x4c>)
 800122a:	2200      	movs	r2, #0
 800122c:	701a      	strb	r2, [r3, #0]
		 //i2c1_dma = 1;
		/*Clear interrupt flags*/
		//DMA1->HIFCR = HIFCR_CTCIF6;
		DMA1->HIFCR |= HIFCR_CTCIF6;
 800122e:	4b0e      	ldr	r3, [pc, #56]	@ (8001268 <dma1_stream6_i2c1_transfer+0x50>)
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	4a0d      	ldr	r2, [pc, #52]	@ (8001268 <dma1_stream6_i2c1_transfer+0x50>)
 8001234:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001238:	60d3      	str	r3, [r2, #12]

		/*Set Peripheral address*/
		DMA1_Stream6->PAR =	(uint32_t)(&(I2C1->DR));
 800123a:	4b0c      	ldr	r3, [pc, #48]	@ (800126c <dma1_stream6_i2c1_transfer+0x54>)
 800123c:	4a0c      	ldr	r2, [pc, #48]	@ (8001270 <dma1_stream6_i2c1_transfer+0x58>)
 800123e:	609a      	str	r2, [r3, #8]

		/*Set Memory address*/
		DMA1_Stream6->M0AR = (uint32_t)msg_to_send;
 8001240:	4a0a      	ldr	r2, [pc, #40]	@ (800126c <dma1_stream6_i2c1_transfer+0x54>)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	60d3      	str	r3, [r2, #12]

		/*Set transfer length*/
		DMA1_Stream6->NDTR = msg_len;
 8001246:	4a09      	ldr	r2, [pc, #36]	@ (800126c <dma1_stream6_i2c1_transfer+0x54>)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	6053      	str	r3, [r2, #4]

		/*Enable the DMA Stream*/
		DMA1_Stream6->CR |= DMA_SCR_EN;
 800124c:	4b07      	ldr	r3, [pc, #28]	@ (800126c <dma1_stream6_i2c1_transfer+0x54>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a06      	ldr	r2, [pc, #24]	@ (800126c <dma1_stream6_i2c1_transfer+0x54>)
 8001252:	f043 0301 	orr.w	r3, r3, #1
 8001256:	6013      	str	r3, [r2, #0]
	}
	else
	{
		//Do something...
	}
}
 8001258:	bf00      	nop
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	200001ec 	.word	0x200001ec
 8001268:	40026000 	.word	0x40026000
 800126c:	400260a0 	.word	0x400260a0
 8001270:	40005410 	.word	0x40005410

08001274 <i2c_dma_write>:


void i2c_dma_write(uint8_t slave_addr, uint8_t *p_write_buff, uint16_t num_of_bytes)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	6039      	str	r1, [r7, #0]
 800127e:	71fb      	strb	r3, [r7, #7]
 8001280:	4613      	mov	r3, r2
 8001282:	80bb      	strh	r3, [r7, #4]

	//while(i2c1_dma);
	/*Wait while BUSY flag is set*/
	while((I2C1->SR2 & SR2_BUSY)){}
 8001284:	bf00      	nop
 8001286:	4b1f      	ldr	r3, [pc, #124]	@ (8001304 <i2c_dma_write+0x90>)
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	2b00      	cmp	r3, #0
 8001290:	d1f9      	bne.n	8001286 <i2c_dma_write+0x12>

	/*Generate START condition*/
	I2C1->CR1 |= CR1_START;
 8001292:	4b1c      	ldr	r3, [pc, #112]	@ (8001304 <i2c_dma_write+0x90>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a1b      	ldr	r2, [pc, #108]	@ (8001304 <i2c_dma_write+0x90>)
 8001298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800129c:	6013      	str	r3, [r2, #0]

	/*Wait until the SB flag  is set*/
	while(!(I2C1->SR1 & SR1_SB)){}
 800129e:	bf00      	nop
 80012a0:	4b18      	ldr	r3, [pc, #96]	@ (8001304 <i2c_dma_write+0x90>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	f003 0301 	and.w	r3, r3, #1
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d0f9      	beq.n	80012a0 <i2c_dma_write+0x2c>

	/*Read SR1*/
	 I2C1->SR1;
 80012ac:	4b15      	ldr	r3, [pc, #84]	@ (8001304 <i2c_dma_write+0x90>)
 80012ae:	695b      	ldr	r3, [r3, #20]

	/*Send Slave Addr "Write"*/
	 I2C1->DR = (slave_addr<<1|0);
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	4a14      	ldr	r2, [pc, #80]	@ (8001304 <i2c_dma_write+0x90>)
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	6113      	str	r3, [r2, #16]

	/*Wait for Addr Flag to be set*/
	 while(!((I2C1->SR1)& SR1_ADDR)){}
 80012b8:	bf00      	nop
 80012ba:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <i2c_dma_write+0x90>)
 80012bc:	695b      	ldr	r3, [r3, #20]
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d0f9      	beq.n	80012ba <i2c_dma_write+0x46>

	 (void)I2C1->SR1; (void)I2C1->SR2;
 80012c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <i2c_dma_write+0x90>)
 80012c8:	695b      	ldr	r3, [r3, #20]
 80012ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001304 <i2c_dma_write+0x90>)
 80012cc:	699b      	ldr	r3, [r3, #24]

	 /* Wait until data register empty */
	  while (!(I2C1->SR1 & (I2C_SR1_TXE))){}
 80012ce:	bf00      	nop
 80012d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <i2c_dma_write+0x90>)
 80012d2:	695b      	ldr	r3, [r3, #20]
 80012d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d0f9      	beq.n	80012d0 <i2c_dma_write+0x5c>

	/*Call DMA transfer function*/
	 dma1_stream6_i2c1_transfer(p_write_buff,num_of_bytes);
 80012dc:	88bb      	ldrh	r3, [r7, #4]
 80012de:	4619      	mov	r1, r3
 80012e0:	6838      	ldr	r0, [r7, #0]
 80012e2:	f7ff ff99 	bl	8001218 <dma1_stream6_i2c1_transfer>


	/*Read SR1*/
	 I2C1->SR1;
 80012e6:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <i2c_dma_write+0x90>)
 80012e8:	695b      	ldr	r3, [r3, #20]

	/*Read SR2*/
	 I2C1->SR2;
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <i2c_dma_write+0x90>)
 80012ec:	699b      	ldr	r3, [r3, #24]

	 while (!g_tx_cmplt);
 80012ee:	bf00      	nop
 80012f0:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <i2c_dma_write+0x94>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d0fa      	beq.n	80012f0 <i2c_dma_write+0x7c>

}
 80012fa:	bf00      	nop
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40005400 	.word	0x40005400
 8001308:	200001ec 	.word	0x200001ec

0800130c <I2C1_burstWrite>:

void I2C1_burstWrite(uint8_t saddr, uint8_t maddr, uint16_t n, uint8_t* data) {
 800130c:	b480      	push	{r7}
 800130e:	b085      	sub	sp, #20
 8001310:	af00      	add	r7, sp, #0
 8001312:	603b      	str	r3, [r7, #0]
 8001314:	4603      	mov	r3, r0
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	460b      	mov	r3, r1
 800131a:	71bb      	strb	r3, [r7, #6]
 800131c:	4613      	mov	r3, r2
 800131e:	80bb      	strh	r3, [r7, #4]

//	volatile int tmp;

	//while (i2c1_dma);
	// Disable DMA requests from I2C1
	I2C1->CR2 &= ~CR2_DMAEN;
 8001320:	4b33      	ldr	r3, [pc, #204]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	4a32      	ldr	r2, [pc, #200]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 8001326:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800132a:	6053      	str	r3, [r2, #4]

	 /* Wait until bus not busy */
	 while (I2C1->SR2 & (I2C_SR2_BUSY)){}
 800132c:	bf00      	nop
 800132e:	4b30      	ldr	r3, [pc, #192]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 8001330:	699b      	ldr	r3, [r3, #24]
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d1f9      	bne.n	800132e <I2C1_burstWrite+0x22>

     /* Generate start */
    I2C1->CR1 |= I2C_CR1_START;
 800133a:	4b2d      	ldr	r3, [pc, #180]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a2c      	ldr	r2, [pc, #176]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 8001340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001344:	6013      	str	r3, [r2, #0]

    /* Wait until start flag is set */
    while (!(I2C1->SR1 & (I2C_SR1_SB))){}
 8001346:	bf00      	nop
 8001348:	4b29      	ldr	r3, [pc, #164]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 800134a:	695b      	ldr	r3, [r3, #20]
 800134c:	f003 0301 	and.w	r3, r3, #1
 8001350:	2b00      	cmp	r3, #0
 8001352:	d0f9      	beq.n	8001348 <I2C1_burstWrite+0x3c>

    /* Transmit slave address + write*/
    I2C1->DR = saddr << 1;
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	4a26      	ldr	r2, [pc, #152]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	6113      	str	r3, [r2, #16]

    /* Wait until addr flag is set */
    while (!(I2C1->SR1 & (I2C_SR1_ADDR))){}
 800135c:	bf00      	nop
 800135e:	4b24      	ldr	r3, [pc, #144]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f9      	beq.n	800135e <I2C1_burstWrite+0x52>

    /* Clear addr flag */
    I2C1->SR2;
 800136a:	4b21      	ldr	r3, [pc, #132]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 800136c:	699b      	ldr	r3, [r3, #24]

    /* Wait until data register empty */
    while (!(I2C1->SR1 & (I2C_SR1_TXE))){}
 800136e:	bf00      	nop
 8001370:	4b1f      	ldr	r3, [pc, #124]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 8001372:	695b      	ldr	r3, [r3, #20]
 8001374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001378:	2b00      	cmp	r3, #0
 800137a:	d0f9      	beq.n	8001370 <I2C1_burstWrite+0x64>

    /* Send memory address */
    I2C1->DR = maddr;
 800137c:	4a1c      	ldr	r2, [pc, #112]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 800137e:	79bb      	ldrb	r3, [r7, #6]
 8001380:	6113      	str	r3, [r2, #16]

    while (!(I2C1->SR1 & I2C_SR1_BTF));
 8001382:	bf00      	nop
 8001384:	4b1a      	ldr	r3, [pc, #104]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 8001386:	695b      	ldr	r3, [r3, #20]
 8001388:	f003 0304 	and.w	r3, r3, #4
 800138c:	2b00      	cmp	r3, #0
 800138e:	d0f9      	beq.n	8001384 <I2C1_burstWrite+0x78>

    for (uint16_t i = 0; i < n; i++) {
 8001390:	2300      	movs	r3, #0
 8001392:	81fb      	strh	r3, [r7, #14]
 8001394:	e00f      	b.n	80013b6 <I2C1_burstWrite+0xaa>

     /* Wait until data register empty */
        while (!(I2C1->SR1 & (I2C_SR1_TXE))){}
 8001396:	bf00      	nop
 8001398:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 800139a:	695b      	ldr	r3, [r3, #20]
 800139c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d0f9      	beq.n	8001398 <I2C1_burstWrite+0x8c>

      /* Transmit memory address */
      I2C1->DR = *data++;
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	1c5a      	adds	r2, r3, #1
 80013a8:	603a      	str	r2, [r7, #0]
 80013aa:	781a      	ldrb	r2, [r3, #0]
 80013ac:	4b10      	ldr	r3, [pc, #64]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 80013ae:	611a      	str	r2, [r3, #16]
    for (uint16_t i = 0; i < n; i++) {
 80013b0:	89fb      	ldrh	r3, [r7, #14]
 80013b2:	3301      	adds	r3, #1
 80013b4:	81fb      	strh	r3, [r7, #14]
 80013b6:	89fa      	ldrh	r2, [r7, #14]
 80013b8:	88bb      	ldrh	r3, [r7, #4]
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d3eb      	bcc.n	8001396 <I2C1_burstWrite+0x8a>
    }

    /* Wait until transfer finished */
    while (!(I2C1->SR1 & (I2C_SR1_BTF))){}
 80013be:	bf00      	nop
 80013c0:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 80013c2:	695b      	ldr	r3, [r3, #20]
 80013c4:	f003 0304 	and.w	r3, r3, #4
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0f9      	beq.n	80013c0 <I2C1_burstWrite+0xb4>

    /* Generate stop */
   I2C1->CR1 |= I2C_CR1_STOP;
 80013cc:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a07      	ldr	r2, [pc, #28]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 80013d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013d6:	6013      	str	r3, [r2, #0]

   // Re-enable DMA afterwards if needed
  I2C1->CR2 |= CR2_DMAEN;
 80013d8:	4b05      	ldr	r3, [pc, #20]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	4a04      	ldr	r2, [pc, #16]	@ (80013f0 <I2C1_burstWrite+0xe4>)
 80013de:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013e2:	6053      	str	r3, [r2, #4]
}
 80013e4:	bf00      	nop
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	40005400 	.word	0x40005400

080013f4 <DMA1_Stream6_IRQHandler>:

void DMA1_Stream6_IRQHandler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0

	if((DMA1->HISR) & HIFSR_TCIF6)
 80013f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <DMA1_Stream6_IRQHandler+0x40>)
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001400:	2b00      	cmp	r3, #0
 8001402:	d011      	beq.n	8001428 <DMA1_Stream6_IRQHandler+0x34>
	{
		//do_ssomething

		i2c1_dma = 0;
 8001404:	4b0c      	ldr	r3, [pc, #48]	@ (8001438 <DMA1_Stream6_IRQHandler+0x44>)
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
		/*Clear the flag*/
			DMA1->HIFCR |= HIFCR_CTCIF6;
 800140a:	4b0a      	ldr	r3, [pc, #40]	@ (8001434 <DMA1_Stream6_IRQHandler+0x40>)
 800140c:	68db      	ldr	r3, [r3, #12]
 800140e:	4a09      	ldr	r2, [pc, #36]	@ (8001434 <DMA1_Stream6_IRQHandler+0x40>)
 8001410:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001414:	60d3      	str	r3, [r2, #12]

		/*Generate STOP condition*/
		 I2C1->CR1 |= CR1_STOP;
 8001416:	4b09      	ldr	r3, [pc, #36]	@ (800143c <DMA1_Stream6_IRQHandler+0x48>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a08      	ldr	r2, [pc, #32]	@ (800143c <DMA1_Stream6_IRQHandler+0x48>)
 800141c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001420:	6013      	str	r3, [r2, #0]

		 g_tx_cmplt = 1;
 8001422:	4b07      	ldr	r3, [pc, #28]	@ (8001440 <DMA1_Stream6_IRQHandler+0x4c>)
 8001424:	2201      	movs	r2, #1
 8001426:	701a      	strb	r2, [r3, #0]
	}
}
 8001428:	bf00      	nop
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	40026000 	.word	0x40026000
 8001438:	200001ed 	.word	0x200001ed
 800143c:	40005400 	.word	0x40005400
 8001440:	200001ec 	.word	0x200001ec

08001444 <CAN1_RX0_IRQHandler>:
can_tx_header_typedef tx_header;

uint8_t count = 0;

void CAN1_RX0_IRQHandler(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
	if((CAN1->RF0R & CAN_RF0R_FMP0) != 0U)
 8001448:	4b1b      	ldr	r3, [pc, #108]	@ (80014b8 <CAN1_RX0_IRQHandler+0x74>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	f003 0303 	and.w	r3, r3, #3
 8001450:	2b00      	cmp	r3, #0
 8001452:	d02e      	beq.n	80014b2 <CAN1_RX0_IRQHandler+0x6e>
	{
		can_get_rx_message(CAN_RX_FIFO0, &rx_header, rx_data);
 8001454:	4a19      	ldr	r2, [pc, #100]	@ (80014bc <CAN1_RX0_IRQHandler+0x78>)
 8001456:	491a      	ldr	r1, [pc, #104]	@ (80014c0 <CAN1_RX0_IRQHandler+0x7c>)
 8001458:	2000      	movs	r0, #0
 800145a:	f7ff fc81 	bl	8000d60 <can_get_rx_message>
		count++;
 800145e:	4b19      	ldr	r3, [pc, #100]	@ (80014c4 <CAN1_RX0_IRQHandler+0x80>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	3301      	adds	r3, #1
 8001464:	b2da      	uxtb	r2, r3
 8001466:	4b17      	ldr	r3, [pc, #92]	@ (80014c4 <CAN1_RX0_IRQHandler+0x80>)
 8001468:	701a      	strb	r2, [r3, #0]


		printf("FIFIO 0 rx_data 0 %d\n\r",rx_data[0]);
 800146a:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <CAN1_RX0_IRQHandler+0x78>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	4619      	mov	r1, r3
 8001470:	4815      	ldr	r0, [pc, #84]	@ (80014c8 <CAN1_RX0_IRQHandler+0x84>)
 8001472:	f001 fa3d 	bl	80028f0 <iprintf>
		printf("FIFIO 0 rx_data 1 %d\n\r",rx_data[1]);
 8001476:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <CAN1_RX0_IRQHandler+0x78>)
 8001478:	785b      	ldrb	r3, [r3, #1]
 800147a:	4619      	mov	r1, r3
 800147c:	4813      	ldr	r0, [pc, #76]	@ (80014cc <CAN1_RX0_IRQHandler+0x88>)
 800147e:	f001 fa37 	bl	80028f0 <iprintf>
		printf("FIFIO 0 rx_data 2 %d\n\r",rx_data[2]);
 8001482:	4b0e      	ldr	r3, [pc, #56]	@ (80014bc <CAN1_RX0_IRQHandler+0x78>)
 8001484:	789b      	ldrb	r3, [r3, #2]
 8001486:	4619      	mov	r1, r3
 8001488:	4811      	ldr	r0, [pc, #68]	@ (80014d0 <CAN1_RX0_IRQHandler+0x8c>)
 800148a:	f001 fa31 	bl	80028f0 <iprintf>
		printf("FIFIO 0 rx_data 3 %d\n\r",rx_data[3]);
 800148e:	4b0b      	ldr	r3, [pc, #44]	@ (80014bc <CAN1_RX0_IRQHandler+0x78>)
 8001490:	78db      	ldrb	r3, [r3, #3]
 8001492:	4619      	mov	r1, r3
 8001494:	480f      	ldr	r0, [pc, #60]	@ (80014d4 <CAN1_RX0_IRQHandler+0x90>)
 8001496:	f001 fa2b 	bl	80028f0 <iprintf>
		printf("FIFIO 0 rx_data 4 %d\n\r",rx_data[4]);
 800149a:	4b08      	ldr	r3, [pc, #32]	@ (80014bc <CAN1_RX0_IRQHandler+0x78>)
 800149c:	791b      	ldrb	r3, [r3, #4]
 800149e:	4619      	mov	r1, r3
 80014a0:	480d      	ldr	r0, [pc, #52]	@ (80014d8 <CAN1_RX0_IRQHandler+0x94>)
 80014a2:	f001 fa25 	bl	80028f0 <iprintf>
		printf("FIFIO 0 rx_data 5 %d\n\r",rx_data[5]);
 80014a6:	4b05      	ldr	r3, [pc, #20]	@ (80014bc <CAN1_RX0_IRQHandler+0x78>)
 80014a8:	795b      	ldrb	r3, [r3, #5]
 80014aa:	4619      	mov	r1, r3
 80014ac:	480b      	ldr	r0, [pc, #44]	@ (80014dc <CAN1_RX0_IRQHandler+0x98>)
 80014ae:	f001 fa1f 	bl	80028f0 <iprintf>

	}

}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40006400 	.word	0x40006400
 80014bc:	200001f0 	.word	0x200001f0
 80014c0:	200001fc 	.word	0x200001fc
 80014c4:	20000218 	.word	0x20000218
 80014c8:	08004b90 	.word	0x08004b90
 80014cc:	08004ba8 	.word	0x08004ba8
 80014d0:	08004bc0 	.word	0x08004bc0
 80014d4:	08004bd8 	.word	0x08004bd8
 80014d8:	08004bf0 	.word	0x08004bf0
 80014dc:	08004c08 	.word	0x08004c08

080014e0 <CAN1_RX1_IRQHandler>:

void CAN1_RX1_IRQHandler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	if((CAN1->RF1R & CAN_RF1R_FMP1) != 0U)
 80014e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001554 <CAN1_RX1_IRQHandler+0x74>)
 80014e6:	691b      	ldr	r3, [r3, #16]
 80014e8:	f003 0303 	and.w	r3, r3, #3
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d02e      	beq.n	800154e <CAN1_RX1_IRQHandler+0x6e>
	{
		can_get_rx_message(CAN_RX_FIFO1, &rx_header, rx_data);
 80014f0:	4a19      	ldr	r2, [pc, #100]	@ (8001558 <CAN1_RX1_IRQHandler+0x78>)
 80014f2:	491a      	ldr	r1, [pc, #104]	@ (800155c <CAN1_RX1_IRQHandler+0x7c>)
 80014f4:	2001      	movs	r0, #1
 80014f6:	f7ff fc33 	bl	8000d60 <can_get_rx_message>
		count++;
 80014fa:	4b19      	ldr	r3, [pc, #100]	@ (8001560 <CAN1_RX1_IRQHandler+0x80>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	3301      	adds	r3, #1
 8001500:	b2da      	uxtb	r2, r3
 8001502:	4b17      	ldr	r3, [pc, #92]	@ (8001560 <CAN1_RX1_IRQHandler+0x80>)
 8001504:	701a      	strb	r2, [r3, #0]


		printf("FIFIO 1 rx_data 0 %d\n\r",rx_data[0]);
 8001506:	4b14      	ldr	r3, [pc, #80]	@ (8001558 <CAN1_RX1_IRQHandler+0x78>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	4619      	mov	r1, r3
 800150c:	4815      	ldr	r0, [pc, #84]	@ (8001564 <CAN1_RX1_IRQHandler+0x84>)
 800150e:	f001 f9ef 	bl	80028f0 <iprintf>
		printf("FIFIO 1 rx_data 1 %d\n\r",rx_data[1]);
 8001512:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <CAN1_RX1_IRQHandler+0x78>)
 8001514:	785b      	ldrb	r3, [r3, #1]
 8001516:	4619      	mov	r1, r3
 8001518:	4813      	ldr	r0, [pc, #76]	@ (8001568 <CAN1_RX1_IRQHandler+0x88>)
 800151a:	f001 f9e9 	bl	80028f0 <iprintf>
		printf("FIFIO 1 rx_data 2 %d\n\r",rx_data[2]);
 800151e:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <CAN1_RX1_IRQHandler+0x78>)
 8001520:	789b      	ldrb	r3, [r3, #2]
 8001522:	4619      	mov	r1, r3
 8001524:	4811      	ldr	r0, [pc, #68]	@ (800156c <CAN1_RX1_IRQHandler+0x8c>)
 8001526:	f001 f9e3 	bl	80028f0 <iprintf>
		printf("FIFIO 1 rx_data 3 %d\n\r",rx_data[3]);
 800152a:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <CAN1_RX1_IRQHandler+0x78>)
 800152c:	78db      	ldrb	r3, [r3, #3]
 800152e:	4619      	mov	r1, r3
 8001530:	480f      	ldr	r0, [pc, #60]	@ (8001570 <CAN1_RX1_IRQHandler+0x90>)
 8001532:	f001 f9dd 	bl	80028f0 <iprintf>
		printf("FIFIO 1 rx_data 4 %d\n\r",rx_data[4]);
 8001536:	4b08      	ldr	r3, [pc, #32]	@ (8001558 <CAN1_RX1_IRQHandler+0x78>)
 8001538:	791b      	ldrb	r3, [r3, #4]
 800153a:	4619      	mov	r1, r3
 800153c:	480d      	ldr	r0, [pc, #52]	@ (8001574 <CAN1_RX1_IRQHandler+0x94>)
 800153e:	f001 f9d7 	bl	80028f0 <iprintf>
		printf("FIFIO 1 rx_data 5 %d\n\r",rx_data[5]);
 8001542:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <CAN1_RX1_IRQHandler+0x78>)
 8001544:	795b      	ldrb	r3, [r3, #5]
 8001546:	4619      	mov	r1, r3
 8001548:	480b      	ldr	r0, [pc, #44]	@ (8001578 <CAN1_RX1_IRQHandler+0x98>)
 800154a:	f001 f9d1 	bl	80028f0 <iprintf>
	}

}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40006400 	.word	0x40006400
 8001558:	200001f0 	.word	0x200001f0
 800155c:	200001fc 	.word	0x200001fc
 8001560:	20000218 	.word	0x20000218
 8001564:	08004c20 	.word	0x08004c20
 8001568:	08004c38 	.word	0x08004c38
 800156c:	08004c50 	.word	0x08004c50
 8001570:	08004c68 	.word	0x08004c68
 8001574:	08004c80 	.word	0x08004c80
 8001578:	08004c98 	.word	0x08004c98

0800157c <main>:
int main()
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08a      	sub	sp, #40	@ 0x28
 8001580:	af00      	add	r7, sp, #0
	char buffltx[10],bufflty[10],buffltz[10];
	can_gpio_init();
 8001582:	f7ff fb4f 	bl	8000c24 <can_gpio_init>
	can_params_init(CAN_MODE_NORMAL);
 8001586:	2001      	movs	r0, #1
 8001588:	f7ff fb84 	bl	8000c94 <can_params_init>
	can_filter_config(0x244);
 800158c:	f44f 7011 	mov.w	r0, #580	@ 0x244
 8001590:	f7ff fcc6 	bl	8000f20 <can_filter_config>
	can_start();
 8001594:	f7ff fbc2 	bl	8000d1c <can_start>
	debug_uart_init();
 8001598:	f000 fbde 	bl	8001d58 <debug_uart_init>


	I2C1_Init();
 800159c:	f7ff fd3e 	bl	800101c <I2C1_Init>
	dma1_stream6_i2c1_tx_init();
 80015a0:	f7ff fdf4 	bl	800118c <dma1_stream6_i2c1_tx_init>
	SSD1306_Init (); // initialise the display
 80015a4:	f000 f878 	bl	8001698 <SSD1306_Init>


    printf("Receiver ready\n\r");
 80015a8:	4832      	ldr	r0, [pc, #200]	@ (8001674 <main+0xf8>)
 80015aa:	f001 f9a1 	bl	80028f0 <iprintf>
	while(1)
	{

		x=((rx_data[1]<<8)|rx_data[0]);
 80015ae:	4b32      	ldr	r3, [pc, #200]	@ (8001678 <main+0xfc>)
 80015b0:	785b      	ldrb	r3, [r3, #1]
 80015b2:	021b      	lsls	r3, r3, #8
 80015b4:	b21a      	sxth	r2, r3
 80015b6:	4b30      	ldr	r3, [pc, #192]	@ (8001678 <main+0xfc>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	b21b      	sxth	r3, r3
 80015bc:	4313      	orrs	r3, r2
 80015be:	b21a      	sxth	r2, r3
 80015c0:	4b2e      	ldr	r3, [pc, #184]	@ (800167c <main+0x100>)
 80015c2:	801a      	strh	r2, [r3, #0]
		y=((rx_data[3]<<8)|rx_data[2]);
 80015c4:	4b2c      	ldr	r3, [pc, #176]	@ (8001678 <main+0xfc>)
 80015c6:	78db      	ldrb	r3, [r3, #3]
 80015c8:	021b      	lsls	r3, r3, #8
 80015ca:	b21a      	sxth	r2, r3
 80015cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001678 <main+0xfc>)
 80015ce:	789b      	ldrb	r3, [r3, #2]
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	4313      	orrs	r3, r2
 80015d4:	b21a      	sxth	r2, r3
 80015d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001680 <main+0x104>)
 80015d8:	801a      	strh	r2, [r3, #0]
		z=((rx_data[5]<<8)|rx_data[4]);
 80015da:	4b27      	ldr	r3, [pc, #156]	@ (8001678 <main+0xfc>)
 80015dc:	795b      	ldrb	r3, [r3, #5]
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	4b25      	ldr	r3, [pc, #148]	@ (8001678 <main+0xfc>)
 80015e4:	791b      	ldrb	r3, [r3, #4]
 80015e6:	b21b      	sxth	r3, r3
 80015e8:	4313      	orrs	r3, r2
 80015ea:	b21a      	sxth	r2, r3
 80015ec:	4b25      	ldr	r3, [pc, #148]	@ (8001684 <main+0x108>)
 80015ee:	801a      	strh	r2, [r3, #0]

//		xg = (x * 0.0078);
//		yg = (y * 0.0078);
//		zg = (z * 0.0078);

		sprintf (buffltx, "X: %d", x);
 80015f0:	4b22      	ldr	r3, [pc, #136]	@ (800167c <main+0x100>)
 80015f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015f6:	461a      	mov	r2, r3
 80015f8:	f107 031c 	add.w	r3, r7, #28
 80015fc:	4922      	ldr	r1, [pc, #136]	@ (8001688 <main+0x10c>)
 80015fe:	4618      	mov	r0, r3
 8001600:	f001 f988 	bl	8002914 <siprintf>
		sprintf (bufflty, "Y: %d", y);
 8001604:	4b1e      	ldr	r3, [pc, #120]	@ (8001680 <main+0x104>)
 8001606:	f9b3 3000 	ldrsh.w	r3, [r3]
 800160a:	461a      	mov	r2, r3
 800160c:	f107 0310 	add.w	r3, r7, #16
 8001610:	491e      	ldr	r1, [pc, #120]	@ (800168c <main+0x110>)
 8001612:	4618      	mov	r0, r3
 8001614:	f001 f97e 	bl	8002914 <siprintf>
		sprintf (buffltz, "Z: %d", z);
 8001618:	4b1a      	ldr	r3, [pc, #104]	@ (8001684 <main+0x108>)
 800161a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800161e:	461a      	mov	r2, r3
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	491b      	ldr	r1, [pc, #108]	@ (8001690 <main+0x114>)
 8001624:	4618      	mov	r0, r3
 8001626:	f001 f975 	bl	8002914 <siprintf>
		SSD1306_GotoXY (0,0); // goto 10, 10
 800162a:	2100      	movs	r1, #0
 800162c:	2000      	movs	r0, #0
 800162e:	f000 f98d 	bl	800194c <SSD1306_GotoXY>
		SSD1306_Puts (buffltx, &Font_7x10, 1); // print Hello
 8001632:	f107 031c 	add.w	r3, r7, #28
 8001636:	2201      	movs	r2, #1
 8001638:	4916      	ldr	r1, [pc, #88]	@ (8001694 <main+0x118>)
 800163a:	4618      	mov	r0, r3
 800163c:	f000 fa1a 	bl	8001a74 <SSD1306_Puts>
		SSD1306_GotoXY (0,17 );
 8001640:	2111      	movs	r1, #17
 8001642:	2000      	movs	r0, #0
 8001644:	f000 f982 	bl	800194c <SSD1306_GotoXY>
		SSD1306_Puts (bufflty, &Font_7x10, 1);
 8001648:	f107 0310 	add.w	r3, r7, #16
 800164c:	2201      	movs	r2, #1
 800164e:	4911      	ldr	r1, [pc, #68]	@ (8001694 <main+0x118>)
 8001650:	4618      	mov	r0, r3
 8001652:	f000 fa0f 	bl	8001a74 <SSD1306_Puts>
		SSD1306_GotoXY (0,34 );
 8001656:	2122      	movs	r1, #34	@ 0x22
 8001658:	2000      	movs	r0, #0
 800165a:	f000 f977 	bl	800194c <SSD1306_GotoXY>
		SSD1306_Puts (buffltz, &Font_7x10, 1);
 800165e:	1d3b      	adds	r3, r7, #4
 8001660:	2201      	movs	r2, #1
 8001662:	490c      	ldr	r1, [pc, #48]	@ (8001694 <main+0x118>)
 8001664:	4618      	mov	r0, r3
 8001666:	f000 fa05 	bl	8001a74 <SSD1306_Puts>
		SSD1306_UpdateScreen(); // update screen
 800166a:	f000 f8c9 	bl	8001800 <SSD1306_UpdateScreen>
		x=((rx_data[1]<<8)|rx_data[0]);
 800166e:	bf00      	nop
 8001670:	e79d      	b.n	80015ae <main+0x32>
 8001672:	bf00      	nop
 8001674:	08004cb0 	.word	0x08004cb0
 8001678:	200001f0 	.word	0x200001f0
 800167c:	200001f6 	.word	0x200001f6
 8001680:	200001f8 	.word	0x200001f8
 8001684:	200001fa 	.word	0x200001fa
 8001688:	08004cc4 	.word	0x08004cc4
 800168c:	08004ccc 	.word	0x08004ccc
 8001690:	08004cd4 	.word	0x08004cd4
 8001694:	20000000 	.word	0x20000000

08001698 <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
//	else
//	{
//		return 1;
//	}
	/* A little delay */
	uint32_t p = 2500;
 800169e:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80016a2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80016a4:	e002      	b.n	80016ac <SSD1306_Init+0x14>
		p--;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	3b01      	subs	r3, #1
 80016aa:	607b      	str	r3, [r7, #4]
	while(p>0)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1f9      	bne.n	80016a6 <SSD1306_Init+0xe>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80016b2:	22ae      	movs	r2, #174	@ 0xae
 80016b4:	2100      	movs	r1, #0
 80016b6:	203c      	movs	r0, #60	@ 0x3c
 80016b8:	f000 fa62 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80016bc:	2220      	movs	r2, #32
 80016be:	2100      	movs	r1, #0
 80016c0:	203c      	movs	r0, #60	@ 0x3c
 80016c2:	f000 fa5d 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80016c6:	2210      	movs	r2, #16
 80016c8:	2100      	movs	r1, #0
 80016ca:	203c      	movs	r0, #60	@ 0x3c
 80016cc:	f000 fa58 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80016d0:	22b0      	movs	r2, #176	@ 0xb0
 80016d2:	2100      	movs	r1, #0
 80016d4:	203c      	movs	r0, #60	@ 0x3c
 80016d6:	f000 fa53 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80016da:	22c8      	movs	r2, #200	@ 0xc8
 80016dc:	2100      	movs	r1, #0
 80016de:	203c      	movs	r0, #60	@ 0x3c
 80016e0:	f000 fa4e 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80016e4:	2200      	movs	r2, #0
 80016e6:	2100      	movs	r1, #0
 80016e8:	203c      	movs	r0, #60	@ 0x3c
 80016ea:	f000 fa49 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80016ee:	2210      	movs	r2, #16
 80016f0:	2100      	movs	r1, #0
 80016f2:	203c      	movs	r0, #60	@ 0x3c
 80016f4:	f000 fa44 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80016f8:	2240      	movs	r2, #64	@ 0x40
 80016fa:	2100      	movs	r1, #0
 80016fc:	203c      	movs	r0, #60	@ 0x3c
 80016fe:	f000 fa3f 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001702:	2281      	movs	r2, #129	@ 0x81
 8001704:	2100      	movs	r1, #0
 8001706:	203c      	movs	r0, #60	@ 0x3c
 8001708:	f000 fa3a 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800170c:	22ff      	movs	r2, #255	@ 0xff
 800170e:	2100      	movs	r1, #0
 8001710:	203c      	movs	r0, #60	@ 0x3c
 8001712:	f000 fa35 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001716:	22a1      	movs	r2, #161	@ 0xa1
 8001718:	2100      	movs	r1, #0
 800171a:	203c      	movs	r0, #60	@ 0x3c
 800171c:	f000 fa30 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001720:	22a6      	movs	r2, #166	@ 0xa6
 8001722:	2100      	movs	r1, #0
 8001724:	203c      	movs	r0, #60	@ 0x3c
 8001726:	f000 fa2b 	bl	8001b80 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800172a:	22a8      	movs	r2, #168	@ 0xa8
 800172c:	2100      	movs	r1, #0
 800172e:	203c      	movs	r0, #60	@ 0x3c
 8001730:	f000 fa26 	bl	8001b80 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 8001734:	223f      	movs	r2, #63	@ 0x3f
 8001736:	2100      	movs	r1, #0
 8001738:	203c      	movs	r0, #60	@ 0x3c
 800173a:	f000 fa21 	bl	8001b80 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800173e:	22a4      	movs	r2, #164	@ 0xa4
 8001740:	2100      	movs	r1, #0
 8001742:	203c      	movs	r0, #60	@ 0x3c
 8001744:	f000 fa1c 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001748:	22d3      	movs	r2, #211	@ 0xd3
 800174a:	2100      	movs	r1, #0
 800174c:	203c      	movs	r0, #60	@ 0x3c
 800174e:	f000 fa17 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001752:	2200      	movs	r2, #0
 8001754:	2100      	movs	r1, #0
 8001756:	203c      	movs	r0, #60	@ 0x3c
 8001758:	f000 fa12 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800175c:	22d5      	movs	r2, #213	@ 0xd5
 800175e:	2100      	movs	r1, #0
 8001760:	203c      	movs	r0, #60	@ 0x3c
 8001762:	f000 fa0d 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001766:	22f0      	movs	r2, #240	@ 0xf0
 8001768:	2100      	movs	r1, #0
 800176a:	203c      	movs	r0, #60	@ 0x3c
 800176c:	f000 fa08 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001770:	22d9      	movs	r2, #217	@ 0xd9
 8001772:	2100      	movs	r1, #0
 8001774:	203c      	movs	r0, #60	@ 0x3c
 8001776:	f000 fa03 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800177a:	2222      	movs	r2, #34	@ 0x22
 800177c:	2100      	movs	r1, #0
 800177e:	203c      	movs	r0, #60	@ 0x3c
 8001780:	f000 f9fe 	bl	8001b80 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001784:	22da      	movs	r2, #218	@ 0xda
 8001786:	2100      	movs	r1, #0
 8001788:	203c      	movs	r0, #60	@ 0x3c
 800178a:	f000 f9f9 	bl	8001b80 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 800178e:	2212      	movs	r2, #18
 8001790:	2100      	movs	r1, #0
 8001792:	203c      	movs	r0, #60	@ 0x3c
 8001794:	f000 f9f4 	bl	8001b80 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001798:	22db      	movs	r2, #219	@ 0xdb
 800179a:	2100      	movs	r1, #0
 800179c:	203c      	movs	r0, #60	@ 0x3c
 800179e:	f000 f9ef 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80017a2:	2220      	movs	r2, #32
 80017a4:	2100      	movs	r1, #0
 80017a6:	203c      	movs	r0, #60	@ 0x3c
 80017a8:	f000 f9ea 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80017ac:	228d      	movs	r2, #141	@ 0x8d
 80017ae:	2100      	movs	r1, #0
 80017b0:	203c      	movs	r0, #60	@ 0x3c
 80017b2:	f000 f9e5 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80017b6:	2214      	movs	r2, #20
 80017b8:	2100      	movs	r1, #0
 80017ba:	203c      	movs	r0, #60	@ 0x3c
 80017bc:	f000 f9e0 	bl	8001b80 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80017c0:	22af      	movs	r2, #175	@ 0xaf
 80017c2:	2100      	movs	r1, #0
 80017c4:	203c      	movs	r0, #60	@ 0x3c
 80017c6:	f000 f9db 	bl	8001b80 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80017ca:	222e      	movs	r2, #46	@ 0x2e
 80017cc:	2100      	movs	r1, #0
 80017ce:	203c      	movs	r0, #60	@ 0x3c
 80017d0:	f000 f9d6 	bl	8001b80 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80017d4:	2000      	movs	r0, #0
 80017d6:	f000 f841 	bl	800185c <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80017da:	f000 f811 	bl	8001800 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80017de:	4b07      	ldr	r3, [pc, #28]	@ (80017fc <SSD1306_Init+0x164>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80017e4:	4b05      	ldr	r3, [pc, #20]	@ (80017fc <SSD1306_Init+0x164>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80017ea:	4b04      	ldr	r3, [pc, #16]	@ (80017fc <SSD1306_Init+0x164>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 80017f0:	2301      	movs	r3, #1
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	2000061c 	.word	0x2000061c

08001800 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001806:	2300      	movs	r3, #0
 8001808:	71fb      	strb	r3, [r7, #7]
 800180a:	e01d      	b.n	8001848 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800180c:	79fb      	ldrb	r3, [r7, #7]
 800180e:	3b50      	subs	r3, #80	@ 0x50
 8001810:	b2db      	uxtb	r3, r3
 8001812:	461a      	mov	r2, r3
 8001814:	2100      	movs	r1, #0
 8001816:	203c      	movs	r0, #60	@ 0x3c
 8001818:	f000 f9b2 	bl	8001b80 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800181c:	2200      	movs	r2, #0
 800181e:	2100      	movs	r1, #0
 8001820:	203c      	movs	r0, #60	@ 0x3c
 8001822:	f000 f9ad 	bl	8001b80 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001826:	2210      	movs	r2, #16
 8001828:	2100      	movs	r1, #0
 800182a:	203c      	movs	r0, #60	@ 0x3c
 800182c:	f000 f9a8 	bl	8001b80 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	01db      	lsls	r3, r3, #7
 8001834:	4a08      	ldr	r2, [pc, #32]	@ (8001858 <SSD1306_UpdateScreen+0x58>)
 8001836:	441a      	add	r2, r3
 8001838:	2380      	movs	r3, #128	@ 0x80
 800183a:	2140      	movs	r1, #64	@ 0x40
 800183c:	203c      	movs	r0, #60	@ 0x3c
 800183e:	f000 f93e 	bl	8001abe <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	3301      	adds	r3, #1
 8001846:	71fb      	strb	r3, [r7, #7]
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	2b07      	cmp	r3, #7
 800184c:	d9de      	bls.n	800180c <SSD1306_UpdateScreen+0xc>
	}
}
 800184e:	bf00      	nop
 8001850:	bf00      	nop
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	2000021c 	.word	0x2000021c

0800185c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d101      	bne.n	8001870 <SSD1306_Fill+0x14>
 800186c:	2300      	movs	r3, #0
 800186e:	e000      	b.n	8001872 <SSD1306_Fill+0x16>
 8001870:	23ff      	movs	r3, #255	@ 0xff
 8001872:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001876:	4619      	mov	r1, r3
 8001878:	4803      	ldr	r0, [pc, #12]	@ (8001888 <SSD1306_Fill+0x2c>)
 800187a:	f001 f8ae 	bl	80029da <memset>
}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	2000021c 	.word	0x2000021c

0800188c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	80fb      	strh	r3, [r7, #6]
 8001896:	460b      	mov	r3, r1
 8001898:	80bb      	strh	r3, [r7, #4]
 800189a:	4613      	mov	r3, r2
 800189c:	70fb      	strb	r3, [r7, #3]
	if (
 800189e:	88fb      	ldrh	r3, [r7, #6]
 80018a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80018a2:	d848      	bhi.n	8001936 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80018a4:	88bb      	ldrh	r3, [r7, #4]
 80018a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80018a8:	d845      	bhi.n	8001936 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80018aa:	4b26      	ldr	r3, [pc, #152]	@ (8001944 <SSD1306_DrawPixel+0xb8>)
 80018ac:	791b      	ldrb	r3, [r3, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d006      	beq.n	80018c0 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80018b2:	78fb      	ldrb	r3, [r7, #3]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	bf0c      	ite	eq
 80018b8:	2301      	moveq	r3, #1
 80018ba:	2300      	movne	r3, #0
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80018c0:	78fb      	ldrb	r3, [r7, #3]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d11a      	bne.n	80018fc <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80018c6:	88fa      	ldrh	r2, [r7, #6]
 80018c8:	88bb      	ldrh	r3, [r7, #4]
 80018ca:	08db      	lsrs	r3, r3, #3
 80018cc:	b298      	uxth	r0, r3
 80018ce:	4603      	mov	r3, r0
 80018d0:	01db      	lsls	r3, r3, #7
 80018d2:	4413      	add	r3, r2
 80018d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001948 <SSD1306_DrawPixel+0xbc>)
 80018d6:	5cd3      	ldrb	r3, [r2, r3]
 80018d8:	b25a      	sxtb	r2, r3
 80018da:	88bb      	ldrh	r3, [r7, #4]
 80018dc:	f003 0307 	and.w	r3, r3, #7
 80018e0:	2101      	movs	r1, #1
 80018e2:	fa01 f303 	lsl.w	r3, r1, r3
 80018e6:	b25b      	sxtb	r3, r3
 80018e8:	4313      	orrs	r3, r2
 80018ea:	b259      	sxtb	r1, r3
 80018ec:	88fa      	ldrh	r2, [r7, #6]
 80018ee:	4603      	mov	r3, r0
 80018f0:	01db      	lsls	r3, r3, #7
 80018f2:	4413      	add	r3, r2
 80018f4:	b2c9      	uxtb	r1, r1
 80018f6:	4a14      	ldr	r2, [pc, #80]	@ (8001948 <SSD1306_DrawPixel+0xbc>)
 80018f8:	54d1      	strb	r1, [r2, r3]
 80018fa:	e01d      	b.n	8001938 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80018fc:	88fa      	ldrh	r2, [r7, #6]
 80018fe:	88bb      	ldrh	r3, [r7, #4]
 8001900:	08db      	lsrs	r3, r3, #3
 8001902:	b298      	uxth	r0, r3
 8001904:	4603      	mov	r3, r0
 8001906:	01db      	lsls	r3, r3, #7
 8001908:	4413      	add	r3, r2
 800190a:	4a0f      	ldr	r2, [pc, #60]	@ (8001948 <SSD1306_DrawPixel+0xbc>)
 800190c:	5cd3      	ldrb	r3, [r2, r3]
 800190e:	b25a      	sxtb	r2, r3
 8001910:	88bb      	ldrh	r3, [r7, #4]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	2101      	movs	r1, #1
 8001918:	fa01 f303 	lsl.w	r3, r1, r3
 800191c:	b25b      	sxtb	r3, r3
 800191e:	43db      	mvns	r3, r3
 8001920:	b25b      	sxtb	r3, r3
 8001922:	4013      	ands	r3, r2
 8001924:	b259      	sxtb	r1, r3
 8001926:	88fa      	ldrh	r2, [r7, #6]
 8001928:	4603      	mov	r3, r0
 800192a:	01db      	lsls	r3, r3, #7
 800192c:	4413      	add	r3, r2
 800192e:	b2c9      	uxtb	r1, r1
 8001930:	4a05      	ldr	r2, [pc, #20]	@ (8001948 <SSD1306_DrawPixel+0xbc>)
 8001932:	54d1      	strb	r1, [r2, r3]
 8001934:	e000      	b.n	8001938 <SSD1306_DrawPixel+0xac>
		return;
 8001936:	bf00      	nop
	}
}
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	2000061c 	.word	0x2000061c
 8001948:	2000021c 	.word	0x2000021c

0800194c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	460a      	mov	r2, r1
 8001956:	80fb      	strh	r3, [r7, #6]
 8001958:	4613      	mov	r3, r2
 800195a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800195c:	4a05      	ldr	r2, [pc, #20]	@ (8001974 <SSD1306_GotoXY+0x28>)
 800195e:	88fb      	ldrh	r3, [r7, #6]
 8001960:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001962:	4a04      	ldr	r2, [pc, #16]	@ (8001974 <SSD1306_GotoXY+0x28>)
 8001964:	88bb      	ldrh	r3, [r7, #4]
 8001966:	8053      	strh	r3, [r2, #2]
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	2000061c 	.word	0x2000061c

08001978 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	6039      	str	r1, [r7, #0]
 8001982:	71fb      	strb	r3, [r7, #7]
 8001984:	4613      	mov	r3, r2
 8001986:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001988:	4b39      	ldr	r3, [pc, #228]	@ (8001a70 <SSD1306_Putc+0xf8>)
 800198a:	881b      	ldrh	r3, [r3, #0]
 800198c:	461a      	mov	r2, r3
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	4413      	add	r3, r2
	if (
 8001994:	2b7f      	cmp	r3, #127	@ 0x7f
 8001996:	dc07      	bgt.n	80019a8 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001998:	4b35      	ldr	r3, [pc, #212]	@ (8001a70 <SSD1306_Putc+0xf8>)
 800199a:	885b      	ldrh	r3, [r3, #2]
 800199c:	461a      	mov	r2, r3
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	785b      	ldrb	r3, [r3, #1]
 80019a2:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80019a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80019a6:	dd01      	ble.n	80019ac <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80019a8:	2300      	movs	r3, #0
 80019aa:	e05d      	b.n	8001a68 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]
 80019b0:	e04b      	b.n	8001a4a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685a      	ldr	r2, [r3, #4]
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	3b20      	subs	r3, #32
 80019ba:	6839      	ldr	r1, [r7, #0]
 80019bc:	7849      	ldrb	r1, [r1, #1]
 80019be:	fb01 f303 	mul.w	r3, r1, r3
 80019c2:	4619      	mov	r1, r3
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	440b      	add	r3, r1
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	4413      	add	r3, r2
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80019d0:	2300      	movs	r3, #0
 80019d2:	613b      	str	r3, [r7, #16]
 80019d4:	e030      	b.n	8001a38 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d010      	beq.n	8001a08 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80019e6:	4b22      	ldr	r3, [pc, #136]	@ (8001a70 <SSD1306_Putc+0xf8>)
 80019e8:	881a      	ldrh	r2, [r3, #0]
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	4413      	add	r3, r2
 80019f0:	b298      	uxth	r0, r3
 80019f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001a70 <SSD1306_Putc+0xf8>)
 80019f4:	885a      	ldrh	r2, [r3, #2]
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	4413      	add	r3, r2
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	79ba      	ldrb	r2, [r7, #6]
 8001a00:	4619      	mov	r1, r3
 8001a02:	f7ff ff43 	bl	800188c <SSD1306_DrawPixel>
 8001a06:	e014      	b.n	8001a32 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001a08:	4b19      	ldr	r3, [pc, #100]	@ (8001a70 <SSD1306_Putc+0xf8>)
 8001a0a:	881a      	ldrh	r2, [r3, #0]
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	4413      	add	r3, r2
 8001a12:	b298      	uxth	r0, r3
 8001a14:	4b16      	ldr	r3, [pc, #88]	@ (8001a70 <SSD1306_Putc+0xf8>)
 8001a16:	885a      	ldrh	r2, [r3, #2]
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	4413      	add	r3, r2
 8001a1e:	b299      	uxth	r1, r3
 8001a20:	79bb      	ldrb	r3, [r7, #6]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	bf0c      	ite	eq
 8001a26:	2301      	moveq	r3, #1
 8001a28:	2300      	movne	r3, #0
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	f7ff ff2d 	bl	800188c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	3301      	adds	r3, #1
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d3c8      	bcc.n	80019d6 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	3301      	adds	r3, #1
 8001a48:	617b      	str	r3, [r7, #20]
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	785b      	ldrb	r3, [r3, #1]
 8001a4e:	461a      	mov	r2, r3
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d3ad      	bcc.n	80019b2 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001a56:	4b06      	ldr	r3, [pc, #24]	@ (8001a70 <SSD1306_Putc+0xf8>)
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	683a      	ldr	r2, [r7, #0]
 8001a5c:	7812      	ldrb	r2, [r2, #0]
 8001a5e:	4413      	add	r3, r2
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	4b03      	ldr	r3, [pc, #12]	@ (8001a70 <SSD1306_Putc+0xf8>)
 8001a64:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001a66:	79fb      	ldrb	r3, [r7, #7]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	2000061c 	.word	0x2000061c

08001a74 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001a82:	e012      	b.n	8001aaa <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	79fa      	ldrb	r2, [r7, #7]
 8001a8a:	68b9      	ldr	r1, [r7, #8]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff ff73 	bl	8001978 <SSD1306_Putc>
 8001a92:	4603      	mov	r3, r0
 8001a94:	461a      	mov	r2, r3
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d002      	beq.n	8001aa4 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	e008      	b.n	8001ab6 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d1e8      	bne.n	8001a84 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	781b      	ldrb	r3, [r3, #0]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <ssd1306_I2C_WriteMulti>:
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001abe:	b590      	push	{r4, r7, lr}
 8001ac0:	b0c5      	sub	sp, #276	@ 0x114
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	4604      	mov	r4, r0
 8001ac6:	4608      	mov	r0, r1
 8001ac8:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001acc:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001ad0:	600a      	str	r2, [r1, #0]
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001ad8:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001adc:	4622      	mov	r2, r4
 8001ade:	701a      	strb	r2, [r3, #0]
 8001ae0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001ae4:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001ae8:	4602      	mov	r2, r0
 8001aea:	701a      	strb	r2, [r3, #0]
 8001aec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001af0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001af4:	460a      	mov	r2, r1
 8001af6:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8001af8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001afc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001b00:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001b04:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001b08:	7812      	ldrb	r2, [r2, #0]
 8001b0a:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001b12:	e015      	b.n	8001b40 <ssd1306_I2C_WriteMulti+0x82>
	dt[i+1] = data[i];
 8001b14:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001b18:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001b1c:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001b20:	6812      	ldr	r2, [r2, #0]
 8001b22:	441a      	add	r2, r3
 8001b24:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001b28:	3301      	adds	r3, #1
 8001b2a:	7811      	ldrb	r1, [r2, #0]
 8001b2c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001b30:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001b34:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8001b36:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001b40:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001b4a:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001b4e:	8812      	ldrh	r2, [r2, #0]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d8df      	bhi.n	8001b14 <ssd1306_I2C_WriteMulti+0x56>
//I2C1_burstWrite(address,reg,count, data);
i2c_dma_write(address, dt,count+1);
 8001b54:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001b58:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	b29a      	uxth	r2, r3
 8001b62:	f107 010c 	add.w	r1, r7, #12
 8001b66:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001b6a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff fb7f 	bl	8001274 <i2c_dma_write>
}
 8001b76:	bf00      	nop
 8001b78:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd90      	pop	{r4, r7, pc}

08001b80 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	4603      	mov	r3, r0
 8001b88:	71fb      	strb	r3, [r7, #7]
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	71bb      	strb	r3, [r7, #6]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001b92:	79bb      	ldrb	r3, [r7, #6]
 8001b94:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001b96:	797b      	ldrb	r3, [r7, #5]
 8001b98:	737b      	strb	r3, [r7, #13]

	//i2c_dma_write(address, dt,2);
	I2C1_burstWrite(address,reg,1, &dt[1]);
 8001b9a:	f107 030c 	add.w	r3, r7, #12
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	79b9      	ldrb	r1, [r7, #6]
 8001ba2:	79f8      	ldrb	r0, [r7, #7]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f7ff fbb1 	bl	800130c <I2C1_burstWrite>
}
 8001baa:	bf00      	nop
 8001bac:	3710      	adds	r7, #16
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	af00      	add	r7, sp, #0
  return 1;
 8001bb6:	2301      	movs	r3, #1
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <_kill>:

int _kill(int pid, int sig)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b082      	sub	sp, #8
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
 8001bca:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bcc:	f000 ff58 	bl	8002a80 <__errno>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2216      	movs	r2, #22
 8001bd4:	601a      	str	r2, [r3, #0]
  return -1;
 8001bd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <_exit>:

void _exit (int status)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b082      	sub	sp, #8
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bea:	f04f 31ff 	mov.w	r1, #4294967295
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f7ff ffe7 	bl	8001bc2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bf4:	bf00      	nop
 8001bf6:	e7fd      	b.n	8001bf4 <_exit+0x12>

08001bf8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]
 8001c08:	e00a      	b.n	8001c20 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c0a:	f3af 8000 	nop.w
 8001c0e:	4601      	mov	r1, r0
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	1c5a      	adds	r2, r3, #1
 8001c14:	60ba      	str	r2, [r7, #8]
 8001c16:	b2ca      	uxtb	r2, r1
 8001c18:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	697a      	ldr	r2, [r7, #20]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	dbf0      	blt.n	8001c0a <_read+0x12>
  }

  return len;
 8001c28:	687b      	ldr	r3, [r7, #4]
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3718      	adds	r7, #24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b086      	sub	sp, #24
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	60f8      	str	r0, [r7, #12]
 8001c3a:	60b9      	str	r1, [r7, #8]
 8001c3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	e009      	b.n	8001c58 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	1c5a      	adds	r2, r3, #1
 8001c48:	60ba      	str	r2, [r7, #8]
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f000 f877 	bl	8001d40 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	3301      	adds	r3, #1
 8001c56:	617b      	str	r3, [r7, #20]
 8001c58:	697a      	ldr	r2, [r7, #20]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	dbf1      	blt.n	8001c44 <_write+0x12>
  }
  return len;
 8001c60:	687b      	ldr	r3, [r7, #4]
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3718      	adds	r7, #24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <_close>:

int _close(int file)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	b083      	sub	sp, #12
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c82:	b480      	push	{r7}
 8001c84:	b083      	sub	sp, #12
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
 8001c8a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c92:	605a      	str	r2, [r3, #4]
  return 0;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <_isatty>:

int _isatty(int file)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001caa:	2301      	movs	r3, #1
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3714      	adds	r7, #20
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
	...

08001cd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cdc:	4a14      	ldr	r2, [pc, #80]	@ (8001d30 <_sbrk+0x5c>)
 8001cde:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <_sbrk+0x60>)
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce8:	4b13      	ldr	r3, [pc, #76]	@ (8001d38 <_sbrk+0x64>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d102      	bne.n	8001cf6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf0:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <_sbrk+0x64>)
 8001cf2:	4a12      	ldr	r2, [pc, #72]	@ (8001d3c <_sbrk+0x68>)
 8001cf4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cf6:	4b10      	ldr	r3, [pc, #64]	@ (8001d38 <_sbrk+0x64>)
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d207      	bcs.n	8001d14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d04:	f000 febc 	bl	8002a80 <__errno>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	220c      	movs	r2, #12
 8001d0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d12:	e009      	b.n	8001d28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d14:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <_sbrk+0x64>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d1a:	4b07      	ldr	r3, [pc, #28]	@ (8001d38 <_sbrk+0x64>)
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4413      	add	r3, r2
 8001d22:	4a05      	ldr	r2, [pc, #20]	@ (8001d38 <_sbrk+0x64>)
 8001d24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d26:	68fb      	ldr	r3, [r7, #12]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20020000 	.word	0x20020000
 8001d34:	00000400 	.word	0x00000400
 8001d38:	20000624 	.word	0x20000624
 8001d3c:	20000778 	.word	0x20000778

08001d40 <__io_putchar>:

static void uart_set_baudrate(uint32_t periph_clk,uint32_t baudrate);
static void uart_write(int ch);

int __io_putchar(int ch)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
	uart_write(ch);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 f84f 	bl	8001dec <uart_write>
	return ch;
 8001d4e:	687b      	ldr	r3, [r7, #4]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <debug_uart_init>:

void debug_uart_init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8001d5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001ddc <debug_uart_init+0x84>)
 8001d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d60:	4a1e      	ldr	r2, [pc, #120]	@ (8001ddc <debug_uart_init+0x84>)
 8001d62:	f043 0301 	orr.w	r3, r3, #1
 8001d66:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set the mode of PA2 to alternate function mode*/
	GPIOA->MODER &=~(1U<<4);
 8001d68:	4b1d      	ldr	r3, [pc, #116]	@ (8001de0 <debug_uart_init+0x88>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8001de0 <debug_uart_init+0x88>)
 8001d6e:	f023 0310 	bic.w	r3, r3, #16
 8001d72:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<5);
 8001d74:	4b1a      	ldr	r3, [pc, #104]	@ (8001de0 <debug_uart_init+0x88>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a19      	ldr	r2, [pc, #100]	@ (8001de0 <debug_uart_init+0x88>)
 8001d7a:	f043 0320 	orr.w	r3, r3, #32
 8001d7e:	6013      	str	r3, [r2, #0]

	/*Set alternate function type to AF7(UART2_TX)*/
	GPIOA->AFR[0] |=(1U<<8);
 8001d80:	4b17      	ldr	r3, [pc, #92]	@ (8001de0 <debug_uart_init+0x88>)
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	4a16      	ldr	r2, [pc, #88]	@ (8001de0 <debug_uart_init+0x88>)
 8001d86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d8a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<9);
 8001d8c:	4b14      	ldr	r3, [pc, #80]	@ (8001de0 <debug_uart_init+0x88>)
 8001d8e:	6a1b      	ldr	r3, [r3, #32]
 8001d90:	4a13      	ldr	r2, [pc, #76]	@ (8001de0 <debug_uart_init+0x88>)
 8001d92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d96:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<10);
 8001d98:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <debug_uart_init+0x88>)
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	4a10      	ldr	r2, [pc, #64]	@ (8001de0 <debug_uart_init+0x88>)
 8001d9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001da2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<11);
 8001da4:	4b0e      	ldr	r3, [pc, #56]	@ (8001de0 <debug_uart_init+0x88>)
 8001da6:	6a1b      	ldr	r3, [r3, #32]
 8001da8:	4a0d      	ldr	r2, [pc, #52]	@ (8001de0 <debug_uart_init+0x88>)
 8001daa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001dae:	6213      	str	r3, [r2, #32]

	/*Enable clock access to UART2*/
     RCC->APB1ENR |=	UART2EN;
 8001db0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ddc <debug_uart_init+0x84>)
 8001db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db4:	4a09      	ldr	r2, [pc, #36]	@ (8001ddc <debug_uart_init+0x84>)
 8001db6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dba:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Configure uart baudrate*/
     uart_set_baudrate(APB1_CLK,DBG_UART_BAUDRATE);
 8001dbc:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8001dc0:	4808      	ldr	r0, [pc, #32]	@ (8001de4 <debug_uart_init+0x8c>)
 8001dc2:	f000 f83f 	bl	8001e44 <uart_set_baudrate>

	/*Configure transfer direction*/
     USART2->CR1 = CR1_TE;
 8001dc6:	4b08      	ldr	r3, [pc, #32]	@ (8001de8 <debug_uart_init+0x90>)
 8001dc8:	2208      	movs	r2, #8
 8001dca:	60da      	str	r2, [r3, #12]

	/*Enable UART Module*/
     USART2->CR1 |= CR1_UE;
 8001dcc:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <debug_uart_init+0x90>)
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	4a05      	ldr	r2, [pc, #20]	@ (8001de8 <debug_uart_init+0x90>)
 8001dd2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001dd6:	60d3      	str	r3, [r2, #12]
}
 8001dd8:	bf00      	nop
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40020000 	.word	0x40020000
 8001de4:	00f42400 	.word	0x00f42400
 8001de8:	40004400 	.word	0x40004400

08001dec <uart_write>:



static void uart_write(int ch)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
	/*Make sure transmit data register is empty*/
	while(!(USART2->SR & SR_TXE)){}
 8001df4:	bf00      	nop
 8001df6:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <uart_write+0x2c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d0f9      	beq.n	8001df6 <uart_write+0xa>

	/*Write to transmit data register*/
	USART2->DR =(ch & 0xFF);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a04      	ldr	r2, [pc, #16]	@ (8001e18 <uart_write+0x2c>)
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	6053      	str	r3, [r2, #4]
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40004400 	.word	0x40004400

08001e1c <compute_uart_bd>:
static uint16_t compute_uart_bd(uint32_t periph_clk,uint32_t baudrate)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
	return((periph_clk + (baudrate/2U))/baudrate);
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	085a      	lsrs	r2, r3, #1
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	441a      	add	r2, r3
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e34:	b29b      	uxth	r3, r3
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
	...

08001e44 <uart_set_baudrate>:

static void uart_set_baudrate(uint32_t periph_clk,uint32_t baudrate)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
	USART2->BRR = compute_uart_bd(periph_clk,baudrate);
 8001e4e:	6839      	ldr	r1, [r7, #0]
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f7ff ffe3 	bl	8001e1c <compute_uart_bd>
 8001e56:	4603      	mov	r3, r0
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4b03      	ldr	r3, [pc, #12]	@ (8001e68 <uart_set_baudrate+0x24>)
 8001e5c:	609a      	str	r2, [r3, #8]
}
 8001e5e:	bf00      	nop
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40004400 	.word	0x40004400

08001e6c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e6c:	480d      	ldr	r0, [pc, #52]	@ (8001ea4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e6e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e70:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e74:	480c      	ldr	r0, [pc, #48]	@ (8001ea8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e76:	490d      	ldr	r1, [pc, #52]	@ (8001eac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e78:	4a0d      	ldr	r2, [pc, #52]	@ (8001eb0 <LoopForever+0xe>)
  movs r3, #0
 8001e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e7c:	e002      	b.n	8001e84 <LoopCopyDataInit>

08001e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e82:	3304      	adds	r3, #4

08001e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e88:	d3f9      	bcc.n	8001e7e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e8c:	4c0a      	ldr	r4, [pc, #40]	@ (8001eb8 <LoopForever+0x16>)
  movs r3, #0
 8001e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e90:	e001      	b.n	8001e96 <LoopFillZerobss>

08001e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e94:	3204      	adds	r2, #4

08001e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e98:	d3fb      	bcc.n	8001e92 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001e9a:	f000 fdf7 	bl	8002a8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e9e:	f7ff fb6d 	bl	800157c <main>

08001ea2 <LoopForever>:

LoopForever:
  b LoopForever
 8001ea2:	e7fe      	b.n	8001ea2 <LoopForever>
  ldr   r0, =_estack
 8001ea4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ea8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eac:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8001eb0:	080057c8 	.word	0x080057c8
  ldr r2, =_sbss
 8001eb4:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8001eb8:	20000774 	.word	0x20000774

08001ebc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ebc:	e7fe      	b.n	8001ebc <ADC_IRQHandler>

08001ebe <__cvt>:
 8001ebe:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001ec2:	ec57 6b10 	vmov	r6, r7, d0
 8001ec6:	2f00      	cmp	r7, #0
 8001ec8:	460c      	mov	r4, r1
 8001eca:	4619      	mov	r1, r3
 8001ecc:	463b      	mov	r3, r7
 8001ece:	bfbb      	ittet	lt
 8001ed0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8001ed4:	461f      	movlt	r7, r3
 8001ed6:	2300      	movge	r3, #0
 8001ed8:	232d      	movlt	r3, #45	@ 0x2d
 8001eda:	700b      	strb	r3, [r1, #0]
 8001edc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8001ede:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8001ee2:	4691      	mov	r9, r2
 8001ee4:	f023 0820 	bic.w	r8, r3, #32
 8001ee8:	bfbc      	itt	lt
 8001eea:	4632      	movlt	r2, r6
 8001eec:	4616      	movlt	r6, r2
 8001eee:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8001ef2:	d005      	beq.n	8001f00 <__cvt+0x42>
 8001ef4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8001ef8:	d100      	bne.n	8001efc <__cvt+0x3e>
 8001efa:	3401      	adds	r4, #1
 8001efc:	2102      	movs	r1, #2
 8001efe:	e000      	b.n	8001f02 <__cvt+0x44>
 8001f00:	2103      	movs	r1, #3
 8001f02:	ab03      	add	r3, sp, #12
 8001f04:	9301      	str	r3, [sp, #4]
 8001f06:	ab02      	add	r3, sp, #8
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	ec47 6b10 	vmov	d0, r6, r7
 8001f0e:	4653      	mov	r3, sl
 8001f10:	4622      	mov	r2, r4
 8001f12:	f000 fe6d 	bl	8002bf0 <_dtoa_r>
 8001f16:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8001f1a:	4605      	mov	r5, r0
 8001f1c:	d119      	bne.n	8001f52 <__cvt+0x94>
 8001f1e:	f019 0f01 	tst.w	r9, #1
 8001f22:	d00e      	beq.n	8001f42 <__cvt+0x84>
 8001f24:	eb00 0904 	add.w	r9, r0, r4
 8001f28:	2200      	movs	r2, #0
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	4630      	mov	r0, r6
 8001f2e:	4639      	mov	r1, r7
 8001f30:	f7fe fdea 	bl	8000b08 <__aeabi_dcmpeq>
 8001f34:	b108      	cbz	r0, 8001f3a <__cvt+0x7c>
 8001f36:	f8cd 900c 	str.w	r9, [sp, #12]
 8001f3a:	2230      	movs	r2, #48	@ 0x30
 8001f3c:	9b03      	ldr	r3, [sp, #12]
 8001f3e:	454b      	cmp	r3, r9
 8001f40:	d31e      	bcc.n	8001f80 <__cvt+0xc2>
 8001f42:	9b03      	ldr	r3, [sp, #12]
 8001f44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8001f46:	1b5b      	subs	r3, r3, r5
 8001f48:	4628      	mov	r0, r5
 8001f4a:	6013      	str	r3, [r2, #0]
 8001f4c:	b004      	add	sp, #16
 8001f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f52:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8001f56:	eb00 0904 	add.w	r9, r0, r4
 8001f5a:	d1e5      	bne.n	8001f28 <__cvt+0x6a>
 8001f5c:	7803      	ldrb	r3, [r0, #0]
 8001f5e:	2b30      	cmp	r3, #48	@ 0x30
 8001f60:	d10a      	bne.n	8001f78 <__cvt+0xba>
 8001f62:	2200      	movs	r2, #0
 8001f64:	2300      	movs	r3, #0
 8001f66:	4630      	mov	r0, r6
 8001f68:	4639      	mov	r1, r7
 8001f6a:	f7fe fdcd 	bl	8000b08 <__aeabi_dcmpeq>
 8001f6e:	b918      	cbnz	r0, 8001f78 <__cvt+0xba>
 8001f70:	f1c4 0401 	rsb	r4, r4, #1
 8001f74:	f8ca 4000 	str.w	r4, [sl]
 8001f78:	f8da 3000 	ldr.w	r3, [sl]
 8001f7c:	4499      	add	r9, r3
 8001f7e:	e7d3      	b.n	8001f28 <__cvt+0x6a>
 8001f80:	1c59      	adds	r1, r3, #1
 8001f82:	9103      	str	r1, [sp, #12]
 8001f84:	701a      	strb	r2, [r3, #0]
 8001f86:	e7d9      	b.n	8001f3c <__cvt+0x7e>

08001f88 <__exponent>:
 8001f88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f8a:	2900      	cmp	r1, #0
 8001f8c:	bfba      	itte	lt
 8001f8e:	4249      	neglt	r1, r1
 8001f90:	232d      	movlt	r3, #45	@ 0x2d
 8001f92:	232b      	movge	r3, #43	@ 0x2b
 8001f94:	2909      	cmp	r1, #9
 8001f96:	7002      	strb	r2, [r0, #0]
 8001f98:	7043      	strb	r3, [r0, #1]
 8001f9a:	dd29      	ble.n	8001ff0 <__exponent+0x68>
 8001f9c:	f10d 0307 	add.w	r3, sp, #7
 8001fa0:	461d      	mov	r5, r3
 8001fa2:	270a      	movs	r7, #10
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	fbb1 f6f7 	udiv	r6, r1, r7
 8001faa:	fb07 1416 	mls	r4, r7, r6, r1
 8001fae:	3430      	adds	r4, #48	@ 0x30
 8001fb0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8001fb4:	460c      	mov	r4, r1
 8001fb6:	2c63      	cmp	r4, #99	@ 0x63
 8001fb8:	f103 33ff 	add.w	r3, r3, #4294967295
 8001fbc:	4631      	mov	r1, r6
 8001fbe:	dcf1      	bgt.n	8001fa4 <__exponent+0x1c>
 8001fc0:	3130      	adds	r1, #48	@ 0x30
 8001fc2:	1e94      	subs	r4, r2, #2
 8001fc4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8001fc8:	1c41      	adds	r1, r0, #1
 8001fca:	4623      	mov	r3, r4
 8001fcc:	42ab      	cmp	r3, r5
 8001fce:	d30a      	bcc.n	8001fe6 <__exponent+0x5e>
 8001fd0:	f10d 0309 	add.w	r3, sp, #9
 8001fd4:	1a9b      	subs	r3, r3, r2
 8001fd6:	42ac      	cmp	r4, r5
 8001fd8:	bf88      	it	hi
 8001fda:	2300      	movhi	r3, #0
 8001fdc:	3302      	adds	r3, #2
 8001fde:	4403      	add	r3, r0
 8001fe0:	1a18      	subs	r0, r3, r0
 8001fe2:	b003      	add	sp, #12
 8001fe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fe6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8001fea:	f801 6f01 	strb.w	r6, [r1, #1]!
 8001fee:	e7ed      	b.n	8001fcc <__exponent+0x44>
 8001ff0:	2330      	movs	r3, #48	@ 0x30
 8001ff2:	3130      	adds	r1, #48	@ 0x30
 8001ff4:	7083      	strb	r3, [r0, #2]
 8001ff6:	70c1      	strb	r1, [r0, #3]
 8001ff8:	1d03      	adds	r3, r0, #4
 8001ffa:	e7f1      	b.n	8001fe0 <__exponent+0x58>

08001ffc <_printf_float>:
 8001ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002000:	b08d      	sub	sp, #52	@ 0x34
 8002002:	460c      	mov	r4, r1
 8002004:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8002008:	4616      	mov	r6, r2
 800200a:	461f      	mov	r7, r3
 800200c:	4605      	mov	r5, r0
 800200e:	f000 fced 	bl	80029ec <_localeconv_r>
 8002012:	6803      	ldr	r3, [r0, #0]
 8002014:	9304      	str	r3, [sp, #16]
 8002016:	4618      	mov	r0, r3
 8002018:	f7fe f94a 	bl	80002b0 <strlen>
 800201c:	2300      	movs	r3, #0
 800201e:	930a      	str	r3, [sp, #40]	@ 0x28
 8002020:	f8d8 3000 	ldr.w	r3, [r8]
 8002024:	9005      	str	r0, [sp, #20]
 8002026:	3307      	adds	r3, #7
 8002028:	f023 0307 	bic.w	r3, r3, #7
 800202c:	f103 0208 	add.w	r2, r3, #8
 8002030:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002034:	f8d4 b000 	ldr.w	fp, [r4]
 8002038:	f8c8 2000 	str.w	r2, [r8]
 800203c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002040:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002044:	9307      	str	r3, [sp, #28]
 8002046:	f8cd 8018 	str.w	r8, [sp, #24]
 800204a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800204e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002052:	4b9c      	ldr	r3, [pc, #624]	@ (80022c4 <_printf_float+0x2c8>)
 8002054:	f04f 32ff 	mov.w	r2, #4294967295
 8002058:	f7fe fd88 	bl	8000b6c <__aeabi_dcmpun>
 800205c:	bb70      	cbnz	r0, 80020bc <_printf_float+0xc0>
 800205e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002062:	4b98      	ldr	r3, [pc, #608]	@ (80022c4 <_printf_float+0x2c8>)
 8002064:	f04f 32ff 	mov.w	r2, #4294967295
 8002068:	f7fe fd62 	bl	8000b30 <__aeabi_dcmple>
 800206c:	bb30      	cbnz	r0, 80020bc <_printf_float+0xc0>
 800206e:	2200      	movs	r2, #0
 8002070:	2300      	movs	r3, #0
 8002072:	4640      	mov	r0, r8
 8002074:	4649      	mov	r1, r9
 8002076:	f7fe fd51 	bl	8000b1c <__aeabi_dcmplt>
 800207a:	b110      	cbz	r0, 8002082 <_printf_float+0x86>
 800207c:	232d      	movs	r3, #45	@ 0x2d
 800207e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002082:	4a91      	ldr	r2, [pc, #580]	@ (80022c8 <_printf_float+0x2cc>)
 8002084:	4b91      	ldr	r3, [pc, #580]	@ (80022cc <_printf_float+0x2d0>)
 8002086:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800208a:	bf94      	ite	ls
 800208c:	4690      	movls	r8, r2
 800208e:	4698      	movhi	r8, r3
 8002090:	2303      	movs	r3, #3
 8002092:	6123      	str	r3, [r4, #16]
 8002094:	f02b 0304 	bic.w	r3, fp, #4
 8002098:	6023      	str	r3, [r4, #0]
 800209a:	f04f 0900 	mov.w	r9, #0
 800209e:	9700      	str	r7, [sp, #0]
 80020a0:	4633      	mov	r3, r6
 80020a2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80020a4:	4621      	mov	r1, r4
 80020a6:	4628      	mov	r0, r5
 80020a8:	f000 f9d2 	bl	8002450 <_printf_common>
 80020ac:	3001      	adds	r0, #1
 80020ae:	f040 808d 	bne.w	80021cc <_printf_float+0x1d0>
 80020b2:	f04f 30ff 	mov.w	r0, #4294967295
 80020b6:	b00d      	add	sp, #52	@ 0x34
 80020b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80020bc:	4642      	mov	r2, r8
 80020be:	464b      	mov	r3, r9
 80020c0:	4640      	mov	r0, r8
 80020c2:	4649      	mov	r1, r9
 80020c4:	f7fe fd52 	bl	8000b6c <__aeabi_dcmpun>
 80020c8:	b140      	cbz	r0, 80020dc <_printf_float+0xe0>
 80020ca:	464b      	mov	r3, r9
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	bfbc      	itt	lt
 80020d0:	232d      	movlt	r3, #45	@ 0x2d
 80020d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80020d6:	4a7e      	ldr	r2, [pc, #504]	@ (80022d0 <_printf_float+0x2d4>)
 80020d8:	4b7e      	ldr	r3, [pc, #504]	@ (80022d4 <_printf_float+0x2d8>)
 80020da:	e7d4      	b.n	8002086 <_printf_float+0x8a>
 80020dc:	6863      	ldr	r3, [r4, #4]
 80020de:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80020e2:	9206      	str	r2, [sp, #24]
 80020e4:	1c5a      	adds	r2, r3, #1
 80020e6:	d13b      	bne.n	8002160 <_printf_float+0x164>
 80020e8:	2306      	movs	r3, #6
 80020ea:	6063      	str	r3, [r4, #4]
 80020ec:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80020f0:	2300      	movs	r3, #0
 80020f2:	6022      	str	r2, [r4, #0]
 80020f4:	9303      	str	r3, [sp, #12]
 80020f6:	ab0a      	add	r3, sp, #40	@ 0x28
 80020f8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80020fc:	ab09      	add	r3, sp, #36	@ 0x24
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	6861      	ldr	r1, [r4, #4]
 8002102:	ec49 8b10 	vmov	d0, r8, r9
 8002106:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800210a:	4628      	mov	r0, r5
 800210c:	f7ff fed7 	bl	8001ebe <__cvt>
 8002110:	9b06      	ldr	r3, [sp, #24]
 8002112:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002114:	2b47      	cmp	r3, #71	@ 0x47
 8002116:	4680      	mov	r8, r0
 8002118:	d129      	bne.n	800216e <_printf_float+0x172>
 800211a:	1cc8      	adds	r0, r1, #3
 800211c:	db02      	blt.n	8002124 <_printf_float+0x128>
 800211e:	6863      	ldr	r3, [r4, #4]
 8002120:	4299      	cmp	r1, r3
 8002122:	dd41      	ble.n	80021a8 <_printf_float+0x1ac>
 8002124:	f1aa 0a02 	sub.w	sl, sl, #2
 8002128:	fa5f fa8a 	uxtb.w	sl, sl
 800212c:	3901      	subs	r1, #1
 800212e:	4652      	mov	r2, sl
 8002130:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002134:	9109      	str	r1, [sp, #36]	@ 0x24
 8002136:	f7ff ff27 	bl	8001f88 <__exponent>
 800213a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800213c:	1813      	adds	r3, r2, r0
 800213e:	2a01      	cmp	r2, #1
 8002140:	4681      	mov	r9, r0
 8002142:	6123      	str	r3, [r4, #16]
 8002144:	dc02      	bgt.n	800214c <_printf_float+0x150>
 8002146:	6822      	ldr	r2, [r4, #0]
 8002148:	07d2      	lsls	r2, r2, #31
 800214a:	d501      	bpl.n	8002150 <_printf_float+0x154>
 800214c:	3301      	adds	r3, #1
 800214e:	6123      	str	r3, [r4, #16]
 8002150:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0a2      	beq.n	800209e <_printf_float+0xa2>
 8002158:	232d      	movs	r3, #45	@ 0x2d
 800215a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800215e:	e79e      	b.n	800209e <_printf_float+0xa2>
 8002160:	9a06      	ldr	r2, [sp, #24]
 8002162:	2a47      	cmp	r2, #71	@ 0x47
 8002164:	d1c2      	bne.n	80020ec <_printf_float+0xf0>
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1c0      	bne.n	80020ec <_printf_float+0xf0>
 800216a:	2301      	movs	r3, #1
 800216c:	e7bd      	b.n	80020ea <_printf_float+0xee>
 800216e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002172:	d9db      	bls.n	800212c <_printf_float+0x130>
 8002174:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002178:	d118      	bne.n	80021ac <_printf_float+0x1b0>
 800217a:	2900      	cmp	r1, #0
 800217c:	6863      	ldr	r3, [r4, #4]
 800217e:	dd0b      	ble.n	8002198 <_printf_float+0x19c>
 8002180:	6121      	str	r1, [r4, #16]
 8002182:	b913      	cbnz	r3, 800218a <_printf_float+0x18e>
 8002184:	6822      	ldr	r2, [r4, #0]
 8002186:	07d0      	lsls	r0, r2, #31
 8002188:	d502      	bpl.n	8002190 <_printf_float+0x194>
 800218a:	3301      	adds	r3, #1
 800218c:	440b      	add	r3, r1
 800218e:	6123      	str	r3, [r4, #16]
 8002190:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002192:	f04f 0900 	mov.w	r9, #0
 8002196:	e7db      	b.n	8002150 <_printf_float+0x154>
 8002198:	b913      	cbnz	r3, 80021a0 <_printf_float+0x1a4>
 800219a:	6822      	ldr	r2, [r4, #0]
 800219c:	07d2      	lsls	r2, r2, #31
 800219e:	d501      	bpl.n	80021a4 <_printf_float+0x1a8>
 80021a0:	3302      	adds	r3, #2
 80021a2:	e7f4      	b.n	800218e <_printf_float+0x192>
 80021a4:	2301      	movs	r3, #1
 80021a6:	e7f2      	b.n	800218e <_printf_float+0x192>
 80021a8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80021ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80021ae:	4299      	cmp	r1, r3
 80021b0:	db05      	blt.n	80021be <_printf_float+0x1c2>
 80021b2:	6823      	ldr	r3, [r4, #0]
 80021b4:	6121      	str	r1, [r4, #16]
 80021b6:	07d8      	lsls	r0, r3, #31
 80021b8:	d5ea      	bpl.n	8002190 <_printf_float+0x194>
 80021ba:	1c4b      	adds	r3, r1, #1
 80021bc:	e7e7      	b.n	800218e <_printf_float+0x192>
 80021be:	2900      	cmp	r1, #0
 80021c0:	bfd4      	ite	le
 80021c2:	f1c1 0202 	rsble	r2, r1, #2
 80021c6:	2201      	movgt	r2, #1
 80021c8:	4413      	add	r3, r2
 80021ca:	e7e0      	b.n	800218e <_printf_float+0x192>
 80021cc:	6823      	ldr	r3, [r4, #0]
 80021ce:	055a      	lsls	r2, r3, #21
 80021d0:	d407      	bmi.n	80021e2 <_printf_float+0x1e6>
 80021d2:	6923      	ldr	r3, [r4, #16]
 80021d4:	4642      	mov	r2, r8
 80021d6:	4631      	mov	r1, r6
 80021d8:	4628      	mov	r0, r5
 80021da:	47b8      	blx	r7
 80021dc:	3001      	adds	r0, #1
 80021de:	d12b      	bne.n	8002238 <_printf_float+0x23c>
 80021e0:	e767      	b.n	80020b2 <_printf_float+0xb6>
 80021e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80021e6:	f240 80dd 	bls.w	80023a4 <_printf_float+0x3a8>
 80021ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80021ee:	2200      	movs	r2, #0
 80021f0:	2300      	movs	r3, #0
 80021f2:	f7fe fc89 	bl	8000b08 <__aeabi_dcmpeq>
 80021f6:	2800      	cmp	r0, #0
 80021f8:	d033      	beq.n	8002262 <_printf_float+0x266>
 80021fa:	4a37      	ldr	r2, [pc, #220]	@ (80022d8 <_printf_float+0x2dc>)
 80021fc:	2301      	movs	r3, #1
 80021fe:	4631      	mov	r1, r6
 8002200:	4628      	mov	r0, r5
 8002202:	47b8      	blx	r7
 8002204:	3001      	adds	r0, #1
 8002206:	f43f af54 	beq.w	80020b2 <_printf_float+0xb6>
 800220a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800220e:	4543      	cmp	r3, r8
 8002210:	db02      	blt.n	8002218 <_printf_float+0x21c>
 8002212:	6823      	ldr	r3, [r4, #0]
 8002214:	07d8      	lsls	r0, r3, #31
 8002216:	d50f      	bpl.n	8002238 <_printf_float+0x23c>
 8002218:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800221c:	4631      	mov	r1, r6
 800221e:	4628      	mov	r0, r5
 8002220:	47b8      	blx	r7
 8002222:	3001      	adds	r0, #1
 8002224:	f43f af45 	beq.w	80020b2 <_printf_float+0xb6>
 8002228:	f04f 0900 	mov.w	r9, #0
 800222c:	f108 38ff 	add.w	r8, r8, #4294967295
 8002230:	f104 0a1a 	add.w	sl, r4, #26
 8002234:	45c8      	cmp	r8, r9
 8002236:	dc09      	bgt.n	800224c <_printf_float+0x250>
 8002238:	6823      	ldr	r3, [r4, #0]
 800223a:	079b      	lsls	r3, r3, #30
 800223c:	f100 8103 	bmi.w	8002446 <_printf_float+0x44a>
 8002240:	68e0      	ldr	r0, [r4, #12]
 8002242:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002244:	4298      	cmp	r0, r3
 8002246:	bfb8      	it	lt
 8002248:	4618      	movlt	r0, r3
 800224a:	e734      	b.n	80020b6 <_printf_float+0xba>
 800224c:	2301      	movs	r3, #1
 800224e:	4652      	mov	r2, sl
 8002250:	4631      	mov	r1, r6
 8002252:	4628      	mov	r0, r5
 8002254:	47b8      	blx	r7
 8002256:	3001      	adds	r0, #1
 8002258:	f43f af2b 	beq.w	80020b2 <_printf_float+0xb6>
 800225c:	f109 0901 	add.w	r9, r9, #1
 8002260:	e7e8      	b.n	8002234 <_printf_float+0x238>
 8002262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002264:	2b00      	cmp	r3, #0
 8002266:	dc39      	bgt.n	80022dc <_printf_float+0x2e0>
 8002268:	4a1b      	ldr	r2, [pc, #108]	@ (80022d8 <_printf_float+0x2dc>)
 800226a:	2301      	movs	r3, #1
 800226c:	4631      	mov	r1, r6
 800226e:	4628      	mov	r0, r5
 8002270:	47b8      	blx	r7
 8002272:	3001      	adds	r0, #1
 8002274:	f43f af1d 	beq.w	80020b2 <_printf_float+0xb6>
 8002278:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800227c:	ea59 0303 	orrs.w	r3, r9, r3
 8002280:	d102      	bne.n	8002288 <_printf_float+0x28c>
 8002282:	6823      	ldr	r3, [r4, #0]
 8002284:	07d9      	lsls	r1, r3, #31
 8002286:	d5d7      	bpl.n	8002238 <_printf_float+0x23c>
 8002288:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800228c:	4631      	mov	r1, r6
 800228e:	4628      	mov	r0, r5
 8002290:	47b8      	blx	r7
 8002292:	3001      	adds	r0, #1
 8002294:	f43f af0d 	beq.w	80020b2 <_printf_float+0xb6>
 8002298:	f04f 0a00 	mov.w	sl, #0
 800229c:	f104 0b1a 	add.w	fp, r4, #26
 80022a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80022a2:	425b      	negs	r3, r3
 80022a4:	4553      	cmp	r3, sl
 80022a6:	dc01      	bgt.n	80022ac <_printf_float+0x2b0>
 80022a8:	464b      	mov	r3, r9
 80022aa:	e793      	b.n	80021d4 <_printf_float+0x1d8>
 80022ac:	2301      	movs	r3, #1
 80022ae:	465a      	mov	r2, fp
 80022b0:	4631      	mov	r1, r6
 80022b2:	4628      	mov	r0, r5
 80022b4:	47b8      	blx	r7
 80022b6:	3001      	adds	r0, #1
 80022b8:	f43f aefb 	beq.w	80020b2 <_printf_float+0xb6>
 80022bc:	f10a 0a01 	add.w	sl, sl, #1
 80022c0:	e7ee      	b.n	80022a0 <_printf_float+0x2a4>
 80022c2:	bf00      	nop
 80022c4:	7fefffff 	.word	0x7fefffff
 80022c8:	08005448 	.word	0x08005448
 80022cc:	0800544c 	.word	0x0800544c
 80022d0:	08005450 	.word	0x08005450
 80022d4:	08005454 	.word	0x08005454
 80022d8:	08005458 	.word	0x08005458
 80022dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80022de:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80022e2:	4553      	cmp	r3, sl
 80022e4:	bfa8      	it	ge
 80022e6:	4653      	movge	r3, sl
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	4699      	mov	r9, r3
 80022ec:	dc36      	bgt.n	800235c <_printf_float+0x360>
 80022ee:	f04f 0b00 	mov.w	fp, #0
 80022f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80022f6:	f104 021a 	add.w	r2, r4, #26
 80022fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80022fc:	9306      	str	r3, [sp, #24]
 80022fe:	eba3 0309 	sub.w	r3, r3, r9
 8002302:	455b      	cmp	r3, fp
 8002304:	dc31      	bgt.n	800236a <_printf_float+0x36e>
 8002306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002308:	459a      	cmp	sl, r3
 800230a:	dc3a      	bgt.n	8002382 <_printf_float+0x386>
 800230c:	6823      	ldr	r3, [r4, #0]
 800230e:	07da      	lsls	r2, r3, #31
 8002310:	d437      	bmi.n	8002382 <_printf_float+0x386>
 8002312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002314:	ebaa 0903 	sub.w	r9, sl, r3
 8002318:	9b06      	ldr	r3, [sp, #24]
 800231a:	ebaa 0303 	sub.w	r3, sl, r3
 800231e:	4599      	cmp	r9, r3
 8002320:	bfa8      	it	ge
 8002322:	4699      	movge	r9, r3
 8002324:	f1b9 0f00 	cmp.w	r9, #0
 8002328:	dc33      	bgt.n	8002392 <_printf_float+0x396>
 800232a:	f04f 0800 	mov.w	r8, #0
 800232e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002332:	f104 0b1a 	add.w	fp, r4, #26
 8002336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002338:	ebaa 0303 	sub.w	r3, sl, r3
 800233c:	eba3 0309 	sub.w	r3, r3, r9
 8002340:	4543      	cmp	r3, r8
 8002342:	f77f af79 	ble.w	8002238 <_printf_float+0x23c>
 8002346:	2301      	movs	r3, #1
 8002348:	465a      	mov	r2, fp
 800234a:	4631      	mov	r1, r6
 800234c:	4628      	mov	r0, r5
 800234e:	47b8      	blx	r7
 8002350:	3001      	adds	r0, #1
 8002352:	f43f aeae 	beq.w	80020b2 <_printf_float+0xb6>
 8002356:	f108 0801 	add.w	r8, r8, #1
 800235a:	e7ec      	b.n	8002336 <_printf_float+0x33a>
 800235c:	4642      	mov	r2, r8
 800235e:	4631      	mov	r1, r6
 8002360:	4628      	mov	r0, r5
 8002362:	47b8      	blx	r7
 8002364:	3001      	adds	r0, #1
 8002366:	d1c2      	bne.n	80022ee <_printf_float+0x2f2>
 8002368:	e6a3      	b.n	80020b2 <_printf_float+0xb6>
 800236a:	2301      	movs	r3, #1
 800236c:	4631      	mov	r1, r6
 800236e:	4628      	mov	r0, r5
 8002370:	9206      	str	r2, [sp, #24]
 8002372:	47b8      	blx	r7
 8002374:	3001      	adds	r0, #1
 8002376:	f43f ae9c 	beq.w	80020b2 <_printf_float+0xb6>
 800237a:	9a06      	ldr	r2, [sp, #24]
 800237c:	f10b 0b01 	add.w	fp, fp, #1
 8002380:	e7bb      	b.n	80022fa <_printf_float+0x2fe>
 8002382:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002386:	4631      	mov	r1, r6
 8002388:	4628      	mov	r0, r5
 800238a:	47b8      	blx	r7
 800238c:	3001      	adds	r0, #1
 800238e:	d1c0      	bne.n	8002312 <_printf_float+0x316>
 8002390:	e68f      	b.n	80020b2 <_printf_float+0xb6>
 8002392:	9a06      	ldr	r2, [sp, #24]
 8002394:	464b      	mov	r3, r9
 8002396:	4442      	add	r2, r8
 8002398:	4631      	mov	r1, r6
 800239a:	4628      	mov	r0, r5
 800239c:	47b8      	blx	r7
 800239e:	3001      	adds	r0, #1
 80023a0:	d1c3      	bne.n	800232a <_printf_float+0x32e>
 80023a2:	e686      	b.n	80020b2 <_printf_float+0xb6>
 80023a4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80023a8:	f1ba 0f01 	cmp.w	sl, #1
 80023ac:	dc01      	bgt.n	80023b2 <_printf_float+0x3b6>
 80023ae:	07db      	lsls	r3, r3, #31
 80023b0:	d536      	bpl.n	8002420 <_printf_float+0x424>
 80023b2:	2301      	movs	r3, #1
 80023b4:	4642      	mov	r2, r8
 80023b6:	4631      	mov	r1, r6
 80023b8:	4628      	mov	r0, r5
 80023ba:	47b8      	blx	r7
 80023bc:	3001      	adds	r0, #1
 80023be:	f43f ae78 	beq.w	80020b2 <_printf_float+0xb6>
 80023c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80023c6:	4631      	mov	r1, r6
 80023c8:	4628      	mov	r0, r5
 80023ca:	47b8      	blx	r7
 80023cc:	3001      	adds	r0, #1
 80023ce:	f43f ae70 	beq.w	80020b2 <_printf_float+0xb6>
 80023d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80023d6:	2200      	movs	r2, #0
 80023d8:	2300      	movs	r3, #0
 80023da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80023de:	f7fe fb93 	bl	8000b08 <__aeabi_dcmpeq>
 80023e2:	b9c0      	cbnz	r0, 8002416 <_printf_float+0x41a>
 80023e4:	4653      	mov	r3, sl
 80023e6:	f108 0201 	add.w	r2, r8, #1
 80023ea:	4631      	mov	r1, r6
 80023ec:	4628      	mov	r0, r5
 80023ee:	47b8      	blx	r7
 80023f0:	3001      	adds	r0, #1
 80023f2:	d10c      	bne.n	800240e <_printf_float+0x412>
 80023f4:	e65d      	b.n	80020b2 <_printf_float+0xb6>
 80023f6:	2301      	movs	r3, #1
 80023f8:	465a      	mov	r2, fp
 80023fa:	4631      	mov	r1, r6
 80023fc:	4628      	mov	r0, r5
 80023fe:	47b8      	blx	r7
 8002400:	3001      	adds	r0, #1
 8002402:	f43f ae56 	beq.w	80020b2 <_printf_float+0xb6>
 8002406:	f108 0801 	add.w	r8, r8, #1
 800240a:	45d0      	cmp	r8, sl
 800240c:	dbf3      	blt.n	80023f6 <_printf_float+0x3fa>
 800240e:	464b      	mov	r3, r9
 8002410:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002414:	e6df      	b.n	80021d6 <_printf_float+0x1da>
 8002416:	f04f 0800 	mov.w	r8, #0
 800241a:	f104 0b1a 	add.w	fp, r4, #26
 800241e:	e7f4      	b.n	800240a <_printf_float+0x40e>
 8002420:	2301      	movs	r3, #1
 8002422:	4642      	mov	r2, r8
 8002424:	e7e1      	b.n	80023ea <_printf_float+0x3ee>
 8002426:	2301      	movs	r3, #1
 8002428:	464a      	mov	r2, r9
 800242a:	4631      	mov	r1, r6
 800242c:	4628      	mov	r0, r5
 800242e:	47b8      	blx	r7
 8002430:	3001      	adds	r0, #1
 8002432:	f43f ae3e 	beq.w	80020b2 <_printf_float+0xb6>
 8002436:	f108 0801 	add.w	r8, r8, #1
 800243a:	68e3      	ldr	r3, [r4, #12]
 800243c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800243e:	1a5b      	subs	r3, r3, r1
 8002440:	4543      	cmp	r3, r8
 8002442:	dcf0      	bgt.n	8002426 <_printf_float+0x42a>
 8002444:	e6fc      	b.n	8002240 <_printf_float+0x244>
 8002446:	f04f 0800 	mov.w	r8, #0
 800244a:	f104 0919 	add.w	r9, r4, #25
 800244e:	e7f4      	b.n	800243a <_printf_float+0x43e>

08002450 <_printf_common>:
 8002450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002454:	4616      	mov	r6, r2
 8002456:	4698      	mov	r8, r3
 8002458:	688a      	ldr	r2, [r1, #8]
 800245a:	690b      	ldr	r3, [r1, #16]
 800245c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002460:	4293      	cmp	r3, r2
 8002462:	bfb8      	it	lt
 8002464:	4613      	movlt	r3, r2
 8002466:	6033      	str	r3, [r6, #0]
 8002468:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800246c:	4607      	mov	r7, r0
 800246e:	460c      	mov	r4, r1
 8002470:	b10a      	cbz	r2, 8002476 <_printf_common+0x26>
 8002472:	3301      	adds	r3, #1
 8002474:	6033      	str	r3, [r6, #0]
 8002476:	6823      	ldr	r3, [r4, #0]
 8002478:	0699      	lsls	r1, r3, #26
 800247a:	bf42      	ittt	mi
 800247c:	6833      	ldrmi	r3, [r6, #0]
 800247e:	3302      	addmi	r3, #2
 8002480:	6033      	strmi	r3, [r6, #0]
 8002482:	6825      	ldr	r5, [r4, #0]
 8002484:	f015 0506 	ands.w	r5, r5, #6
 8002488:	d106      	bne.n	8002498 <_printf_common+0x48>
 800248a:	f104 0a19 	add.w	sl, r4, #25
 800248e:	68e3      	ldr	r3, [r4, #12]
 8002490:	6832      	ldr	r2, [r6, #0]
 8002492:	1a9b      	subs	r3, r3, r2
 8002494:	42ab      	cmp	r3, r5
 8002496:	dc26      	bgt.n	80024e6 <_printf_common+0x96>
 8002498:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800249c:	6822      	ldr	r2, [r4, #0]
 800249e:	3b00      	subs	r3, #0
 80024a0:	bf18      	it	ne
 80024a2:	2301      	movne	r3, #1
 80024a4:	0692      	lsls	r2, r2, #26
 80024a6:	d42b      	bmi.n	8002500 <_printf_common+0xb0>
 80024a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80024ac:	4641      	mov	r1, r8
 80024ae:	4638      	mov	r0, r7
 80024b0:	47c8      	blx	r9
 80024b2:	3001      	adds	r0, #1
 80024b4:	d01e      	beq.n	80024f4 <_printf_common+0xa4>
 80024b6:	6823      	ldr	r3, [r4, #0]
 80024b8:	6922      	ldr	r2, [r4, #16]
 80024ba:	f003 0306 	and.w	r3, r3, #6
 80024be:	2b04      	cmp	r3, #4
 80024c0:	bf02      	ittt	eq
 80024c2:	68e5      	ldreq	r5, [r4, #12]
 80024c4:	6833      	ldreq	r3, [r6, #0]
 80024c6:	1aed      	subeq	r5, r5, r3
 80024c8:	68a3      	ldr	r3, [r4, #8]
 80024ca:	bf0c      	ite	eq
 80024cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024d0:	2500      	movne	r5, #0
 80024d2:	4293      	cmp	r3, r2
 80024d4:	bfc4      	itt	gt
 80024d6:	1a9b      	subgt	r3, r3, r2
 80024d8:	18ed      	addgt	r5, r5, r3
 80024da:	2600      	movs	r6, #0
 80024dc:	341a      	adds	r4, #26
 80024de:	42b5      	cmp	r5, r6
 80024e0:	d11a      	bne.n	8002518 <_printf_common+0xc8>
 80024e2:	2000      	movs	r0, #0
 80024e4:	e008      	b.n	80024f8 <_printf_common+0xa8>
 80024e6:	2301      	movs	r3, #1
 80024e8:	4652      	mov	r2, sl
 80024ea:	4641      	mov	r1, r8
 80024ec:	4638      	mov	r0, r7
 80024ee:	47c8      	blx	r9
 80024f0:	3001      	adds	r0, #1
 80024f2:	d103      	bne.n	80024fc <_printf_common+0xac>
 80024f4:	f04f 30ff 	mov.w	r0, #4294967295
 80024f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024fc:	3501      	adds	r5, #1
 80024fe:	e7c6      	b.n	800248e <_printf_common+0x3e>
 8002500:	18e1      	adds	r1, r4, r3
 8002502:	1c5a      	adds	r2, r3, #1
 8002504:	2030      	movs	r0, #48	@ 0x30
 8002506:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800250a:	4422      	add	r2, r4
 800250c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002510:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002514:	3302      	adds	r3, #2
 8002516:	e7c7      	b.n	80024a8 <_printf_common+0x58>
 8002518:	2301      	movs	r3, #1
 800251a:	4622      	mov	r2, r4
 800251c:	4641      	mov	r1, r8
 800251e:	4638      	mov	r0, r7
 8002520:	47c8      	blx	r9
 8002522:	3001      	adds	r0, #1
 8002524:	d0e6      	beq.n	80024f4 <_printf_common+0xa4>
 8002526:	3601      	adds	r6, #1
 8002528:	e7d9      	b.n	80024de <_printf_common+0x8e>
	...

0800252c <_printf_i>:
 800252c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002530:	7e0f      	ldrb	r7, [r1, #24]
 8002532:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002534:	2f78      	cmp	r7, #120	@ 0x78
 8002536:	4691      	mov	r9, r2
 8002538:	4680      	mov	r8, r0
 800253a:	460c      	mov	r4, r1
 800253c:	469a      	mov	sl, r3
 800253e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002542:	d807      	bhi.n	8002554 <_printf_i+0x28>
 8002544:	2f62      	cmp	r7, #98	@ 0x62
 8002546:	d80a      	bhi.n	800255e <_printf_i+0x32>
 8002548:	2f00      	cmp	r7, #0
 800254a:	f000 80d2 	beq.w	80026f2 <_printf_i+0x1c6>
 800254e:	2f58      	cmp	r7, #88	@ 0x58
 8002550:	f000 80b9 	beq.w	80026c6 <_printf_i+0x19a>
 8002554:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002558:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800255c:	e03a      	b.n	80025d4 <_printf_i+0xa8>
 800255e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002562:	2b15      	cmp	r3, #21
 8002564:	d8f6      	bhi.n	8002554 <_printf_i+0x28>
 8002566:	a101      	add	r1, pc, #4	@ (adr r1, 800256c <_printf_i+0x40>)
 8002568:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800256c:	080025c5 	.word	0x080025c5
 8002570:	080025d9 	.word	0x080025d9
 8002574:	08002555 	.word	0x08002555
 8002578:	08002555 	.word	0x08002555
 800257c:	08002555 	.word	0x08002555
 8002580:	08002555 	.word	0x08002555
 8002584:	080025d9 	.word	0x080025d9
 8002588:	08002555 	.word	0x08002555
 800258c:	08002555 	.word	0x08002555
 8002590:	08002555 	.word	0x08002555
 8002594:	08002555 	.word	0x08002555
 8002598:	080026d9 	.word	0x080026d9
 800259c:	08002603 	.word	0x08002603
 80025a0:	08002693 	.word	0x08002693
 80025a4:	08002555 	.word	0x08002555
 80025a8:	08002555 	.word	0x08002555
 80025ac:	080026fb 	.word	0x080026fb
 80025b0:	08002555 	.word	0x08002555
 80025b4:	08002603 	.word	0x08002603
 80025b8:	08002555 	.word	0x08002555
 80025bc:	08002555 	.word	0x08002555
 80025c0:	0800269b 	.word	0x0800269b
 80025c4:	6833      	ldr	r3, [r6, #0]
 80025c6:	1d1a      	adds	r2, r3, #4
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	6032      	str	r2, [r6, #0]
 80025cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80025d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80025d4:	2301      	movs	r3, #1
 80025d6:	e09d      	b.n	8002714 <_printf_i+0x1e8>
 80025d8:	6833      	ldr	r3, [r6, #0]
 80025da:	6820      	ldr	r0, [r4, #0]
 80025dc:	1d19      	adds	r1, r3, #4
 80025de:	6031      	str	r1, [r6, #0]
 80025e0:	0606      	lsls	r6, r0, #24
 80025e2:	d501      	bpl.n	80025e8 <_printf_i+0xbc>
 80025e4:	681d      	ldr	r5, [r3, #0]
 80025e6:	e003      	b.n	80025f0 <_printf_i+0xc4>
 80025e8:	0645      	lsls	r5, r0, #25
 80025ea:	d5fb      	bpl.n	80025e4 <_printf_i+0xb8>
 80025ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80025f0:	2d00      	cmp	r5, #0
 80025f2:	da03      	bge.n	80025fc <_printf_i+0xd0>
 80025f4:	232d      	movs	r3, #45	@ 0x2d
 80025f6:	426d      	negs	r5, r5
 80025f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80025fc:	4859      	ldr	r0, [pc, #356]	@ (8002764 <_printf_i+0x238>)
 80025fe:	230a      	movs	r3, #10
 8002600:	e011      	b.n	8002626 <_printf_i+0xfa>
 8002602:	6821      	ldr	r1, [r4, #0]
 8002604:	6833      	ldr	r3, [r6, #0]
 8002606:	0608      	lsls	r0, r1, #24
 8002608:	f853 5b04 	ldr.w	r5, [r3], #4
 800260c:	d402      	bmi.n	8002614 <_printf_i+0xe8>
 800260e:	0649      	lsls	r1, r1, #25
 8002610:	bf48      	it	mi
 8002612:	b2ad      	uxthmi	r5, r5
 8002614:	2f6f      	cmp	r7, #111	@ 0x6f
 8002616:	4853      	ldr	r0, [pc, #332]	@ (8002764 <_printf_i+0x238>)
 8002618:	6033      	str	r3, [r6, #0]
 800261a:	bf14      	ite	ne
 800261c:	230a      	movne	r3, #10
 800261e:	2308      	moveq	r3, #8
 8002620:	2100      	movs	r1, #0
 8002622:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002626:	6866      	ldr	r6, [r4, #4]
 8002628:	60a6      	str	r6, [r4, #8]
 800262a:	2e00      	cmp	r6, #0
 800262c:	bfa2      	ittt	ge
 800262e:	6821      	ldrge	r1, [r4, #0]
 8002630:	f021 0104 	bicge.w	r1, r1, #4
 8002634:	6021      	strge	r1, [r4, #0]
 8002636:	b90d      	cbnz	r5, 800263c <_printf_i+0x110>
 8002638:	2e00      	cmp	r6, #0
 800263a:	d04b      	beq.n	80026d4 <_printf_i+0x1a8>
 800263c:	4616      	mov	r6, r2
 800263e:	fbb5 f1f3 	udiv	r1, r5, r3
 8002642:	fb03 5711 	mls	r7, r3, r1, r5
 8002646:	5dc7      	ldrb	r7, [r0, r7]
 8002648:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800264c:	462f      	mov	r7, r5
 800264e:	42bb      	cmp	r3, r7
 8002650:	460d      	mov	r5, r1
 8002652:	d9f4      	bls.n	800263e <_printf_i+0x112>
 8002654:	2b08      	cmp	r3, #8
 8002656:	d10b      	bne.n	8002670 <_printf_i+0x144>
 8002658:	6823      	ldr	r3, [r4, #0]
 800265a:	07df      	lsls	r7, r3, #31
 800265c:	d508      	bpl.n	8002670 <_printf_i+0x144>
 800265e:	6923      	ldr	r3, [r4, #16]
 8002660:	6861      	ldr	r1, [r4, #4]
 8002662:	4299      	cmp	r1, r3
 8002664:	bfde      	ittt	le
 8002666:	2330      	movle	r3, #48	@ 0x30
 8002668:	f806 3c01 	strble.w	r3, [r6, #-1]
 800266c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002670:	1b92      	subs	r2, r2, r6
 8002672:	6122      	str	r2, [r4, #16]
 8002674:	f8cd a000 	str.w	sl, [sp]
 8002678:	464b      	mov	r3, r9
 800267a:	aa03      	add	r2, sp, #12
 800267c:	4621      	mov	r1, r4
 800267e:	4640      	mov	r0, r8
 8002680:	f7ff fee6 	bl	8002450 <_printf_common>
 8002684:	3001      	adds	r0, #1
 8002686:	d14a      	bne.n	800271e <_printf_i+0x1f2>
 8002688:	f04f 30ff 	mov.w	r0, #4294967295
 800268c:	b004      	add	sp, #16
 800268e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002692:	6823      	ldr	r3, [r4, #0]
 8002694:	f043 0320 	orr.w	r3, r3, #32
 8002698:	6023      	str	r3, [r4, #0]
 800269a:	4833      	ldr	r0, [pc, #204]	@ (8002768 <_printf_i+0x23c>)
 800269c:	2778      	movs	r7, #120	@ 0x78
 800269e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80026a2:	6823      	ldr	r3, [r4, #0]
 80026a4:	6831      	ldr	r1, [r6, #0]
 80026a6:	061f      	lsls	r7, r3, #24
 80026a8:	f851 5b04 	ldr.w	r5, [r1], #4
 80026ac:	d402      	bmi.n	80026b4 <_printf_i+0x188>
 80026ae:	065f      	lsls	r7, r3, #25
 80026b0:	bf48      	it	mi
 80026b2:	b2ad      	uxthmi	r5, r5
 80026b4:	6031      	str	r1, [r6, #0]
 80026b6:	07d9      	lsls	r1, r3, #31
 80026b8:	bf44      	itt	mi
 80026ba:	f043 0320 	orrmi.w	r3, r3, #32
 80026be:	6023      	strmi	r3, [r4, #0]
 80026c0:	b11d      	cbz	r5, 80026ca <_printf_i+0x19e>
 80026c2:	2310      	movs	r3, #16
 80026c4:	e7ac      	b.n	8002620 <_printf_i+0xf4>
 80026c6:	4827      	ldr	r0, [pc, #156]	@ (8002764 <_printf_i+0x238>)
 80026c8:	e7e9      	b.n	800269e <_printf_i+0x172>
 80026ca:	6823      	ldr	r3, [r4, #0]
 80026cc:	f023 0320 	bic.w	r3, r3, #32
 80026d0:	6023      	str	r3, [r4, #0]
 80026d2:	e7f6      	b.n	80026c2 <_printf_i+0x196>
 80026d4:	4616      	mov	r6, r2
 80026d6:	e7bd      	b.n	8002654 <_printf_i+0x128>
 80026d8:	6833      	ldr	r3, [r6, #0]
 80026da:	6825      	ldr	r5, [r4, #0]
 80026dc:	6961      	ldr	r1, [r4, #20]
 80026de:	1d18      	adds	r0, r3, #4
 80026e0:	6030      	str	r0, [r6, #0]
 80026e2:	062e      	lsls	r6, r5, #24
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	d501      	bpl.n	80026ec <_printf_i+0x1c0>
 80026e8:	6019      	str	r1, [r3, #0]
 80026ea:	e002      	b.n	80026f2 <_printf_i+0x1c6>
 80026ec:	0668      	lsls	r0, r5, #25
 80026ee:	d5fb      	bpl.n	80026e8 <_printf_i+0x1bc>
 80026f0:	8019      	strh	r1, [r3, #0]
 80026f2:	2300      	movs	r3, #0
 80026f4:	6123      	str	r3, [r4, #16]
 80026f6:	4616      	mov	r6, r2
 80026f8:	e7bc      	b.n	8002674 <_printf_i+0x148>
 80026fa:	6833      	ldr	r3, [r6, #0]
 80026fc:	1d1a      	adds	r2, r3, #4
 80026fe:	6032      	str	r2, [r6, #0]
 8002700:	681e      	ldr	r6, [r3, #0]
 8002702:	6862      	ldr	r2, [r4, #4]
 8002704:	2100      	movs	r1, #0
 8002706:	4630      	mov	r0, r6
 8002708:	f7fd fd82 	bl	8000210 <memchr>
 800270c:	b108      	cbz	r0, 8002712 <_printf_i+0x1e6>
 800270e:	1b80      	subs	r0, r0, r6
 8002710:	6060      	str	r0, [r4, #4]
 8002712:	6863      	ldr	r3, [r4, #4]
 8002714:	6123      	str	r3, [r4, #16]
 8002716:	2300      	movs	r3, #0
 8002718:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800271c:	e7aa      	b.n	8002674 <_printf_i+0x148>
 800271e:	6923      	ldr	r3, [r4, #16]
 8002720:	4632      	mov	r2, r6
 8002722:	4649      	mov	r1, r9
 8002724:	4640      	mov	r0, r8
 8002726:	47d0      	blx	sl
 8002728:	3001      	adds	r0, #1
 800272a:	d0ad      	beq.n	8002688 <_printf_i+0x15c>
 800272c:	6823      	ldr	r3, [r4, #0]
 800272e:	079b      	lsls	r3, r3, #30
 8002730:	d413      	bmi.n	800275a <_printf_i+0x22e>
 8002732:	68e0      	ldr	r0, [r4, #12]
 8002734:	9b03      	ldr	r3, [sp, #12]
 8002736:	4298      	cmp	r0, r3
 8002738:	bfb8      	it	lt
 800273a:	4618      	movlt	r0, r3
 800273c:	e7a6      	b.n	800268c <_printf_i+0x160>
 800273e:	2301      	movs	r3, #1
 8002740:	4632      	mov	r2, r6
 8002742:	4649      	mov	r1, r9
 8002744:	4640      	mov	r0, r8
 8002746:	47d0      	blx	sl
 8002748:	3001      	adds	r0, #1
 800274a:	d09d      	beq.n	8002688 <_printf_i+0x15c>
 800274c:	3501      	adds	r5, #1
 800274e:	68e3      	ldr	r3, [r4, #12]
 8002750:	9903      	ldr	r1, [sp, #12]
 8002752:	1a5b      	subs	r3, r3, r1
 8002754:	42ab      	cmp	r3, r5
 8002756:	dcf2      	bgt.n	800273e <_printf_i+0x212>
 8002758:	e7eb      	b.n	8002732 <_printf_i+0x206>
 800275a:	2500      	movs	r5, #0
 800275c:	f104 0619 	add.w	r6, r4, #25
 8002760:	e7f5      	b.n	800274e <_printf_i+0x222>
 8002762:	bf00      	nop
 8002764:	0800545a 	.word	0x0800545a
 8002768:	0800546b 	.word	0x0800546b

0800276c <std>:
 800276c:	2300      	movs	r3, #0
 800276e:	b510      	push	{r4, lr}
 8002770:	4604      	mov	r4, r0
 8002772:	e9c0 3300 	strd	r3, r3, [r0]
 8002776:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800277a:	6083      	str	r3, [r0, #8]
 800277c:	8181      	strh	r1, [r0, #12]
 800277e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002780:	81c2      	strh	r2, [r0, #14]
 8002782:	6183      	str	r3, [r0, #24]
 8002784:	4619      	mov	r1, r3
 8002786:	2208      	movs	r2, #8
 8002788:	305c      	adds	r0, #92	@ 0x5c
 800278a:	f000 f926 	bl	80029da <memset>
 800278e:	4b0d      	ldr	r3, [pc, #52]	@ (80027c4 <std+0x58>)
 8002790:	6263      	str	r3, [r4, #36]	@ 0x24
 8002792:	4b0d      	ldr	r3, [pc, #52]	@ (80027c8 <std+0x5c>)
 8002794:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002796:	4b0d      	ldr	r3, [pc, #52]	@ (80027cc <std+0x60>)
 8002798:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800279a:	4b0d      	ldr	r3, [pc, #52]	@ (80027d0 <std+0x64>)
 800279c:	6323      	str	r3, [r4, #48]	@ 0x30
 800279e:	4b0d      	ldr	r3, [pc, #52]	@ (80027d4 <std+0x68>)
 80027a0:	6224      	str	r4, [r4, #32]
 80027a2:	429c      	cmp	r4, r3
 80027a4:	d006      	beq.n	80027b4 <std+0x48>
 80027a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80027aa:	4294      	cmp	r4, r2
 80027ac:	d002      	beq.n	80027b4 <std+0x48>
 80027ae:	33d0      	adds	r3, #208	@ 0xd0
 80027b0:	429c      	cmp	r4, r3
 80027b2:	d105      	bne.n	80027c0 <std+0x54>
 80027b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80027b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027bc:	f000 b98a 	b.w	8002ad4 <__retarget_lock_init_recursive>
 80027c0:	bd10      	pop	{r4, pc}
 80027c2:	bf00      	nop
 80027c4:	08002955 	.word	0x08002955
 80027c8:	08002977 	.word	0x08002977
 80027cc:	080029af 	.word	0x080029af
 80027d0:	080029d3 	.word	0x080029d3
 80027d4:	20000628 	.word	0x20000628

080027d8 <stdio_exit_handler>:
 80027d8:	4a02      	ldr	r2, [pc, #8]	@ (80027e4 <stdio_exit_handler+0xc>)
 80027da:	4903      	ldr	r1, [pc, #12]	@ (80027e8 <stdio_exit_handler+0x10>)
 80027dc:	4803      	ldr	r0, [pc, #12]	@ (80027ec <stdio_exit_handler+0x14>)
 80027de:	f000 b869 	b.w	80028b4 <_fwalk_sglue>
 80027e2:	bf00      	nop
 80027e4:	20000008 	.word	0x20000008
 80027e8:	080046b9 	.word	0x080046b9
 80027ec:	20000018 	.word	0x20000018

080027f0 <cleanup_stdio>:
 80027f0:	6841      	ldr	r1, [r0, #4]
 80027f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002824 <cleanup_stdio+0x34>)
 80027f4:	4299      	cmp	r1, r3
 80027f6:	b510      	push	{r4, lr}
 80027f8:	4604      	mov	r4, r0
 80027fa:	d001      	beq.n	8002800 <cleanup_stdio+0x10>
 80027fc:	f001 ff5c 	bl	80046b8 <_fflush_r>
 8002800:	68a1      	ldr	r1, [r4, #8]
 8002802:	4b09      	ldr	r3, [pc, #36]	@ (8002828 <cleanup_stdio+0x38>)
 8002804:	4299      	cmp	r1, r3
 8002806:	d002      	beq.n	800280e <cleanup_stdio+0x1e>
 8002808:	4620      	mov	r0, r4
 800280a:	f001 ff55 	bl	80046b8 <_fflush_r>
 800280e:	68e1      	ldr	r1, [r4, #12]
 8002810:	4b06      	ldr	r3, [pc, #24]	@ (800282c <cleanup_stdio+0x3c>)
 8002812:	4299      	cmp	r1, r3
 8002814:	d004      	beq.n	8002820 <cleanup_stdio+0x30>
 8002816:	4620      	mov	r0, r4
 8002818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800281c:	f001 bf4c 	b.w	80046b8 <_fflush_r>
 8002820:	bd10      	pop	{r4, pc}
 8002822:	bf00      	nop
 8002824:	20000628 	.word	0x20000628
 8002828:	20000690 	.word	0x20000690
 800282c:	200006f8 	.word	0x200006f8

08002830 <global_stdio_init.part.0>:
 8002830:	b510      	push	{r4, lr}
 8002832:	4b0b      	ldr	r3, [pc, #44]	@ (8002860 <global_stdio_init.part.0+0x30>)
 8002834:	4c0b      	ldr	r4, [pc, #44]	@ (8002864 <global_stdio_init.part.0+0x34>)
 8002836:	4a0c      	ldr	r2, [pc, #48]	@ (8002868 <global_stdio_init.part.0+0x38>)
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	4620      	mov	r0, r4
 800283c:	2200      	movs	r2, #0
 800283e:	2104      	movs	r1, #4
 8002840:	f7ff ff94 	bl	800276c <std>
 8002844:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002848:	2201      	movs	r2, #1
 800284a:	2109      	movs	r1, #9
 800284c:	f7ff ff8e 	bl	800276c <std>
 8002850:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002854:	2202      	movs	r2, #2
 8002856:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800285a:	2112      	movs	r1, #18
 800285c:	f7ff bf86 	b.w	800276c <std>
 8002860:	20000760 	.word	0x20000760
 8002864:	20000628 	.word	0x20000628
 8002868:	080027d9 	.word	0x080027d9

0800286c <__sfp_lock_acquire>:
 800286c:	4801      	ldr	r0, [pc, #4]	@ (8002874 <__sfp_lock_acquire+0x8>)
 800286e:	f000 b932 	b.w	8002ad6 <__retarget_lock_acquire_recursive>
 8002872:	bf00      	nop
 8002874:	20000769 	.word	0x20000769

08002878 <__sfp_lock_release>:
 8002878:	4801      	ldr	r0, [pc, #4]	@ (8002880 <__sfp_lock_release+0x8>)
 800287a:	f000 b92d 	b.w	8002ad8 <__retarget_lock_release_recursive>
 800287e:	bf00      	nop
 8002880:	20000769 	.word	0x20000769

08002884 <__sinit>:
 8002884:	b510      	push	{r4, lr}
 8002886:	4604      	mov	r4, r0
 8002888:	f7ff fff0 	bl	800286c <__sfp_lock_acquire>
 800288c:	6a23      	ldr	r3, [r4, #32]
 800288e:	b11b      	cbz	r3, 8002898 <__sinit+0x14>
 8002890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002894:	f7ff bff0 	b.w	8002878 <__sfp_lock_release>
 8002898:	4b04      	ldr	r3, [pc, #16]	@ (80028ac <__sinit+0x28>)
 800289a:	6223      	str	r3, [r4, #32]
 800289c:	4b04      	ldr	r3, [pc, #16]	@ (80028b0 <__sinit+0x2c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1f5      	bne.n	8002890 <__sinit+0xc>
 80028a4:	f7ff ffc4 	bl	8002830 <global_stdio_init.part.0>
 80028a8:	e7f2      	b.n	8002890 <__sinit+0xc>
 80028aa:	bf00      	nop
 80028ac:	080027f1 	.word	0x080027f1
 80028b0:	20000760 	.word	0x20000760

080028b4 <_fwalk_sglue>:
 80028b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028b8:	4607      	mov	r7, r0
 80028ba:	4688      	mov	r8, r1
 80028bc:	4614      	mov	r4, r2
 80028be:	2600      	movs	r6, #0
 80028c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80028c4:	f1b9 0901 	subs.w	r9, r9, #1
 80028c8:	d505      	bpl.n	80028d6 <_fwalk_sglue+0x22>
 80028ca:	6824      	ldr	r4, [r4, #0]
 80028cc:	2c00      	cmp	r4, #0
 80028ce:	d1f7      	bne.n	80028c0 <_fwalk_sglue+0xc>
 80028d0:	4630      	mov	r0, r6
 80028d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80028d6:	89ab      	ldrh	r3, [r5, #12]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d907      	bls.n	80028ec <_fwalk_sglue+0x38>
 80028dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80028e0:	3301      	adds	r3, #1
 80028e2:	d003      	beq.n	80028ec <_fwalk_sglue+0x38>
 80028e4:	4629      	mov	r1, r5
 80028e6:	4638      	mov	r0, r7
 80028e8:	47c0      	blx	r8
 80028ea:	4306      	orrs	r6, r0
 80028ec:	3568      	adds	r5, #104	@ 0x68
 80028ee:	e7e9      	b.n	80028c4 <_fwalk_sglue+0x10>

080028f0 <iprintf>:
 80028f0:	b40f      	push	{r0, r1, r2, r3}
 80028f2:	b507      	push	{r0, r1, r2, lr}
 80028f4:	4906      	ldr	r1, [pc, #24]	@ (8002910 <iprintf+0x20>)
 80028f6:	ab04      	add	r3, sp, #16
 80028f8:	6808      	ldr	r0, [r1, #0]
 80028fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80028fe:	6881      	ldr	r1, [r0, #8]
 8002900:	9301      	str	r3, [sp, #4]
 8002902:	f001 fd3d 	bl	8004380 <_vfiprintf_r>
 8002906:	b003      	add	sp, #12
 8002908:	f85d eb04 	ldr.w	lr, [sp], #4
 800290c:	b004      	add	sp, #16
 800290e:	4770      	bx	lr
 8002910:	20000014 	.word	0x20000014

08002914 <siprintf>:
 8002914:	b40e      	push	{r1, r2, r3}
 8002916:	b500      	push	{lr}
 8002918:	b09c      	sub	sp, #112	@ 0x70
 800291a:	ab1d      	add	r3, sp, #116	@ 0x74
 800291c:	9002      	str	r0, [sp, #8]
 800291e:	9006      	str	r0, [sp, #24]
 8002920:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002924:	4809      	ldr	r0, [pc, #36]	@ (800294c <siprintf+0x38>)
 8002926:	9107      	str	r1, [sp, #28]
 8002928:	9104      	str	r1, [sp, #16]
 800292a:	4909      	ldr	r1, [pc, #36]	@ (8002950 <siprintf+0x3c>)
 800292c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002930:	9105      	str	r1, [sp, #20]
 8002932:	6800      	ldr	r0, [r0, #0]
 8002934:	9301      	str	r3, [sp, #4]
 8002936:	a902      	add	r1, sp, #8
 8002938:	f001 fbfc 	bl	8004134 <_svfiprintf_r>
 800293c:	9b02      	ldr	r3, [sp, #8]
 800293e:	2200      	movs	r2, #0
 8002940:	701a      	strb	r2, [r3, #0]
 8002942:	b01c      	add	sp, #112	@ 0x70
 8002944:	f85d eb04 	ldr.w	lr, [sp], #4
 8002948:	b003      	add	sp, #12
 800294a:	4770      	bx	lr
 800294c:	20000014 	.word	0x20000014
 8002950:	ffff0208 	.word	0xffff0208

08002954 <__sread>:
 8002954:	b510      	push	{r4, lr}
 8002956:	460c      	mov	r4, r1
 8002958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800295c:	f000 f86c 	bl	8002a38 <_read_r>
 8002960:	2800      	cmp	r0, #0
 8002962:	bfab      	itete	ge
 8002964:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002966:	89a3      	ldrhlt	r3, [r4, #12]
 8002968:	181b      	addge	r3, r3, r0
 800296a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800296e:	bfac      	ite	ge
 8002970:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002972:	81a3      	strhlt	r3, [r4, #12]
 8002974:	bd10      	pop	{r4, pc}

08002976 <__swrite>:
 8002976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800297a:	461f      	mov	r7, r3
 800297c:	898b      	ldrh	r3, [r1, #12]
 800297e:	05db      	lsls	r3, r3, #23
 8002980:	4605      	mov	r5, r0
 8002982:	460c      	mov	r4, r1
 8002984:	4616      	mov	r6, r2
 8002986:	d505      	bpl.n	8002994 <__swrite+0x1e>
 8002988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800298c:	2302      	movs	r3, #2
 800298e:	2200      	movs	r2, #0
 8002990:	f000 f840 	bl	8002a14 <_lseek_r>
 8002994:	89a3      	ldrh	r3, [r4, #12]
 8002996:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800299a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800299e:	81a3      	strh	r3, [r4, #12]
 80029a0:	4632      	mov	r2, r6
 80029a2:	463b      	mov	r3, r7
 80029a4:	4628      	mov	r0, r5
 80029a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80029aa:	f000 b857 	b.w	8002a5c <_write_r>

080029ae <__sseek>:
 80029ae:	b510      	push	{r4, lr}
 80029b0:	460c      	mov	r4, r1
 80029b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029b6:	f000 f82d 	bl	8002a14 <_lseek_r>
 80029ba:	1c43      	adds	r3, r0, #1
 80029bc:	89a3      	ldrh	r3, [r4, #12]
 80029be:	bf15      	itete	ne
 80029c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80029c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80029c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80029ca:	81a3      	strheq	r3, [r4, #12]
 80029cc:	bf18      	it	ne
 80029ce:	81a3      	strhne	r3, [r4, #12]
 80029d0:	bd10      	pop	{r4, pc}

080029d2 <__sclose>:
 80029d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029d6:	f000 b80d 	b.w	80029f4 <_close_r>

080029da <memset>:
 80029da:	4402      	add	r2, r0
 80029dc:	4603      	mov	r3, r0
 80029de:	4293      	cmp	r3, r2
 80029e0:	d100      	bne.n	80029e4 <memset+0xa>
 80029e2:	4770      	bx	lr
 80029e4:	f803 1b01 	strb.w	r1, [r3], #1
 80029e8:	e7f9      	b.n	80029de <memset+0x4>
	...

080029ec <_localeconv_r>:
 80029ec:	4800      	ldr	r0, [pc, #0]	@ (80029f0 <_localeconv_r+0x4>)
 80029ee:	4770      	bx	lr
 80029f0:	20000154 	.word	0x20000154

080029f4 <_close_r>:
 80029f4:	b538      	push	{r3, r4, r5, lr}
 80029f6:	4d06      	ldr	r5, [pc, #24]	@ (8002a10 <_close_r+0x1c>)
 80029f8:	2300      	movs	r3, #0
 80029fa:	4604      	mov	r4, r0
 80029fc:	4608      	mov	r0, r1
 80029fe:	602b      	str	r3, [r5, #0]
 8002a00:	f7ff f933 	bl	8001c6a <_close>
 8002a04:	1c43      	adds	r3, r0, #1
 8002a06:	d102      	bne.n	8002a0e <_close_r+0x1a>
 8002a08:	682b      	ldr	r3, [r5, #0]
 8002a0a:	b103      	cbz	r3, 8002a0e <_close_r+0x1a>
 8002a0c:	6023      	str	r3, [r4, #0]
 8002a0e:	bd38      	pop	{r3, r4, r5, pc}
 8002a10:	20000764 	.word	0x20000764

08002a14 <_lseek_r>:
 8002a14:	b538      	push	{r3, r4, r5, lr}
 8002a16:	4d07      	ldr	r5, [pc, #28]	@ (8002a34 <_lseek_r+0x20>)
 8002a18:	4604      	mov	r4, r0
 8002a1a:	4608      	mov	r0, r1
 8002a1c:	4611      	mov	r1, r2
 8002a1e:	2200      	movs	r2, #0
 8002a20:	602a      	str	r2, [r5, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	f7ff f948 	bl	8001cb8 <_lseek>
 8002a28:	1c43      	adds	r3, r0, #1
 8002a2a:	d102      	bne.n	8002a32 <_lseek_r+0x1e>
 8002a2c:	682b      	ldr	r3, [r5, #0]
 8002a2e:	b103      	cbz	r3, 8002a32 <_lseek_r+0x1e>
 8002a30:	6023      	str	r3, [r4, #0]
 8002a32:	bd38      	pop	{r3, r4, r5, pc}
 8002a34:	20000764 	.word	0x20000764

08002a38 <_read_r>:
 8002a38:	b538      	push	{r3, r4, r5, lr}
 8002a3a:	4d07      	ldr	r5, [pc, #28]	@ (8002a58 <_read_r+0x20>)
 8002a3c:	4604      	mov	r4, r0
 8002a3e:	4608      	mov	r0, r1
 8002a40:	4611      	mov	r1, r2
 8002a42:	2200      	movs	r2, #0
 8002a44:	602a      	str	r2, [r5, #0]
 8002a46:	461a      	mov	r2, r3
 8002a48:	f7ff f8d6 	bl	8001bf8 <_read>
 8002a4c:	1c43      	adds	r3, r0, #1
 8002a4e:	d102      	bne.n	8002a56 <_read_r+0x1e>
 8002a50:	682b      	ldr	r3, [r5, #0]
 8002a52:	b103      	cbz	r3, 8002a56 <_read_r+0x1e>
 8002a54:	6023      	str	r3, [r4, #0]
 8002a56:	bd38      	pop	{r3, r4, r5, pc}
 8002a58:	20000764 	.word	0x20000764

08002a5c <_write_r>:
 8002a5c:	b538      	push	{r3, r4, r5, lr}
 8002a5e:	4d07      	ldr	r5, [pc, #28]	@ (8002a7c <_write_r+0x20>)
 8002a60:	4604      	mov	r4, r0
 8002a62:	4608      	mov	r0, r1
 8002a64:	4611      	mov	r1, r2
 8002a66:	2200      	movs	r2, #0
 8002a68:	602a      	str	r2, [r5, #0]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	f7ff f8e1 	bl	8001c32 <_write>
 8002a70:	1c43      	adds	r3, r0, #1
 8002a72:	d102      	bne.n	8002a7a <_write_r+0x1e>
 8002a74:	682b      	ldr	r3, [r5, #0]
 8002a76:	b103      	cbz	r3, 8002a7a <_write_r+0x1e>
 8002a78:	6023      	str	r3, [r4, #0]
 8002a7a:	bd38      	pop	{r3, r4, r5, pc}
 8002a7c:	20000764 	.word	0x20000764

08002a80 <__errno>:
 8002a80:	4b01      	ldr	r3, [pc, #4]	@ (8002a88 <__errno+0x8>)
 8002a82:	6818      	ldr	r0, [r3, #0]
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	20000014 	.word	0x20000014

08002a8c <__libc_init_array>:
 8002a8c:	b570      	push	{r4, r5, r6, lr}
 8002a8e:	4d0d      	ldr	r5, [pc, #52]	@ (8002ac4 <__libc_init_array+0x38>)
 8002a90:	4c0d      	ldr	r4, [pc, #52]	@ (8002ac8 <__libc_init_array+0x3c>)
 8002a92:	1b64      	subs	r4, r4, r5
 8002a94:	10a4      	asrs	r4, r4, #2
 8002a96:	2600      	movs	r6, #0
 8002a98:	42a6      	cmp	r6, r4
 8002a9a:	d109      	bne.n	8002ab0 <__libc_init_array+0x24>
 8002a9c:	4d0b      	ldr	r5, [pc, #44]	@ (8002acc <__libc_init_array+0x40>)
 8002a9e:	4c0c      	ldr	r4, [pc, #48]	@ (8002ad0 <__libc_init_array+0x44>)
 8002aa0:	f002 f868 	bl	8004b74 <_init>
 8002aa4:	1b64      	subs	r4, r4, r5
 8002aa6:	10a4      	asrs	r4, r4, #2
 8002aa8:	2600      	movs	r6, #0
 8002aaa:	42a6      	cmp	r6, r4
 8002aac:	d105      	bne.n	8002aba <__libc_init_array+0x2e>
 8002aae:	bd70      	pop	{r4, r5, r6, pc}
 8002ab0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ab4:	4798      	blx	r3
 8002ab6:	3601      	adds	r6, #1
 8002ab8:	e7ee      	b.n	8002a98 <__libc_init_array+0xc>
 8002aba:	f855 3b04 	ldr.w	r3, [r5], #4
 8002abe:	4798      	blx	r3
 8002ac0:	3601      	adds	r6, #1
 8002ac2:	e7f2      	b.n	8002aaa <__libc_init_array+0x1e>
 8002ac4:	080057c0 	.word	0x080057c0
 8002ac8:	080057c0 	.word	0x080057c0
 8002acc:	080057c0 	.word	0x080057c0
 8002ad0:	080057c4 	.word	0x080057c4

08002ad4 <__retarget_lock_init_recursive>:
 8002ad4:	4770      	bx	lr

08002ad6 <__retarget_lock_acquire_recursive>:
 8002ad6:	4770      	bx	lr

08002ad8 <__retarget_lock_release_recursive>:
 8002ad8:	4770      	bx	lr

08002ada <quorem>:
 8002ada:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ade:	6903      	ldr	r3, [r0, #16]
 8002ae0:	690c      	ldr	r4, [r1, #16]
 8002ae2:	42a3      	cmp	r3, r4
 8002ae4:	4607      	mov	r7, r0
 8002ae6:	db7e      	blt.n	8002be6 <quorem+0x10c>
 8002ae8:	3c01      	subs	r4, #1
 8002aea:	f101 0814 	add.w	r8, r1, #20
 8002aee:	00a3      	lsls	r3, r4, #2
 8002af0:	f100 0514 	add.w	r5, r0, #20
 8002af4:	9300      	str	r3, [sp, #0]
 8002af6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002afa:	9301      	str	r3, [sp, #4]
 8002afc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002b00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002b04:	3301      	adds	r3, #1
 8002b06:	429a      	cmp	r2, r3
 8002b08:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002b0c:	fbb2 f6f3 	udiv	r6, r2, r3
 8002b10:	d32e      	bcc.n	8002b70 <quorem+0x96>
 8002b12:	f04f 0a00 	mov.w	sl, #0
 8002b16:	46c4      	mov	ip, r8
 8002b18:	46ae      	mov	lr, r5
 8002b1a:	46d3      	mov	fp, sl
 8002b1c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8002b20:	b298      	uxth	r0, r3
 8002b22:	fb06 a000 	mla	r0, r6, r0, sl
 8002b26:	0c02      	lsrs	r2, r0, #16
 8002b28:	0c1b      	lsrs	r3, r3, #16
 8002b2a:	fb06 2303 	mla	r3, r6, r3, r2
 8002b2e:	f8de 2000 	ldr.w	r2, [lr]
 8002b32:	b280      	uxth	r0, r0
 8002b34:	b292      	uxth	r2, r2
 8002b36:	1a12      	subs	r2, r2, r0
 8002b38:	445a      	add	r2, fp
 8002b3a:	f8de 0000 	ldr.w	r0, [lr]
 8002b3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8002b48:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8002b4c:	b292      	uxth	r2, r2
 8002b4e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002b52:	45e1      	cmp	r9, ip
 8002b54:	f84e 2b04 	str.w	r2, [lr], #4
 8002b58:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8002b5c:	d2de      	bcs.n	8002b1c <quorem+0x42>
 8002b5e:	9b00      	ldr	r3, [sp, #0]
 8002b60:	58eb      	ldr	r3, [r5, r3]
 8002b62:	b92b      	cbnz	r3, 8002b70 <quorem+0x96>
 8002b64:	9b01      	ldr	r3, [sp, #4]
 8002b66:	3b04      	subs	r3, #4
 8002b68:	429d      	cmp	r5, r3
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	d32f      	bcc.n	8002bce <quorem+0xf4>
 8002b6e:	613c      	str	r4, [r7, #16]
 8002b70:	4638      	mov	r0, r7
 8002b72:	f001 f97b 	bl	8003e6c <__mcmp>
 8002b76:	2800      	cmp	r0, #0
 8002b78:	db25      	blt.n	8002bc6 <quorem+0xec>
 8002b7a:	4629      	mov	r1, r5
 8002b7c:	2000      	movs	r0, #0
 8002b7e:	f858 2b04 	ldr.w	r2, [r8], #4
 8002b82:	f8d1 c000 	ldr.w	ip, [r1]
 8002b86:	fa1f fe82 	uxth.w	lr, r2
 8002b8a:	fa1f f38c 	uxth.w	r3, ip
 8002b8e:	eba3 030e 	sub.w	r3, r3, lr
 8002b92:	4403      	add	r3, r0
 8002b94:	0c12      	lsrs	r2, r2, #16
 8002b96:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8002b9a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002ba4:	45c1      	cmp	r9, r8
 8002ba6:	f841 3b04 	str.w	r3, [r1], #4
 8002baa:	ea4f 4022 	mov.w	r0, r2, asr #16
 8002bae:	d2e6      	bcs.n	8002b7e <quorem+0xa4>
 8002bb0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002bb4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002bb8:	b922      	cbnz	r2, 8002bc4 <quorem+0xea>
 8002bba:	3b04      	subs	r3, #4
 8002bbc:	429d      	cmp	r5, r3
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	d30b      	bcc.n	8002bda <quorem+0x100>
 8002bc2:	613c      	str	r4, [r7, #16]
 8002bc4:	3601      	adds	r6, #1
 8002bc6:	4630      	mov	r0, r6
 8002bc8:	b003      	add	sp, #12
 8002bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bce:	6812      	ldr	r2, [r2, #0]
 8002bd0:	3b04      	subs	r3, #4
 8002bd2:	2a00      	cmp	r2, #0
 8002bd4:	d1cb      	bne.n	8002b6e <quorem+0x94>
 8002bd6:	3c01      	subs	r4, #1
 8002bd8:	e7c6      	b.n	8002b68 <quorem+0x8e>
 8002bda:	6812      	ldr	r2, [r2, #0]
 8002bdc:	3b04      	subs	r3, #4
 8002bde:	2a00      	cmp	r2, #0
 8002be0:	d1ef      	bne.n	8002bc2 <quorem+0xe8>
 8002be2:	3c01      	subs	r4, #1
 8002be4:	e7ea      	b.n	8002bbc <quorem+0xe2>
 8002be6:	2000      	movs	r0, #0
 8002be8:	e7ee      	b.n	8002bc8 <quorem+0xee>
 8002bea:	0000      	movs	r0, r0
 8002bec:	0000      	movs	r0, r0
	...

08002bf0 <_dtoa_r>:
 8002bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bf4:	69c7      	ldr	r7, [r0, #28]
 8002bf6:	b099      	sub	sp, #100	@ 0x64
 8002bf8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8002bfc:	ec55 4b10 	vmov	r4, r5, d0
 8002c00:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8002c02:	9109      	str	r1, [sp, #36]	@ 0x24
 8002c04:	4683      	mov	fp, r0
 8002c06:	920e      	str	r2, [sp, #56]	@ 0x38
 8002c08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8002c0a:	b97f      	cbnz	r7, 8002c2c <_dtoa_r+0x3c>
 8002c0c:	2010      	movs	r0, #16
 8002c0e:	f000 fdfd 	bl	800380c <malloc>
 8002c12:	4602      	mov	r2, r0
 8002c14:	f8cb 001c 	str.w	r0, [fp, #28]
 8002c18:	b920      	cbnz	r0, 8002c24 <_dtoa_r+0x34>
 8002c1a:	4ba7      	ldr	r3, [pc, #668]	@ (8002eb8 <_dtoa_r+0x2c8>)
 8002c1c:	21ef      	movs	r1, #239	@ 0xef
 8002c1e:	48a7      	ldr	r0, [pc, #668]	@ (8002ebc <_dtoa_r+0x2cc>)
 8002c20:	f001 fe3e 	bl	80048a0 <__assert_func>
 8002c24:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8002c28:	6007      	str	r7, [r0, #0]
 8002c2a:	60c7      	str	r7, [r0, #12]
 8002c2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8002c30:	6819      	ldr	r1, [r3, #0]
 8002c32:	b159      	cbz	r1, 8002c4c <_dtoa_r+0x5c>
 8002c34:	685a      	ldr	r2, [r3, #4]
 8002c36:	604a      	str	r2, [r1, #4]
 8002c38:	2301      	movs	r3, #1
 8002c3a:	4093      	lsls	r3, r2
 8002c3c:	608b      	str	r3, [r1, #8]
 8002c3e:	4658      	mov	r0, fp
 8002c40:	f000 feda 	bl	80039f8 <_Bfree>
 8002c44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	1e2b      	subs	r3, r5, #0
 8002c4e:	bfb9      	ittee	lt
 8002c50:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8002c54:	9303      	strlt	r3, [sp, #12]
 8002c56:	2300      	movge	r3, #0
 8002c58:	6033      	strge	r3, [r6, #0]
 8002c5a:	9f03      	ldr	r7, [sp, #12]
 8002c5c:	4b98      	ldr	r3, [pc, #608]	@ (8002ec0 <_dtoa_r+0x2d0>)
 8002c5e:	bfbc      	itt	lt
 8002c60:	2201      	movlt	r2, #1
 8002c62:	6032      	strlt	r2, [r6, #0]
 8002c64:	43bb      	bics	r3, r7
 8002c66:	d112      	bne.n	8002c8e <_dtoa_r+0x9e>
 8002c68:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8002c6a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002c6e:	6013      	str	r3, [r2, #0]
 8002c70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8002c74:	4323      	orrs	r3, r4
 8002c76:	f000 854d 	beq.w	8003714 <_dtoa_r+0xb24>
 8002c7a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8002c7c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8002ed4 <_dtoa_r+0x2e4>
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 854f 	beq.w	8003724 <_dtoa_r+0xb34>
 8002c86:	f10a 0303 	add.w	r3, sl, #3
 8002c8a:	f000 bd49 	b.w	8003720 <_dtoa_r+0xb30>
 8002c8e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002c92:	2200      	movs	r2, #0
 8002c94:	ec51 0b17 	vmov	r0, r1, d7
 8002c98:	2300      	movs	r3, #0
 8002c9a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8002c9e:	f7fd ff33 	bl	8000b08 <__aeabi_dcmpeq>
 8002ca2:	4680      	mov	r8, r0
 8002ca4:	b158      	cbz	r0, 8002cbe <_dtoa_r+0xce>
 8002ca6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8002ca8:	2301      	movs	r3, #1
 8002caa:	6013      	str	r3, [r2, #0]
 8002cac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8002cae:	b113      	cbz	r3, 8002cb6 <_dtoa_r+0xc6>
 8002cb0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8002cb2:	4b84      	ldr	r3, [pc, #528]	@ (8002ec4 <_dtoa_r+0x2d4>)
 8002cb4:	6013      	str	r3, [r2, #0]
 8002cb6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8002ed8 <_dtoa_r+0x2e8>
 8002cba:	f000 bd33 	b.w	8003724 <_dtoa_r+0xb34>
 8002cbe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8002cc2:	aa16      	add	r2, sp, #88	@ 0x58
 8002cc4:	a917      	add	r1, sp, #92	@ 0x5c
 8002cc6:	4658      	mov	r0, fp
 8002cc8:	f001 f980 	bl	8003fcc <__d2b>
 8002ccc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8002cd0:	4681      	mov	r9, r0
 8002cd2:	2e00      	cmp	r6, #0
 8002cd4:	d077      	beq.n	8002dc6 <_dtoa_r+0x1d6>
 8002cd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002cd8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8002cdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ce0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002ce4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8002ce8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002cec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	4b74      	ldr	r3, [pc, #464]	@ (8002ec8 <_dtoa_r+0x2d8>)
 8002cf6:	f7fd fae7 	bl	80002c8 <__aeabi_dsub>
 8002cfa:	a369      	add	r3, pc, #420	@ (adr r3, 8002ea0 <_dtoa_r+0x2b0>)
 8002cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d00:	f7fd fc9a 	bl	8000638 <__aeabi_dmul>
 8002d04:	a368      	add	r3, pc, #416	@ (adr r3, 8002ea8 <_dtoa_r+0x2b8>)
 8002d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0a:	f7fd fadf 	bl	80002cc <__adddf3>
 8002d0e:	4604      	mov	r4, r0
 8002d10:	4630      	mov	r0, r6
 8002d12:	460d      	mov	r5, r1
 8002d14:	f7fd fc26 	bl	8000564 <__aeabi_i2d>
 8002d18:	a365      	add	r3, pc, #404	@ (adr r3, 8002eb0 <_dtoa_r+0x2c0>)
 8002d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d1e:	f7fd fc8b 	bl	8000638 <__aeabi_dmul>
 8002d22:	4602      	mov	r2, r0
 8002d24:	460b      	mov	r3, r1
 8002d26:	4620      	mov	r0, r4
 8002d28:	4629      	mov	r1, r5
 8002d2a:	f7fd facf 	bl	80002cc <__adddf3>
 8002d2e:	4604      	mov	r4, r0
 8002d30:	460d      	mov	r5, r1
 8002d32:	f7fd ff31 	bl	8000b98 <__aeabi_d2iz>
 8002d36:	2200      	movs	r2, #0
 8002d38:	4607      	mov	r7, r0
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	4620      	mov	r0, r4
 8002d3e:	4629      	mov	r1, r5
 8002d40:	f7fd feec 	bl	8000b1c <__aeabi_dcmplt>
 8002d44:	b140      	cbz	r0, 8002d58 <_dtoa_r+0x168>
 8002d46:	4638      	mov	r0, r7
 8002d48:	f7fd fc0c 	bl	8000564 <__aeabi_i2d>
 8002d4c:	4622      	mov	r2, r4
 8002d4e:	462b      	mov	r3, r5
 8002d50:	f7fd feda 	bl	8000b08 <__aeabi_dcmpeq>
 8002d54:	b900      	cbnz	r0, 8002d58 <_dtoa_r+0x168>
 8002d56:	3f01      	subs	r7, #1
 8002d58:	2f16      	cmp	r7, #22
 8002d5a:	d851      	bhi.n	8002e00 <_dtoa_r+0x210>
 8002d5c:	4b5b      	ldr	r3, [pc, #364]	@ (8002ecc <_dtoa_r+0x2dc>)
 8002d5e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8002d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002d6a:	f7fd fed7 	bl	8000b1c <__aeabi_dcmplt>
 8002d6e:	2800      	cmp	r0, #0
 8002d70:	d048      	beq.n	8002e04 <_dtoa_r+0x214>
 8002d72:	3f01      	subs	r7, #1
 8002d74:	2300      	movs	r3, #0
 8002d76:	9312      	str	r3, [sp, #72]	@ 0x48
 8002d78:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8002d7a:	1b9b      	subs	r3, r3, r6
 8002d7c:	1e5a      	subs	r2, r3, #1
 8002d7e:	bf44      	itt	mi
 8002d80:	f1c3 0801 	rsbmi	r8, r3, #1
 8002d84:	2300      	movmi	r3, #0
 8002d86:	9208      	str	r2, [sp, #32]
 8002d88:	bf54      	ite	pl
 8002d8a:	f04f 0800 	movpl.w	r8, #0
 8002d8e:	9308      	strmi	r3, [sp, #32]
 8002d90:	2f00      	cmp	r7, #0
 8002d92:	db39      	blt.n	8002e08 <_dtoa_r+0x218>
 8002d94:	9b08      	ldr	r3, [sp, #32]
 8002d96:	970f      	str	r7, [sp, #60]	@ 0x3c
 8002d98:	443b      	add	r3, r7
 8002d9a:	9308      	str	r3, [sp, #32]
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8002da0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002da2:	2b09      	cmp	r3, #9
 8002da4:	d864      	bhi.n	8002e70 <_dtoa_r+0x280>
 8002da6:	2b05      	cmp	r3, #5
 8002da8:	bfc4      	itt	gt
 8002daa:	3b04      	subgt	r3, #4
 8002dac:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8002dae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002db0:	f1a3 0302 	sub.w	r3, r3, #2
 8002db4:	bfcc      	ite	gt
 8002db6:	2400      	movgt	r4, #0
 8002db8:	2401      	movle	r4, #1
 8002dba:	2b03      	cmp	r3, #3
 8002dbc:	d863      	bhi.n	8002e86 <_dtoa_r+0x296>
 8002dbe:	e8df f003 	tbb	[pc, r3]
 8002dc2:	372a      	.short	0x372a
 8002dc4:	5535      	.short	0x5535
 8002dc6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8002dca:	441e      	add	r6, r3
 8002dcc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8002dd0:	2b20      	cmp	r3, #32
 8002dd2:	bfc1      	itttt	gt
 8002dd4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8002dd8:	409f      	lslgt	r7, r3
 8002dda:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8002dde:	fa24 f303 	lsrgt.w	r3, r4, r3
 8002de2:	bfd6      	itet	le
 8002de4:	f1c3 0320 	rsble	r3, r3, #32
 8002de8:	ea47 0003 	orrgt.w	r0, r7, r3
 8002dec:	fa04 f003 	lslle.w	r0, r4, r3
 8002df0:	f7fd fba8 	bl	8000544 <__aeabi_ui2d>
 8002df4:	2201      	movs	r2, #1
 8002df6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8002dfa:	3e01      	subs	r6, #1
 8002dfc:	9214      	str	r2, [sp, #80]	@ 0x50
 8002dfe:	e777      	b.n	8002cf0 <_dtoa_r+0x100>
 8002e00:	2301      	movs	r3, #1
 8002e02:	e7b8      	b.n	8002d76 <_dtoa_r+0x186>
 8002e04:	9012      	str	r0, [sp, #72]	@ 0x48
 8002e06:	e7b7      	b.n	8002d78 <_dtoa_r+0x188>
 8002e08:	427b      	negs	r3, r7
 8002e0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	eba8 0807 	sub.w	r8, r8, r7
 8002e12:	930f      	str	r3, [sp, #60]	@ 0x3c
 8002e14:	e7c4      	b.n	8002da0 <_dtoa_r+0x1b0>
 8002e16:	2300      	movs	r3, #0
 8002e18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002e1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	dc35      	bgt.n	8002e8c <_dtoa_r+0x29c>
 8002e20:	2301      	movs	r3, #1
 8002e22:	9300      	str	r3, [sp, #0]
 8002e24:	9307      	str	r3, [sp, #28]
 8002e26:	461a      	mov	r2, r3
 8002e28:	920e      	str	r2, [sp, #56]	@ 0x38
 8002e2a:	e00b      	b.n	8002e44 <_dtoa_r+0x254>
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e7f3      	b.n	8002e18 <_dtoa_r+0x228>
 8002e30:	2300      	movs	r3, #0
 8002e32:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002e34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002e36:	18fb      	adds	r3, r7, r3
 8002e38:	9300      	str	r3, [sp, #0]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	9307      	str	r3, [sp, #28]
 8002e40:	bfb8      	it	lt
 8002e42:	2301      	movlt	r3, #1
 8002e44:	f8db 001c 	ldr.w	r0, [fp, #28]
 8002e48:	2100      	movs	r1, #0
 8002e4a:	2204      	movs	r2, #4
 8002e4c:	f102 0514 	add.w	r5, r2, #20
 8002e50:	429d      	cmp	r5, r3
 8002e52:	d91f      	bls.n	8002e94 <_dtoa_r+0x2a4>
 8002e54:	6041      	str	r1, [r0, #4]
 8002e56:	4658      	mov	r0, fp
 8002e58:	f000 fd8e 	bl	8003978 <_Balloc>
 8002e5c:	4682      	mov	sl, r0
 8002e5e:	2800      	cmp	r0, #0
 8002e60:	d13c      	bne.n	8002edc <_dtoa_r+0x2ec>
 8002e62:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed0 <_dtoa_r+0x2e0>)
 8002e64:	4602      	mov	r2, r0
 8002e66:	f240 11af 	movw	r1, #431	@ 0x1af
 8002e6a:	e6d8      	b.n	8002c1e <_dtoa_r+0x2e>
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e7e0      	b.n	8002e32 <_dtoa_r+0x242>
 8002e70:	2401      	movs	r4, #1
 8002e72:	2300      	movs	r3, #0
 8002e74:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e76:	940b      	str	r4, [sp, #44]	@ 0x2c
 8002e78:	f04f 33ff 	mov.w	r3, #4294967295
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	9307      	str	r3, [sp, #28]
 8002e80:	2200      	movs	r2, #0
 8002e82:	2312      	movs	r3, #18
 8002e84:	e7d0      	b.n	8002e28 <_dtoa_r+0x238>
 8002e86:	2301      	movs	r3, #1
 8002e88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002e8a:	e7f5      	b.n	8002e78 <_dtoa_r+0x288>
 8002e8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	9307      	str	r3, [sp, #28]
 8002e92:	e7d7      	b.n	8002e44 <_dtoa_r+0x254>
 8002e94:	3101      	adds	r1, #1
 8002e96:	0052      	lsls	r2, r2, #1
 8002e98:	e7d8      	b.n	8002e4c <_dtoa_r+0x25c>
 8002e9a:	bf00      	nop
 8002e9c:	f3af 8000 	nop.w
 8002ea0:	636f4361 	.word	0x636f4361
 8002ea4:	3fd287a7 	.word	0x3fd287a7
 8002ea8:	8b60c8b3 	.word	0x8b60c8b3
 8002eac:	3fc68a28 	.word	0x3fc68a28
 8002eb0:	509f79fb 	.word	0x509f79fb
 8002eb4:	3fd34413 	.word	0x3fd34413
 8002eb8:	08005489 	.word	0x08005489
 8002ebc:	080054a0 	.word	0x080054a0
 8002ec0:	7ff00000 	.word	0x7ff00000
 8002ec4:	08005459 	.word	0x08005459
 8002ec8:	3ff80000 	.word	0x3ff80000
 8002ecc:	08005598 	.word	0x08005598
 8002ed0:	080054f8 	.word	0x080054f8
 8002ed4:	08005485 	.word	0x08005485
 8002ed8:	08005458 	.word	0x08005458
 8002edc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8002ee0:	6018      	str	r0, [r3, #0]
 8002ee2:	9b07      	ldr	r3, [sp, #28]
 8002ee4:	2b0e      	cmp	r3, #14
 8002ee6:	f200 80a4 	bhi.w	8003032 <_dtoa_r+0x442>
 8002eea:	2c00      	cmp	r4, #0
 8002eec:	f000 80a1 	beq.w	8003032 <_dtoa_r+0x442>
 8002ef0:	2f00      	cmp	r7, #0
 8002ef2:	dd33      	ble.n	8002f5c <_dtoa_r+0x36c>
 8002ef4:	4bad      	ldr	r3, [pc, #692]	@ (80031ac <_dtoa_r+0x5bc>)
 8002ef6:	f007 020f 	and.w	r2, r7, #15
 8002efa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002efe:	ed93 7b00 	vldr	d7, [r3]
 8002f02:	05f8      	lsls	r0, r7, #23
 8002f04:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002f08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8002f0c:	d516      	bpl.n	8002f3c <_dtoa_r+0x34c>
 8002f0e:	4ba8      	ldr	r3, [pc, #672]	@ (80031b0 <_dtoa_r+0x5c0>)
 8002f10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002f14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002f18:	f7fd fcb8 	bl	800088c <__aeabi_ddiv>
 8002f1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002f20:	f004 040f 	and.w	r4, r4, #15
 8002f24:	2603      	movs	r6, #3
 8002f26:	4da2      	ldr	r5, [pc, #648]	@ (80031b0 <_dtoa_r+0x5c0>)
 8002f28:	b954      	cbnz	r4, 8002f40 <_dtoa_r+0x350>
 8002f2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002f2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002f32:	f7fd fcab 	bl	800088c <__aeabi_ddiv>
 8002f36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002f3a:	e028      	b.n	8002f8e <_dtoa_r+0x39e>
 8002f3c:	2602      	movs	r6, #2
 8002f3e:	e7f2      	b.n	8002f26 <_dtoa_r+0x336>
 8002f40:	07e1      	lsls	r1, r4, #31
 8002f42:	d508      	bpl.n	8002f56 <_dtoa_r+0x366>
 8002f44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002f48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8002f4c:	f7fd fb74 	bl	8000638 <__aeabi_dmul>
 8002f50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002f54:	3601      	adds	r6, #1
 8002f56:	1064      	asrs	r4, r4, #1
 8002f58:	3508      	adds	r5, #8
 8002f5a:	e7e5      	b.n	8002f28 <_dtoa_r+0x338>
 8002f5c:	f000 80d2 	beq.w	8003104 <_dtoa_r+0x514>
 8002f60:	427c      	negs	r4, r7
 8002f62:	4b92      	ldr	r3, [pc, #584]	@ (80031ac <_dtoa_r+0x5bc>)
 8002f64:	4d92      	ldr	r5, [pc, #584]	@ (80031b0 <_dtoa_r+0x5c0>)
 8002f66:	f004 020f 	and.w	r2, r4, #15
 8002f6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002f76:	f7fd fb5f 	bl	8000638 <__aeabi_dmul>
 8002f7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002f7e:	1124      	asrs	r4, r4, #4
 8002f80:	2300      	movs	r3, #0
 8002f82:	2602      	movs	r6, #2
 8002f84:	2c00      	cmp	r4, #0
 8002f86:	f040 80b2 	bne.w	80030ee <_dtoa_r+0x4fe>
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d1d3      	bne.n	8002f36 <_dtoa_r+0x346>
 8002f8e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8002f90:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	f000 80b7 	beq.w	8003108 <_dtoa_r+0x518>
 8002f9a:	4b86      	ldr	r3, [pc, #536]	@ (80031b4 <_dtoa_r+0x5c4>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	4620      	mov	r0, r4
 8002fa0:	4629      	mov	r1, r5
 8002fa2:	f7fd fdbb 	bl	8000b1c <__aeabi_dcmplt>
 8002fa6:	2800      	cmp	r0, #0
 8002fa8:	f000 80ae 	beq.w	8003108 <_dtoa_r+0x518>
 8002fac:	9b07      	ldr	r3, [sp, #28]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	f000 80aa 	beq.w	8003108 <_dtoa_r+0x518>
 8002fb4:	9b00      	ldr	r3, [sp, #0]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	dd37      	ble.n	800302a <_dtoa_r+0x43a>
 8002fba:	1e7b      	subs	r3, r7, #1
 8002fbc:	9304      	str	r3, [sp, #16]
 8002fbe:	4620      	mov	r0, r4
 8002fc0:	4b7d      	ldr	r3, [pc, #500]	@ (80031b8 <_dtoa_r+0x5c8>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	4629      	mov	r1, r5
 8002fc6:	f7fd fb37 	bl	8000638 <__aeabi_dmul>
 8002fca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002fce:	9c00      	ldr	r4, [sp, #0]
 8002fd0:	3601      	adds	r6, #1
 8002fd2:	4630      	mov	r0, r6
 8002fd4:	f7fd fac6 	bl	8000564 <__aeabi_i2d>
 8002fd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002fdc:	f7fd fb2c 	bl	8000638 <__aeabi_dmul>
 8002fe0:	4b76      	ldr	r3, [pc, #472]	@ (80031bc <_dtoa_r+0x5cc>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f7fd f972 	bl	80002cc <__adddf3>
 8002fe8:	4605      	mov	r5, r0
 8002fea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8002fee:	2c00      	cmp	r4, #0
 8002ff0:	f040 808d 	bne.w	800310e <_dtoa_r+0x51e>
 8002ff4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002ff8:	4b71      	ldr	r3, [pc, #452]	@ (80031c0 <_dtoa_r+0x5d0>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f7fd f964 	bl	80002c8 <__aeabi_dsub>
 8003000:	4602      	mov	r2, r0
 8003002:	460b      	mov	r3, r1
 8003004:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003008:	462a      	mov	r2, r5
 800300a:	4633      	mov	r3, r6
 800300c:	f7fd fda4 	bl	8000b58 <__aeabi_dcmpgt>
 8003010:	2800      	cmp	r0, #0
 8003012:	f040 828b 	bne.w	800352c <_dtoa_r+0x93c>
 8003016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800301a:	462a      	mov	r2, r5
 800301c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003020:	f7fd fd7c 	bl	8000b1c <__aeabi_dcmplt>
 8003024:	2800      	cmp	r0, #0
 8003026:	f040 8128 	bne.w	800327a <_dtoa_r+0x68a>
 800302a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800302e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003032:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8003034:	2b00      	cmp	r3, #0
 8003036:	f2c0 815a 	blt.w	80032ee <_dtoa_r+0x6fe>
 800303a:	2f0e      	cmp	r7, #14
 800303c:	f300 8157 	bgt.w	80032ee <_dtoa_r+0x6fe>
 8003040:	4b5a      	ldr	r3, [pc, #360]	@ (80031ac <_dtoa_r+0x5bc>)
 8003042:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003046:	ed93 7b00 	vldr	d7, [r3]
 800304a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800304c:	2b00      	cmp	r3, #0
 800304e:	ed8d 7b00 	vstr	d7, [sp]
 8003052:	da03      	bge.n	800305c <_dtoa_r+0x46c>
 8003054:	9b07      	ldr	r3, [sp, #28]
 8003056:	2b00      	cmp	r3, #0
 8003058:	f340 8101 	ble.w	800325e <_dtoa_r+0x66e>
 800305c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003060:	4656      	mov	r6, sl
 8003062:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003066:	4620      	mov	r0, r4
 8003068:	4629      	mov	r1, r5
 800306a:	f7fd fc0f 	bl	800088c <__aeabi_ddiv>
 800306e:	f7fd fd93 	bl	8000b98 <__aeabi_d2iz>
 8003072:	4680      	mov	r8, r0
 8003074:	f7fd fa76 	bl	8000564 <__aeabi_i2d>
 8003078:	e9dd 2300 	ldrd	r2, r3, [sp]
 800307c:	f7fd fadc 	bl	8000638 <__aeabi_dmul>
 8003080:	4602      	mov	r2, r0
 8003082:	460b      	mov	r3, r1
 8003084:	4620      	mov	r0, r4
 8003086:	4629      	mov	r1, r5
 8003088:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800308c:	f7fd f91c 	bl	80002c8 <__aeabi_dsub>
 8003090:	f806 4b01 	strb.w	r4, [r6], #1
 8003094:	9d07      	ldr	r5, [sp, #28]
 8003096:	eba6 040a 	sub.w	r4, r6, sl
 800309a:	42a5      	cmp	r5, r4
 800309c:	4602      	mov	r2, r0
 800309e:	460b      	mov	r3, r1
 80030a0:	f040 8117 	bne.w	80032d2 <_dtoa_r+0x6e2>
 80030a4:	f7fd f912 	bl	80002cc <__adddf3>
 80030a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80030ac:	4604      	mov	r4, r0
 80030ae:	460d      	mov	r5, r1
 80030b0:	f7fd fd52 	bl	8000b58 <__aeabi_dcmpgt>
 80030b4:	2800      	cmp	r0, #0
 80030b6:	f040 80f9 	bne.w	80032ac <_dtoa_r+0x6bc>
 80030ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80030be:	4620      	mov	r0, r4
 80030c0:	4629      	mov	r1, r5
 80030c2:	f7fd fd21 	bl	8000b08 <__aeabi_dcmpeq>
 80030c6:	b118      	cbz	r0, 80030d0 <_dtoa_r+0x4e0>
 80030c8:	f018 0f01 	tst.w	r8, #1
 80030cc:	f040 80ee 	bne.w	80032ac <_dtoa_r+0x6bc>
 80030d0:	4649      	mov	r1, r9
 80030d2:	4658      	mov	r0, fp
 80030d4:	f000 fc90 	bl	80039f8 <_Bfree>
 80030d8:	2300      	movs	r3, #0
 80030da:	7033      	strb	r3, [r6, #0]
 80030dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80030de:	3701      	adds	r7, #1
 80030e0:	601f      	str	r7, [r3, #0]
 80030e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f000 831d 	beq.w	8003724 <_dtoa_r+0xb34>
 80030ea:	601e      	str	r6, [r3, #0]
 80030ec:	e31a      	b.n	8003724 <_dtoa_r+0xb34>
 80030ee:	07e2      	lsls	r2, r4, #31
 80030f0:	d505      	bpl.n	80030fe <_dtoa_r+0x50e>
 80030f2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80030f6:	f7fd fa9f 	bl	8000638 <__aeabi_dmul>
 80030fa:	3601      	adds	r6, #1
 80030fc:	2301      	movs	r3, #1
 80030fe:	1064      	asrs	r4, r4, #1
 8003100:	3508      	adds	r5, #8
 8003102:	e73f      	b.n	8002f84 <_dtoa_r+0x394>
 8003104:	2602      	movs	r6, #2
 8003106:	e742      	b.n	8002f8e <_dtoa_r+0x39e>
 8003108:	9c07      	ldr	r4, [sp, #28]
 800310a:	9704      	str	r7, [sp, #16]
 800310c:	e761      	b.n	8002fd2 <_dtoa_r+0x3e2>
 800310e:	4b27      	ldr	r3, [pc, #156]	@ (80031ac <_dtoa_r+0x5bc>)
 8003110:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003112:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003116:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800311a:	4454      	add	r4, sl
 800311c:	2900      	cmp	r1, #0
 800311e:	d053      	beq.n	80031c8 <_dtoa_r+0x5d8>
 8003120:	4928      	ldr	r1, [pc, #160]	@ (80031c4 <_dtoa_r+0x5d4>)
 8003122:	2000      	movs	r0, #0
 8003124:	f7fd fbb2 	bl	800088c <__aeabi_ddiv>
 8003128:	4633      	mov	r3, r6
 800312a:	462a      	mov	r2, r5
 800312c:	f7fd f8cc 	bl	80002c8 <__aeabi_dsub>
 8003130:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003134:	4656      	mov	r6, sl
 8003136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800313a:	f7fd fd2d 	bl	8000b98 <__aeabi_d2iz>
 800313e:	4605      	mov	r5, r0
 8003140:	f7fd fa10 	bl	8000564 <__aeabi_i2d>
 8003144:	4602      	mov	r2, r0
 8003146:	460b      	mov	r3, r1
 8003148:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800314c:	f7fd f8bc 	bl	80002c8 <__aeabi_dsub>
 8003150:	3530      	adds	r5, #48	@ 0x30
 8003152:	4602      	mov	r2, r0
 8003154:	460b      	mov	r3, r1
 8003156:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800315a:	f806 5b01 	strb.w	r5, [r6], #1
 800315e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003162:	f7fd fcdb 	bl	8000b1c <__aeabi_dcmplt>
 8003166:	2800      	cmp	r0, #0
 8003168:	d171      	bne.n	800324e <_dtoa_r+0x65e>
 800316a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800316e:	4911      	ldr	r1, [pc, #68]	@ (80031b4 <_dtoa_r+0x5c4>)
 8003170:	2000      	movs	r0, #0
 8003172:	f7fd f8a9 	bl	80002c8 <__aeabi_dsub>
 8003176:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800317a:	f7fd fccf 	bl	8000b1c <__aeabi_dcmplt>
 800317e:	2800      	cmp	r0, #0
 8003180:	f040 8095 	bne.w	80032ae <_dtoa_r+0x6be>
 8003184:	42a6      	cmp	r6, r4
 8003186:	f43f af50 	beq.w	800302a <_dtoa_r+0x43a>
 800318a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800318e:	4b0a      	ldr	r3, [pc, #40]	@ (80031b8 <_dtoa_r+0x5c8>)
 8003190:	2200      	movs	r2, #0
 8003192:	f7fd fa51 	bl	8000638 <__aeabi_dmul>
 8003196:	4b08      	ldr	r3, [pc, #32]	@ (80031b8 <_dtoa_r+0x5c8>)
 8003198:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800319c:	2200      	movs	r2, #0
 800319e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80031a2:	f7fd fa49 	bl	8000638 <__aeabi_dmul>
 80031a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80031aa:	e7c4      	b.n	8003136 <_dtoa_r+0x546>
 80031ac:	08005598 	.word	0x08005598
 80031b0:	08005570 	.word	0x08005570
 80031b4:	3ff00000 	.word	0x3ff00000
 80031b8:	40240000 	.word	0x40240000
 80031bc:	401c0000 	.word	0x401c0000
 80031c0:	40140000 	.word	0x40140000
 80031c4:	3fe00000 	.word	0x3fe00000
 80031c8:	4631      	mov	r1, r6
 80031ca:	4628      	mov	r0, r5
 80031cc:	f7fd fa34 	bl	8000638 <__aeabi_dmul>
 80031d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80031d4:	9415      	str	r4, [sp, #84]	@ 0x54
 80031d6:	4656      	mov	r6, sl
 80031d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80031dc:	f7fd fcdc 	bl	8000b98 <__aeabi_d2iz>
 80031e0:	4605      	mov	r5, r0
 80031e2:	f7fd f9bf 	bl	8000564 <__aeabi_i2d>
 80031e6:	4602      	mov	r2, r0
 80031e8:	460b      	mov	r3, r1
 80031ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80031ee:	f7fd f86b 	bl	80002c8 <__aeabi_dsub>
 80031f2:	3530      	adds	r5, #48	@ 0x30
 80031f4:	f806 5b01 	strb.w	r5, [r6], #1
 80031f8:	4602      	mov	r2, r0
 80031fa:	460b      	mov	r3, r1
 80031fc:	42a6      	cmp	r6, r4
 80031fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003202:	f04f 0200 	mov.w	r2, #0
 8003206:	d124      	bne.n	8003252 <_dtoa_r+0x662>
 8003208:	4bac      	ldr	r3, [pc, #688]	@ (80034bc <_dtoa_r+0x8cc>)
 800320a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800320e:	f7fd f85d 	bl	80002cc <__adddf3>
 8003212:	4602      	mov	r2, r0
 8003214:	460b      	mov	r3, r1
 8003216:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800321a:	f7fd fc9d 	bl	8000b58 <__aeabi_dcmpgt>
 800321e:	2800      	cmp	r0, #0
 8003220:	d145      	bne.n	80032ae <_dtoa_r+0x6be>
 8003222:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003226:	49a5      	ldr	r1, [pc, #660]	@ (80034bc <_dtoa_r+0x8cc>)
 8003228:	2000      	movs	r0, #0
 800322a:	f7fd f84d 	bl	80002c8 <__aeabi_dsub>
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003236:	f7fd fc71 	bl	8000b1c <__aeabi_dcmplt>
 800323a:	2800      	cmp	r0, #0
 800323c:	f43f aef5 	beq.w	800302a <_dtoa_r+0x43a>
 8003240:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8003242:	1e73      	subs	r3, r6, #1
 8003244:	9315      	str	r3, [sp, #84]	@ 0x54
 8003246:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800324a:	2b30      	cmp	r3, #48	@ 0x30
 800324c:	d0f8      	beq.n	8003240 <_dtoa_r+0x650>
 800324e:	9f04      	ldr	r7, [sp, #16]
 8003250:	e73e      	b.n	80030d0 <_dtoa_r+0x4e0>
 8003252:	4b9b      	ldr	r3, [pc, #620]	@ (80034c0 <_dtoa_r+0x8d0>)
 8003254:	f7fd f9f0 	bl	8000638 <__aeabi_dmul>
 8003258:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800325c:	e7bc      	b.n	80031d8 <_dtoa_r+0x5e8>
 800325e:	d10c      	bne.n	800327a <_dtoa_r+0x68a>
 8003260:	4b98      	ldr	r3, [pc, #608]	@ (80034c4 <_dtoa_r+0x8d4>)
 8003262:	2200      	movs	r2, #0
 8003264:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003268:	f7fd f9e6 	bl	8000638 <__aeabi_dmul>
 800326c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003270:	f7fd fc68 	bl	8000b44 <__aeabi_dcmpge>
 8003274:	2800      	cmp	r0, #0
 8003276:	f000 8157 	beq.w	8003528 <_dtoa_r+0x938>
 800327a:	2400      	movs	r4, #0
 800327c:	4625      	mov	r5, r4
 800327e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003280:	43db      	mvns	r3, r3
 8003282:	9304      	str	r3, [sp, #16]
 8003284:	4656      	mov	r6, sl
 8003286:	2700      	movs	r7, #0
 8003288:	4621      	mov	r1, r4
 800328a:	4658      	mov	r0, fp
 800328c:	f000 fbb4 	bl	80039f8 <_Bfree>
 8003290:	2d00      	cmp	r5, #0
 8003292:	d0dc      	beq.n	800324e <_dtoa_r+0x65e>
 8003294:	b12f      	cbz	r7, 80032a2 <_dtoa_r+0x6b2>
 8003296:	42af      	cmp	r7, r5
 8003298:	d003      	beq.n	80032a2 <_dtoa_r+0x6b2>
 800329a:	4639      	mov	r1, r7
 800329c:	4658      	mov	r0, fp
 800329e:	f000 fbab 	bl	80039f8 <_Bfree>
 80032a2:	4629      	mov	r1, r5
 80032a4:	4658      	mov	r0, fp
 80032a6:	f000 fba7 	bl	80039f8 <_Bfree>
 80032aa:	e7d0      	b.n	800324e <_dtoa_r+0x65e>
 80032ac:	9704      	str	r7, [sp, #16]
 80032ae:	4633      	mov	r3, r6
 80032b0:	461e      	mov	r6, r3
 80032b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80032b6:	2a39      	cmp	r2, #57	@ 0x39
 80032b8:	d107      	bne.n	80032ca <_dtoa_r+0x6da>
 80032ba:	459a      	cmp	sl, r3
 80032bc:	d1f8      	bne.n	80032b0 <_dtoa_r+0x6c0>
 80032be:	9a04      	ldr	r2, [sp, #16]
 80032c0:	3201      	adds	r2, #1
 80032c2:	9204      	str	r2, [sp, #16]
 80032c4:	2230      	movs	r2, #48	@ 0x30
 80032c6:	f88a 2000 	strb.w	r2, [sl]
 80032ca:	781a      	ldrb	r2, [r3, #0]
 80032cc:	3201      	adds	r2, #1
 80032ce:	701a      	strb	r2, [r3, #0]
 80032d0:	e7bd      	b.n	800324e <_dtoa_r+0x65e>
 80032d2:	4b7b      	ldr	r3, [pc, #492]	@ (80034c0 <_dtoa_r+0x8d0>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	f7fd f9af 	bl	8000638 <__aeabi_dmul>
 80032da:	2200      	movs	r2, #0
 80032dc:	2300      	movs	r3, #0
 80032de:	4604      	mov	r4, r0
 80032e0:	460d      	mov	r5, r1
 80032e2:	f7fd fc11 	bl	8000b08 <__aeabi_dcmpeq>
 80032e6:	2800      	cmp	r0, #0
 80032e8:	f43f aebb 	beq.w	8003062 <_dtoa_r+0x472>
 80032ec:	e6f0      	b.n	80030d0 <_dtoa_r+0x4e0>
 80032ee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80032f0:	2a00      	cmp	r2, #0
 80032f2:	f000 80db 	beq.w	80034ac <_dtoa_r+0x8bc>
 80032f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80032f8:	2a01      	cmp	r2, #1
 80032fa:	f300 80bf 	bgt.w	800347c <_dtoa_r+0x88c>
 80032fe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8003300:	2a00      	cmp	r2, #0
 8003302:	f000 80b7 	beq.w	8003474 <_dtoa_r+0x884>
 8003306:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800330a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800330c:	4646      	mov	r6, r8
 800330e:	9a08      	ldr	r2, [sp, #32]
 8003310:	2101      	movs	r1, #1
 8003312:	441a      	add	r2, r3
 8003314:	4658      	mov	r0, fp
 8003316:	4498      	add	r8, r3
 8003318:	9208      	str	r2, [sp, #32]
 800331a:	f000 fc21 	bl	8003b60 <__i2b>
 800331e:	4605      	mov	r5, r0
 8003320:	b15e      	cbz	r6, 800333a <_dtoa_r+0x74a>
 8003322:	9b08      	ldr	r3, [sp, #32]
 8003324:	2b00      	cmp	r3, #0
 8003326:	dd08      	ble.n	800333a <_dtoa_r+0x74a>
 8003328:	42b3      	cmp	r3, r6
 800332a:	9a08      	ldr	r2, [sp, #32]
 800332c:	bfa8      	it	ge
 800332e:	4633      	movge	r3, r6
 8003330:	eba8 0803 	sub.w	r8, r8, r3
 8003334:	1af6      	subs	r6, r6, r3
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	9308      	str	r3, [sp, #32]
 800333a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800333c:	b1f3      	cbz	r3, 800337c <_dtoa_r+0x78c>
 800333e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 80b7 	beq.w	80034b4 <_dtoa_r+0x8c4>
 8003346:	b18c      	cbz	r4, 800336c <_dtoa_r+0x77c>
 8003348:	4629      	mov	r1, r5
 800334a:	4622      	mov	r2, r4
 800334c:	4658      	mov	r0, fp
 800334e:	f000 fcc7 	bl	8003ce0 <__pow5mult>
 8003352:	464a      	mov	r2, r9
 8003354:	4601      	mov	r1, r0
 8003356:	4605      	mov	r5, r0
 8003358:	4658      	mov	r0, fp
 800335a:	f000 fc17 	bl	8003b8c <__multiply>
 800335e:	4649      	mov	r1, r9
 8003360:	9004      	str	r0, [sp, #16]
 8003362:	4658      	mov	r0, fp
 8003364:	f000 fb48 	bl	80039f8 <_Bfree>
 8003368:	9b04      	ldr	r3, [sp, #16]
 800336a:	4699      	mov	r9, r3
 800336c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800336e:	1b1a      	subs	r2, r3, r4
 8003370:	d004      	beq.n	800337c <_dtoa_r+0x78c>
 8003372:	4649      	mov	r1, r9
 8003374:	4658      	mov	r0, fp
 8003376:	f000 fcb3 	bl	8003ce0 <__pow5mult>
 800337a:	4681      	mov	r9, r0
 800337c:	2101      	movs	r1, #1
 800337e:	4658      	mov	r0, fp
 8003380:	f000 fbee 	bl	8003b60 <__i2b>
 8003384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003386:	4604      	mov	r4, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 81cf 	beq.w	800372c <_dtoa_r+0xb3c>
 800338e:	461a      	mov	r2, r3
 8003390:	4601      	mov	r1, r0
 8003392:	4658      	mov	r0, fp
 8003394:	f000 fca4 	bl	8003ce0 <__pow5mult>
 8003398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800339a:	2b01      	cmp	r3, #1
 800339c:	4604      	mov	r4, r0
 800339e:	f300 8095 	bgt.w	80034cc <_dtoa_r+0x8dc>
 80033a2:	9b02      	ldr	r3, [sp, #8]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f040 8087 	bne.w	80034b8 <_dtoa_r+0x8c8>
 80033aa:	9b03      	ldr	r3, [sp, #12]
 80033ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	f040 8089 	bne.w	80034c8 <_dtoa_r+0x8d8>
 80033b6:	9b03      	ldr	r3, [sp, #12]
 80033b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033bc:	0d1b      	lsrs	r3, r3, #20
 80033be:	051b      	lsls	r3, r3, #20
 80033c0:	b12b      	cbz	r3, 80033ce <_dtoa_r+0x7de>
 80033c2:	9b08      	ldr	r3, [sp, #32]
 80033c4:	3301      	adds	r3, #1
 80033c6:	9308      	str	r3, [sp, #32]
 80033c8:	f108 0801 	add.w	r8, r8, #1
 80033cc:	2301      	movs	r3, #1
 80033ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80033d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f000 81b0 	beq.w	8003738 <_dtoa_r+0xb48>
 80033d8:	6923      	ldr	r3, [r4, #16]
 80033da:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80033de:	6918      	ldr	r0, [r3, #16]
 80033e0:	f000 fb72 	bl	8003ac8 <__hi0bits>
 80033e4:	f1c0 0020 	rsb	r0, r0, #32
 80033e8:	9b08      	ldr	r3, [sp, #32]
 80033ea:	4418      	add	r0, r3
 80033ec:	f010 001f 	ands.w	r0, r0, #31
 80033f0:	d077      	beq.n	80034e2 <_dtoa_r+0x8f2>
 80033f2:	f1c0 0320 	rsb	r3, r0, #32
 80033f6:	2b04      	cmp	r3, #4
 80033f8:	dd6b      	ble.n	80034d2 <_dtoa_r+0x8e2>
 80033fa:	9b08      	ldr	r3, [sp, #32]
 80033fc:	f1c0 001c 	rsb	r0, r0, #28
 8003400:	4403      	add	r3, r0
 8003402:	4480      	add	r8, r0
 8003404:	4406      	add	r6, r0
 8003406:	9308      	str	r3, [sp, #32]
 8003408:	f1b8 0f00 	cmp.w	r8, #0
 800340c:	dd05      	ble.n	800341a <_dtoa_r+0x82a>
 800340e:	4649      	mov	r1, r9
 8003410:	4642      	mov	r2, r8
 8003412:	4658      	mov	r0, fp
 8003414:	f000 fcbe 	bl	8003d94 <__lshift>
 8003418:	4681      	mov	r9, r0
 800341a:	9b08      	ldr	r3, [sp, #32]
 800341c:	2b00      	cmp	r3, #0
 800341e:	dd05      	ble.n	800342c <_dtoa_r+0x83c>
 8003420:	4621      	mov	r1, r4
 8003422:	461a      	mov	r2, r3
 8003424:	4658      	mov	r0, fp
 8003426:	f000 fcb5 	bl	8003d94 <__lshift>
 800342a:	4604      	mov	r4, r0
 800342c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800342e:	2b00      	cmp	r3, #0
 8003430:	d059      	beq.n	80034e6 <_dtoa_r+0x8f6>
 8003432:	4621      	mov	r1, r4
 8003434:	4648      	mov	r0, r9
 8003436:	f000 fd19 	bl	8003e6c <__mcmp>
 800343a:	2800      	cmp	r0, #0
 800343c:	da53      	bge.n	80034e6 <_dtoa_r+0x8f6>
 800343e:	1e7b      	subs	r3, r7, #1
 8003440:	9304      	str	r3, [sp, #16]
 8003442:	4649      	mov	r1, r9
 8003444:	2300      	movs	r3, #0
 8003446:	220a      	movs	r2, #10
 8003448:	4658      	mov	r0, fp
 800344a:	f000 faf7 	bl	8003a3c <__multadd>
 800344e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003450:	4681      	mov	r9, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	f000 8172 	beq.w	800373c <_dtoa_r+0xb4c>
 8003458:	2300      	movs	r3, #0
 800345a:	4629      	mov	r1, r5
 800345c:	220a      	movs	r2, #10
 800345e:	4658      	mov	r0, fp
 8003460:	f000 faec 	bl	8003a3c <__multadd>
 8003464:	9b00      	ldr	r3, [sp, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	4605      	mov	r5, r0
 800346a:	dc67      	bgt.n	800353c <_dtoa_r+0x94c>
 800346c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800346e:	2b02      	cmp	r3, #2
 8003470:	dc41      	bgt.n	80034f6 <_dtoa_r+0x906>
 8003472:	e063      	b.n	800353c <_dtoa_r+0x94c>
 8003474:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8003476:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800347a:	e746      	b.n	800330a <_dtoa_r+0x71a>
 800347c:	9b07      	ldr	r3, [sp, #28]
 800347e:	1e5c      	subs	r4, r3, #1
 8003480:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003482:	42a3      	cmp	r3, r4
 8003484:	bfbf      	itttt	lt
 8003486:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8003488:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800348a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800348c:	1ae3      	sublt	r3, r4, r3
 800348e:	bfb4      	ite	lt
 8003490:	18d2      	addlt	r2, r2, r3
 8003492:	1b1c      	subge	r4, r3, r4
 8003494:	9b07      	ldr	r3, [sp, #28]
 8003496:	bfbc      	itt	lt
 8003498:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800349a:	2400      	movlt	r4, #0
 800349c:	2b00      	cmp	r3, #0
 800349e:	bfb5      	itete	lt
 80034a0:	eba8 0603 	sublt.w	r6, r8, r3
 80034a4:	9b07      	ldrge	r3, [sp, #28]
 80034a6:	2300      	movlt	r3, #0
 80034a8:	4646      	movge	r6, r8
 80034aa:	e730      	b.n	800330e <_dtoa_r+0x71e>
 80034ac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80034ae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80034b0:	4646      	mov	r6, r8
 80034b2:	e735      	b.n	8003320 <_dtoa_r+0x730>
 80034b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80034b6:	e75c      	b.n	8003372 <_dtoa_r+0x782>
 80034b8:	2300      	movs	r3, #0
 80034ba:	e788      	b.n	80033ce <_dtoa_r+0x7de>
 80034bc:	3fe00000 	.word	0x3fe00000
 80034c0:	40240000 	.word	0x40240000
 80034c4:	40140000 	.word	0x40140000
 80034c8:	9b02      	ldr	r3, [sp, #8]
 80034ca:	e780      	b.n	80033ce <_dtoa_r+0x7de>
 80034cc:	2300      	movs	r3, #0
 80034ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80034d0:	e782      	b.n	80033d8 <_dtoa_r+0x7e8>
 80034d2:	d099      	beq.n	8003408 <_dtoa_r+0x818>
 80034d4:	9a08      	ldr	r2, [sp, #32]
 80034d6:	331c      	adds	r3, #28
 80034d8:	441a      	add	r2, r3
 80034da:	4498      	add	r8, r3
 80034dc:	441e      	add	r6, r3
 80034de:	9208      	str	r2, [sp, #32]
 80034e0:	e792      	b.n	8003408 <_dtoa_r+0x818>
 80034e2:	4603      	mov	r3, r0
 80034e4:	e7f6      	b.n	80034d4 <_dtoa_r+0x8e4>
 80034e6:	9b07      	ldr	r3, [sp, #28]
 80034e8:	9704      	str	r7, [sp, #16]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	dc20      	bgt.n	8003530 <_dtoa_r+0x940>
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	dd1e      	ble.n	8003534 <_dtoa_r+0x944>
 80034f6:	9b00      	ldr	r3, [sp, #0]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f47f aec0 	bne.w	800327e <_dtoa_r+0x68e>
 80034fe:	4621      	mov	r1, r4
 8003500:	2205      	movs	r2, #5
 8003502:	4658      	mov	r0, fp
 8003504:	f000 fa9a 	bl	8003a3c <__multadd>
 8003508:	4601      	mov	r1, r0
 800350a:	4604      	mov	r4, r0
 800350c:	4648      	mov	r0, r9
 800350e:	f000 fcad 	bl	8003e6c <__mcmp>
 8003512:	2800      	cmp	r0, #0
 8003514:	f77f aeb3 	ble.w	800327e <_dtoa_r+0x68e>
 8003518:	4656      	mov	r6, sl
 800351a:	2331      	movs	r3, #49	@ 0x31
 800351c:	f806 3b01 	strb.w	r3, [r6], #1
 8003520:	9b04      	ldr	r3, [sp, #16]
 8003522:	3301      	adds	r3, #1
 8003524:	9304      	str	r3, [sp, #16]
 8003526:	e6ae      	b.n	8003286 <_dtoa_r+0x696>
 8003528:	9c07      	ldr	r4, [sp, #28]
 800352a:	9704      	str	r7, [sp, #16]
 800352c:	4625      	mov	r5, r4
 800352e:	e7f3      	b.n	8003518 <_dtoa_r+0x928>
 8003530:	9b07      	ldr	r3, [sp, #28]
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003536:	2b00      	cmp	r3, #0
 8003538:	f000 8104 	beq.w	8003744 <_dtoa_r+0xb54>
 800353c:	2e00      	cmp	r6, #0
 800353e:	dd05      	ble.n	800354c <_dtoa_r+0x95c>
 8003540:	4629      	mov	r1, r5
 8003542:	4632      	mov	r2, r6
 8003544:	4658      	mov	r0, fp
 8003546:	f000 fc25 	bl	8003d94 <__lshift>
 800354a:	4605      	mov	r5, r0
 800354c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800354e:	2b00      	cmp	r3, #0
 8003550:	d05a      	beq.n	8003608 <_dtoa_r+0xa18>
 8003552:	6869      	ldr	r1, [r5, #4]
 8003554:	4658      	mov	r0, fp
 8003556:	f000 fa0f 	bl	8003978 <_Balloc>
 800355a:	4606      	mov	r6, r0
 800355c:	b928      	cbnz	r0, 800356a <_dtoa_r+0x97a>
 800355e:	4b84      	ldr	r3, [pc, #528]	@ (8003770 <_dtoa_r+0xb80>)
 8003560:	4602      	mov	r2, r0
 8003562:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003566:	f7ff bb5a 	b.w	8002c1e <_dtoa_r+0x2e>
 800356a:	692a      	ldr	r2, [r5, #16]
 800356c:	3202      	adds	r2, #2
 800356e:	0092      	lsls	r2, r2, #2
 8003570:	f105 010c 	add.w	r1, r5, #12
 8003574:	300c      	adds	r0, #12
 8003576:	f001 f985 	bl	8004884 <memcpy>
 800357a:	2201      	movs	r2, #1
 800357c:	4631      	mov	r1, r6
 800357e:	4658      	mov	r0, fp
 8003580:	f000 fc08 	bl	8003d94 <__lshift>
 8003584:	f10a 0301 	add.w	r3, sl, #1
 8003588:	9307      	str	r3, [sp, #28]
 800358a:	9b00      	ldr	r3, [sp, #0]
 800358c:	4453      	add	r3, sl
 800358e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003590:	9b02      	ldr	r3, [sp, #8]
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	462f      	mov	r7, r5
 8003598:	930a      	str	r3, [sp, #40]	@ 0x28
 800359a:	4605      	mov	r5, r0
 800359c:	9b07      	ldr	r3, [sp, #28]
 800359e:	4621      	mov	r1, r4
 80035a0:	3b01      	subs	r3, #1
 80035a2:	4648      	mov	r0, r9
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	f7ff fa98 	bl	8002ada <quorem>
 80035aa:	4639      	mov	r1, r7
 80035ac:	9002      	str	r0, [sp, #8]
 80035ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80035b2:	4648      	mov	r0, r9
 80035b4:	f000 fc5a 	bl	8003e6c <__mcmp>
 80035b8:	462a      	mov	r2, r5
 80035ba:	9008      	str	r0, [sp, #32]
 80035bc:	4621      	mov	r1, r4
 80035be:	4658      	mov	r0, fp
 80035c0:	f000 fc70 	bl	8003ea4 <__mdiff>
 80035c4:	68c2      	ldr	r2, [r0, #12]
 80035c6:	4606      	mov	r6, r0
 80035c8:	bb02      	cbnz	r2, 800360c <_dtoa_r+0xa1c>
 80035ca:	4601      	mov	r1, r0
 80035cc:	4648      	mov	r0, r9
 80035ce:	f000 fc4d 	bl	8003e6c <__mcmp>
 80035d2:	4602      	mov	r2, r0
 80035d4:	4631      	mov	r1, r6
 80035d6:	4658      	mov	r0, fp
 80035d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80035da:	f000 fa0d 	bl	80039f8 <_Bfree>
 80035de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80035e2:	9e07      	ldr	r6, [sp, #28]
 80035e4:	ea43 0102 	orr.w	r1, r3, r2
 80035e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80035ea:	4319      	orrs	r1, r3
 80035ec:	d110      	bne.n	8003610 <_dtoa_r+0xa20>
 80035ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80035f2:	d029      	beq.n	8003648 <_dtoa_r+0xa58>
 80035f4:	9b08      	ldr	r3, [sp, #32]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	dd02      	ble.n	8003600 <_dtoa_r+0xa10>
 80035fa:	9b02      	ldr	r3, [sp, #8]
 80035fc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8003600:	9b00      	ldr	r3, [sp, #0]
 8003602:	f883 8000 	strb.w	r8, [r3]
 8003606:	e63f      	b.n	8003288 <_dtoa_r+0x698>
 8003608:	4628      	mov	r0, r5
 800360a:	e7bb      	b.n	8003584 <_dtoa_r+0x994>
 800360c:	2201      	movs	r2, #1
 800360e:	e7e1      	b.n	80035d4 <_dtoa_r+0x9e4>
 8003610:	9b08      	ldr	r3, [sp, #32]
 8003612:	2b00      	cmp	r3, #0
 8003614:	db04      	blt.n	8003620 <_dtoa_r+0xa30>
 8003616:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003618:	430b      	orrs	r3, r1
 800361a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800361c:	430b      	orrs	r3, r1
 800361e:	d120      	bne.n	8003662 <_dtoa_r+0xa72>
 8003620:	2a00      	cmp	r2, #0
 8003622:	dded      	ble.n	8003600 <_dtoa_r+0xa10>
 8003624:	4649      	mov	r1, r9
 8003626:	2201      	movs	r2, #1
 8003628:	4658      	mov	r0, fp
 800362a:	f000 fbb3 	bl	8003d94 <__lshift>
 800362e:	4621      	mov	r1, r4
 8003630:	4681      	mov	r9, r0
 8003632:	f000 fc1b 	bl	8003e6c <__mcmp>
 8003636:	2800      	cmp	r0, #0
 8003638:	dc03      	bgt.n	8003642 <_dtoa_r+0xa52>
 800363a:	d1e1      	bne.n	8003600 <_dtoa_r+0xa10>
 800363c:	f018 0f01 	tst.w	r8, #1
 8003640:	d0de      	beq.n	8003600 <_dtoa_r+0xa10>
 8003642:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8003646:	d1d8      	bne.n	80035fa <_dtoa_r+0xa0a>
 8003648:	9a00      	ldr	r2, [sp, #0]
 800364a:	2339      	movs	r3, #57	@ 0x39
 800364c:	7013      	strb	r3, [r2, #0]
 800364e:	4633      	mov	r3, r6
 8003650:	461e      	mov	r6, r3
 8003652:	3b01      	subs	r3, #1
 8003654:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003658:	2a39      	cmp	r2, #57	@ 0x39
 800365a:	d052      	beq.n	8003702 <_dtoa_r+0xb12>
 800365c:	3201      	adds	r2, #1
 800365e:	701a      	strb	r2, [r3, #0]
 8003660:	e612      	b.n	8003288 <_dtoa_r+0x698>
 8003662:	2a00      	cmp	r2, #0
 8003664:	dd07      	ble.n	8003676 <_dtoa_r+0xa86>
 8003666:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800366a:	d0ed      	beq.n	8003648 <_dtoa_r+0xa58>
 800366c:	9a00      	ldr	r2, [sp, #0]
 800366e:	f108 0301 	add.w	r3, r8, #1
 8003672:	7013      	strb	r3, [r2, #0]
 8003674:	e608      	b.n	8003288 <_dtoa_r+0x698>
 8003676:	9b07      	ldr	r3, [sp, #28]
 8003678:	9a07      	ldr	r2, [sp, #28]
 800367a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800367e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003680:	4293      	cmp	r3, r2
 8003682:	d028      	beq.n	80036d6 <_dtoa_r+0xae6>
 8003684:	4649      	mov	r1, r9
 8003686:	2300      	movs	r3, #0
 8003688:	220a      	movs	r2, #10
 800368a:	4658      	mov	r0, fp
 800368c:	f000 f9d6 	bl	8003a3c <__multadd>
 8003690:	42af      	cmp	r7, r5
 8003692:	4681      	mov	r9, r0
 8003694:	f04f 0300 	mov.w	r3, #0
 8003698:	f04f 020a 	mov.w	r2, #10
 800369c:	4639      	mov	r1, r7
 800369e:	4658      	mov	r0, fp
 80036a0:	d107      	bne.n	80036b2 <_dtoa_r+0xac2>
 80036a2:	f000 f9cb 	bl	8003a3c <__multadd>
 80036a6:	4607      	mov	r7, r0
 80036a8:	4605      	mov	r5, r0
 80036aa:	9b07      	ldr	r3, [sp, #28]
 80036ac:	3301      	adds	r3, #1
 80036ae:	9307      	str	r3, [sp, #28]
 80036b0:	e774      	b.n	800359c <_dtoa_r+0x9ac>
 80036b2:	f000 f9c3 	bl	8003a3c <__multadd>
 80036b6:	4629      	mov	r1, r5
 80036b8:	4607      	mov	r7, r0
 80036ba:	2300      	movs	r3, #0
 80036bc:	220a      	movs	r2, #10
 80036be:	4658      	mov	r0, fp
 80036c0:	f000 f9bc 	bl	8003a3c <__multadd>
 80036c4:	4605      	mov	r5, r0
 80036c6:	e7f0      	b.n	80036aa <_dtoa_r+0xaba>
 80036c8:	9b00      	ldr	r3, [sp, #0]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	bfcc      	ite	gt
 80036ce:	461e      	movgt	r6, r3
 80036d0:	2601      	movle	r6, #1
 80036d2:	4456      	add	r6, sl
 80036d4:	2700      	movs	r7, #0
 80036d6:	4649      	mov	r1, r9
 80036d8:	2201      	movs	r2, #1
 80036da:	4658      	mov	r0, fp
 80036dc:	f000 fb5a 	bl	8003d94 <__lshift>
 80036e0:	4621      	mov	r1, r4
 80036e2:	4681      	mov	r9, r0
 80036e4:	f000 fbc2 	bl	8003e6c <__mcmp>
 80036e8:	2800      	cmp	r0, #0
 80036ea:	dcb0      	bgt.n	800364e <_dtoa_r+0xa5e>
 80036ec:	d102      	bne.n	80036f4 <_dtoa_r+0xb04>
 80036ee:	f018 0f01 	tst.w	r8, #1
 80036f2:	d1ac      	bne.n	800364e <_dtoa_r+0xa5e>
 80036f4:	4633      	mov	r3, r6
 80036f6:	461e      	mov	r6, r3
 80036f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80036fc:	2a30      	cmp	r2, #48	@ 0x30
 80036fe:	d0fa      	beq.n	80036f6 <_dtoa_r+0xb06>
 8003700:	e5c2      	b.n	8003288 <_dtoa_r+0x698>
 8003702:	459a      	cmp	sl, r3
 8003704:	d1a4      	bne.n	8003650 <_dtoa_r+0xa60>
 8003706:	9b04      	ldr	r3, [sp, #16]
 8003708:	3301      	adds	r3, #1
 800370a:	9304      	str	r3, [sp, #16]
 800370c:	2331      	movs	r3, #49	@ 0x31
 800370e:	f88a 3000 	strb.w	r3, [sl]
 8003712:	e5b9      	b.n	8003288 <_dtoa_r+0x698>
 8003714:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003716:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8003774 <_dtoa_r+0xb84>
 800371a:	b11b      	cbz	r3, 8003724 <_dtoa_r+0xb34>
 800371c:	f10a 0308 	add.w	r3, sl, #8
 8003720:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8003722:	6013      	str	r3, [r2, #0]
 8003724:	4650      	mov	r0, sl
 8003726:	b019      	add	sp, #100	@ 0x64
 8003728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800372c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800372e:	2b01      	cmp	r3, #1
 8003730:	f77f ae37 	ble.w	80033a2 <_dtoa_r+0x7b2>
 8003734:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003736:	930a      	str	r3, [sp, #40]	@ 0x28
 8003738:	2001      	movs	r0, #1
 800373a:	e655      	b.n	80033e8 <_dtoa_r+0x7f8>
 800373c:	9b00      	ldr	r3, [sp, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	f77f aed6 	ble.w	80034f0 <_dtoa_r+0x900>
 8003744:	4656      	mov	r6, sl
 8003746:	4621      	mov	r1, r4
 8003748:	4648      	mov	r0, r9
 800374a:	f7ff f9c6 	bl	8002ada <quorem>
 800374e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8003752:	f806 8b01 	strb.w	r8, [r6], #1
 8003756:	9b00      	ldr	r3, [sp, #0]
 8003758:	eba6 020a 	sub.w	r2, r6, sl
 800375c:	4293      	cmp	r3, r2
 800375e:	ddb3      	ble.n	80036c8 <_dtoa_r+0xad8>
 8003760:	4649      	mov	r1, r9
 8003762:	2300      	movs	r3, #0
 8003764:	220a      	movs	r2, #10
 8003766:	4658      	mov	r0, fp
 8003768:	f000 f968 	bl	8003a3c <__multadd>
 800376c:	4681      	mov	r9, r0
 800376e:	e7ea      	b.n	8003746 <_dtoa_r+0xb56>
 8003770:	080054f8 	.word	0x080054f8
 8003774:	0800547c 	.word	0x0800547c

08003778 <_free_r>:
 8003778:	b538      	push	{r3, r4, r5, lr}
 800377a:	4605      	mov	r5, r0
 800377c:	2900      	cmp	r1, #0
 800377e:	d041      	beq.n	8003804 <_free_r+0x8c>
 8003780:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003784:	1f0c      	subs	r4, r1, #4
 8003786:	2b00      	cmp	r3, #0
 8003788:	bfb8      	it	lt
 800378a:	18e4      	addlt	r4, r4, r3
 800378c:	f000 f8e8 	bl	8003960 <__malloc_lock>
 8003790:	4a1d      	ldr	r2, [pc, #116]	@ (8003808 <_free_r+0x90>)
 8003792:	6813      	ldr	r3, [r2, #0]
 8003794:	b933      	cbnz	r3, 80037a4 <_free_r+0x2c>
 8003796:	6063      	str	r3, [r4, #4]
 8003798:	6014      	str	r4, [r2, #0]
 800379a:	4628      	mov	r0, r5
 800379c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037a0:	f000 b8e4 	b.w	800396c <__malloc_unlock>
 80037a4:	42a3      	cmp	r3, r4
 80037a6:	d908      	bls.n	80037ba <_free_r+0x42>
 80037a8:	6820      	ldr	r0, [r4, #0]
 80037aa:	1821      	adds	r1, r4, r0
 80037ac:	428b      	cmp	r3, r1
 80037ae:	bf01      	itttt	eq
 80037b0:	6819      	ldreq	r1, [r3, #0]
 80037b2:	685b      	ldreq	r3, [r3, #4]
 80037b4:	1809      	addeq	r1, r1, r0
 80037b6:	6021      	streq	r1, [r4, #0]
 80037b8:	e7ed      	b.n	8003796 <_free_r+0x1e>
 80037ba:	461a      	mov	r2, r3
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	b10b      	cbz	r3, 80037c4 <_free_r+0x4c>
 80037c0:	42a3      	cmp	r3, r4
 80037c2:	d9fa      	bls.n	80037ba <_free_r+0x42>
 80037c4:	6811      	ldr	r1, [r2, #0]
 80037c6:	1850      	adds	r0, r2, r1
 80037c8:	42a0      	cmp	r0, r4
 80037ca:	d10b      	bne.n	80037e4 <_free_r+0x6c>
 80037cc:	6820      	ldr	r0, [r4, #0]
 80037ce:	4401      	add	r1, r0
 80037d0:	1850      	adds	r0, r2, r1
 80037d2:	4283      	cmp	r3, r0
 80037d4:	6011      	str	r1, [r2, #0]
 80037d6:	d1e0      	bne.n	800379a <_free_r+0x22>
 80037d8:	6818      	ldr	r0, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	6053      	str	r3, [r2, #4]
 80037de:	4408      	add	r0, r1
 80037e0:	6010      	str	r0, [r2, #0]
 80037e2:	e7da      	b.n	800379a <_free_r+0x22>
 80037e4:	d902      	bls.n	80037ec <_free_r+0x74>
 80037e6:	230c      	movs	r3, #12
 80037e8:	602b      	str	r3, [r5, #0]
 80037ea:	e7d6      	b.n	800379a <_free_r+0x22>
 80037ec:	6820      	ldr	r0, [r4, #0]
 80037ee:	1821      	adds	r1, r4, r0
 80037f0:	428b      	cmp	r3, r1
 80037f2:	bf04      	itt	eq
 80037f4:	6819      	ldreq	r1, [r3, #0]
 80037f6:	685b      	ldreq	r3, [r3, #4]
 80037f8:	6063      	str	r3, [r4, #4]
 80037fa:	bf04      	itt	eq
 80037fc:	1809      	addeq	r1, r1, r0
 80037fe:	6021      	streq	r1, [r4, #0]
 8003800:	6054      	str	r4, [r2, #4]
 8003802:	e7ca      	b.n	800379a <_free_r+0x22>
 8003804:	bd38      	pop	{r3, r4, r5, pc}
 8003806:	bf00      	nop
 8003808:	20000770 	.word	0x20000770

0800380c <malloc>:
 800380c:	4b02      	ldr	r3, [pc, #8]	@ (8003818 <malloc+0xc>)
 800380e:	4601      	mov	r1, r0
 8003810:	6818      	ldr	r0, [r3, #0]
 8003812:	f000 b825 	b.w	8003860 <_malloc_r>
 8003816:	bf00      	nop
 8003818:	20000014 	.word	0x20000014

0800381c <sbrk_aligned>:
 800381c:	b570      	push	{r4, r5, r6, lr}
 800381e:	4e0f      	ldr	r6, [pc, #60]	@ (800385c <sbrk_aligned+0x40>)
 8003820:	460c      	mov	r4, r1
 8003822:	6831      	ldr	r1, [r6, #0]
 8003824:	4605      	mov	r5, r0
 8003826:	b911      	cbnz	r1, 800382e <sbrk_aligned+0x12>
 8003828:	f001 f81c 	bl	8004864 <_sbrk_r>
 800382c:	6030      	str	r0, [r6, #0]
 800382e:	4621      	mov	r1, r4
 8003830:	4628      	mov	r0, r5
 8003832:	f001 f817 	bl	8004864 <_sbrk_r>
 8003836:	1c43      	adds	r3, r0, #1
 8003838:	d103      	bne.n	8003842 <sbrk_aligned+0x26>
 800383a:	f04f 34ff 	mov.w	r4, #4294967295
 800383e:	4620      	mov	r0, r4
 8003840:	bd70      	pop	{r4, r5, r6, pc}
 8003842:	1cc4      	adds	r4, r0, #3
 8003844:	f024 0403 	bic.w	r4, r4, #3
 8003848:	42a0      	cmp	r0, r4
 800384a:	d0f8      	beq.n	800383e <sbrk_aligned+0x22>
 800384c:	1a21      	subs	r1, r4, r0
 800384e:	4628      	mov	r0, r5
 8003850:	f001 f808 	bl	8004864 <_sbrk_r>
 8003854:	3001      	adds	r0, #1
 8003856:	d1f2      	bne.n	800383e <sbrk_aligned+0x22>
 8003858:	e7ef      	b.n	800383a <sbrk_aligned+0x1e>
 800385a:	bf00      	nop
 800385c:	2000076c 	.word	0x2000076c

08003860 <_malloc_r>:
 8003860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003864:	1ccd      	adds	r5, r1, #3
 8003866:	f025 0503 	bic.w	r5, r5, #3
 800386a:	3508      	adds	r5, #8
 800386c:	2d0c      	cmp	r5, #12
 800386e:	bf38      	it	cc
 8003870:	250c      	movcc	r5, #12
 8003872:	2d00      	cmp	r5, #0
 8003874:	4606      	mov	r6, r0
 8003876:	db01      	blt.n	800387c <_malloc_r+0x1c>
 8003878:	42a9      	cmp	r1, r5
 800387a:	d904      	bls.n	8003886 <_malloc_r+0x26>
 800387c:	230c      	movs	r3, #12
 800387e:	6033      	str	r3, [r6, #0]
 8003880:	2000      	movs	r0, #0
 8003882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003886:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800395c <_malloc_r+0xfc>
 800388a:	f000 f869 	bl	8003960 <__malloc_lock>
 800388e:	f8d8 3000 	ldr.w	r3, [r8]
 8003892:	461c      	mov	r4, r3
 8003894:	bb44      	cbnz	r4, 80038e8 <_malloc_r+0x88>
 8003896:	4629      	mov	r1, r5
 8003898:	4630      	mov	r0, r6
 800389a:	f7ff ffbf 	bl	800381c <sbrk_aligned>
 800389e:	1c43      	adds	r3, r0, #1
 80038a0:	4604      	mov	r4, r0
 80038a2:	d158      	bne.n	8003956 <_malloc_r+0xf6>
 80038a4:	f8d8 4000 	ldr.w	r4, [r8]
 80038a8:	4627      	mov	r7, r4
 80038aa:	2f00      	cmp	r7, #0
 80038ac:	d143      	bne.n	8003936 <_malloc_r+0xd6>
 80038ae:	2c00      	cmp	r4, #0
 80038b0:	d04b      	beq.n	800394a <_malloc_r+0xea>
 80038b2:	6823      	ldr	r3, [r4, #0]
 80038b4:	4639      	mov	r1, r7
 80038b6:	4630      	mov	r0, r6
 80038b8:	eb04 0903 	add.w	r9, r4, r3
 80038bc:	f000 ffd2 	bl	8004864 <_sbrk_r>
 80038c0:	4581      	cmp	r9, r0
 80038c2:	d142      	bne.n	800394a <_malloc_r+0xea>
 80038c4:	6821      	ldr	r1, [r4, #0]
 80038c6:	1a6d      	subs	r5, r5, r1
 80038c8:	4629      	mov	r1, r5
 80038ca:	4630      	mov	r0, r6
 80038cc:	f7ff ffa6 	bl	800381c <sbrk_aligned>
 80038d0:	3001      	adds	r0, #1
 80038d2:	d03a      	beq.n	800394a <_malloc_r+0xea>
 80038d4:	6823      	ldr	r3, [r4, #0]
 80038d6:	442b      	add	r3, r5
 80038d8:	6023      	str	r3, [r4, #0]
 80038da:	f8d8 3000 	ldr.w	r3, [r8]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	bb62      	cbnz	r2, 800393c <_malloc_r+0xdc>
 80038e2:	f8c8 7000 	str.w	r7, [r8]
 80038e6:	e00f      	b.n	8003908 <_malloc_r+0xa8>
 80038e8:	6822      	ldr	r2, [r4, #0]
 80038ea:	1b52      	subs	r2, r2, r5
 80038ec:	d420      	bmi.n	8003930 <_malloc_r+0xd0>
 80038ee:	2a0b      	cmp	r2, #11
 80038f0:	d917      	bls.n	8003922 <_malloc_r+0xc2>
 80038f2:	1961      	adds	r1, r4, r5
 80038f4:	42a3      	cmp	r3, r4
 80038f6:	6025      	str	r5, [r4, #0]
 80038f8:	bf18      	it	ne
 80038fa:	6059      	strne	r1, [r3, #4]
 80038fc:	6863      	ldr	r3, [r4, #4]
 80038fe:	bf08      	it	eq
 8003900:	f8c8 1000 	streq.w	r1, [r8]
 8003904:	5162      	str	r2, [r4, r5]
 8003906:	604b      	str	r3, [r1, #4]
 8003908:	4630      	mov	r0, r6
 800390a:	f000 f82f 	bl	800396c <__malloc_unlock>
 800390e:	f104 000b 	add.w	r0, r4, #11
 8003912:	1d23      	adds	r3, r4, #4
 8003914:	f020 0007 	bic.w	r0, r0, #7
 8003918:	1ac2      	subs	r2, r0, r3
 800391a:	bf1c      	itt	ne
 800391c:	1a1b      	subne	r3, r3, r0
 800391e:	50a3      	strne	r3, [r4, r2]
 8003920:	e7af      	b.n	8003882 <_malloc_r+0x22>
 8003922:	6862      	ldr	r2, [r4, #4]
 8003924:	42a3      	cmp	r3, r4
 8003926:	bf0c      	ite	eq
 8003928:	f8c8 2000 	streq.w	r2, [r8]
 800392c:	605a      	strne	r2, [r3, #4]
 800392e:	e7eb      	b.n	8003908 <_malloc_r+0xa8>
 8003930:	4623      	mov	r3, r4
 8003932:	6864      	ldr	r4, [r4, #4]
 8003934:	e7ae      	b.n	8003894 <_malloc_r+0x34>
 8003936:	463c      	mov	r4, r7
 8003938:	687f      	ldr	r7, [r7, #4]
 800393a:	e7b6      	b.n	80038aa <_malloc_r+0x4a>
 800393c:	461a      	mov	r2, r3
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	42a3      	cmp	r3, r4
 8003942:	d1fb      	bne.n	800393c <_malloc_r+0xdc>
 8003944:	2300      	movs	r3, #0
 8003946:	6053      	str	r3, [r2, #4]
 8003948:	e7de      	b.n	8003908 <_malloc_r+0xa8>
 800394a:	230c      	movs	r3, #12
 800394c:	6033      	str	r3, [r6, #0]
 800394e:	4630      	mov	r0, r6
 8003950:	f000 f80c 	bl	800396c <__malloc_unlock>
 8003954:	e794      	b.n	8003880 <_malloc_r+0x20>
 8003956:	6005      	str	r5, [r0, #0]
 8003958:	e7d6      	b.n	8003908 <_malloc_r+0xa8>
 800395a:	bf00      	nop
 800395c:	20000770 	.word	0x20000770

08003960 <__malloc_lock>:
 8003960:	4801      	ldr	r0, [pc, #4]	@ (8003968 <__malloc_lock+0x8>)
 8003962:	f7ff b8b8 	b.w	8002ad6 <__retarget_lock_acquire_recursive>
 8003966:	bf00      	nop
 8003968:	20000768 	.word	0x20000768

0800396c <__malloc_unlock>:
 800396c:	4801      	ldr	r0, [pc, #4]	@ (8003974 <__malloc_unlock+0x8>)
 800396e:	f7ff b8b3 	b.w	8002ad8 <__retarget_lock_release_recursive>
 8003972:	bf00      	nop
 8003974:	20000768 	.word	0x20000768

08003978 <_Balloc>:
 8003978:	b570      	push	{r4, r5, r6, lr}
 800397a:	69c6      	ldr	r6, [r0, #28]
 800397c:	4604      	mov	r4, r0
 800397e:	460d      	mov	r5, r1
 8003980:	b976      	cbnz	r6, 80039a0 <_Balloc+0x28>
 8003982:	2010      	movs	r0, #16
 8003984:	f7ff ff42 	bl	800380c <malloc>
 8003988:	4602      	mov	r2, r0
 800398a:	61e0      	str	r0, [r4, #28]
 800398c:	b920      	cbnz	r0, 8003998 <_Balloc+0x20>
 800398e:	4b18      	ldr	r3, [pc, #96]	@ (80039f0 <_Balloc+0x78>)
 8003990:	4818      	ldr	r0, [pc, #96]	@ (80039f4 <_Balloc+0x7c>)
 8003992:	216b      	movs	r1, #107	@ 0x6b
 8003994:	f000 ff84 	bl	80048a0 <__assert_func>
 8003998:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800399c:	6006      	str	r6, [r0, #0]
 800399e:	60c6      	str	r6, [r0, #12]
 80039a0:	69e6      	ldr	r6, [r4, #28]
 80039a2:	68f3      	ldr	r3, [r6, #12]
 80039a4:	b183      	cbz	r3, 80039c8 <_Balloc+0x50>
 80039a6:	69e3      	ldr	r3, [r4, #28]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80039ae:	b9b8      	cbnz	r0, 80039e0 <_Balloc+0x68>
 80039b0:	2101      	movs	r1, #1
 80039b2:	fa01 f605 	lsl.w	r6, r1, r5
 80039b6:	1d72      	adds	r2, r6, #5
 80039b8:	0092      	lsls	r2, r2, #2
 80039ba:	4620      	mov	r0, r4
 80039bc:	f000 ff8e 	bl	80048dc <_calloc_r>
 80039c0:	b160      	cbz	r0, 80039dc <_Balloc+0x64>
 80039c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80039c6:	e00e      	b.n	80039e6 <_Balloc+0x6e>
 80039c8:	2221      	movs	r2, #33	@ 0x21
 80039ca:	2104      	movs	r1, #4
 80039cc:	4620      	mov	r0, r4
 80039ce:	f000 ff85 	bl	80048dc <_calloc_r>
 80039d2:	69e3      	ldr	r3, [r4, #28]
 80039d4:	60f0      	str	r0, [r6, #12]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d1e4      	bne.n	80039a6 <_Balloc+0x2e>
 80039dc:	2000      	movs	r0, #0
 80039de:	bd70      	pop	{r4, r5, r6, pc}
 80039e0:	6802      	ldr	r2, [r0, #0]
 80039e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80039e6:	2300      	movs	r3, #0
 80039e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80039ec:	e7f7      	b.n	80039de <_Balloc+0x66>
 80039ee:	bf00      	nop
 80039f0:	08005489 	.word	0x08005489
 80039f4:	08005509 	.word	0x08005509

080039f8 <_Bfree>:
 80039f8:	b570      	push	{r4, r5, r6, lr}
 80039fa:	69c6      	ldr	r6, [r0, #28]
 80039fc:	4605      	mov	r5, r0
 80039fe:	460c      	mov	r4, r1
 8003a00:	b976      	cbnz	r6, 8003a20 <_Bfree+0x28>
 8003a02:	2010      	movs	r0, #16
 8003a04:	f7ff ff02 	bl	800380c <malloc>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	61e8      	str	r0, [r5, #28]
 8003a0c:	b920      	cbnz	r0, 8003a18 <_Bfree+0x20>
 8003a0e:	4b09      	ldr	r3, [pc, #36]	@ (8003a34 <_Bfree+0x3c>)
 8003a10:	4809      	ldr	r0, [pc, #36]	@ (8003a38 <_Bfree+0x40>)
 8003a12:	218f      	movs	r1, #143	@ 0x8f
 8003a14:	f000 ff44 	bl	80048a0 <__assert_func>
 8003a18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003a1c:	6006      	str	r6, [r0, #0]
 8003a1e:	60c6      	str	r6, [r0, #12]
 8003a20:	b13c      	cbz	r4, 8003a32 <_Bfree+0x3a>
 8003a22:	69eb      	ldr	r3, [r5, #28]
 8003a24:	6862      	ldr	r2, [r4, #4]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003a2c:	6021      	str	r1, [r4, #0]
 8003a2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003a32:	bd70      	pop	{r4, r5, r6, pc}
 8003a34:	08005489 	.word	0x08005489
 8003a38:	08005509 	.word	0x08005509

08003a3c <__multadd>:
 8003a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a40:	690d      	ldr	r5, [r1, #16]
 8003a42:	4607      	mov	r7, r0
 8003a44:	460c      	mov	r4, r1
 8003a46:	461e      	mov	r6, r3
 8003a48:	f101 0c14 	add.w	ip, r1, #20
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	f8dc 3000 	ldr.w	r3, [ip]
 8003a52:	b299      	uxth	r1, r3
 8003a54:	fb02 6101 	mla	r1, r2, r1, r6
 8003a58:	0c1e      	lsrs	r6, r3, #16
 8003a5a:	0c0b      	lsrs	r3, r1, #16
 8003a5c:	fb02 3306 	mla	r3, r2, r6, r3
 8003a60:	b289      	uxth	r1, r1
 8003a62:	3001      	adds	r0, #1
 8003a64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003a68:	4285      	cmp	r5, r0
 8003a6a:	f84c 1b04 	str.w	r1, [ip], #4
 8003a6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003a72:	dcec      	bgt.n	8003a4e <__multadd+0x12>
 8003a74:	b30e      	cbz	r6, 8003aba <__multadd+0x7e>
 8003a76:	68a3      	ldr	r3, [r4, #8]
 8003a78:	42ab      	cmp	r3, r5
 8003a7a:	dc19      	bgt.n	8003ab0 <__multadd+0x74>
 8003a7c:	6861      	ldr	r1, [r4, #4]
 8003a7e:	4638      	mov	r0, r7
 8003a80:	3101      	adds	r1, #1
 8003a82:	f7ff ff79 	bl	8003978 <_Balloc>
 8003a86:	4680      	mov	r8, r0
 8003a88:	b928      	cbnz	r0, 8003a96 <__multadd+0x5a>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac0 <__multadd+0x84>)
 8003a8e:	480d      	ldr	r0, [pc, #52]	@ (8003ac4 <__multadd+0x88>)
 8003a90:	21ba      	movs	r1, #186	@ 0xba
 8003a92:	f000 ff05 	bl	80048a0 <__assert_func>
 8003a96:	6922      	ldr	r2, [r4, #16]
 8003a98:	3202      	adds	r2, #2
 8003a9a:	f104 010c 	add.w	r1, r4, #12
 8003a9e:	0092      	lsls	r2, r2, #2
 8003aa0:	300c      	adds	r0, #12
 8003aa2:	f000 feef 	bl	8004884 <memcpy>
 8003aa6:	4621      	mov	r1, r4
 8003aa8:	4638      	mov	r0, r7
 8003aaa:	f7ff ffa5 	bl	80039f8 <_Bfree>
 8003aae:	4644      	mov	r4, r8
 8003ab0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003ab4:	3501      	adds	r5, #1
 8003ab6:	615e      	str	r6, [r3, #20]
 8003ab8:	6125      	str	r5, [r4, #16]
 8003aba:	4620      	mov	r0, r4
 8003abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ac0:	080054f8 	.word	0x080054f8
 8003ac4:	08005509 	.word	0x08005509

08003ac8 <__hi0bits>:
 8003ac8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8003acc:	4603      	mov	r3, r0
 8003ace:	bf36      	itet	cc
 8003ad0:	0403      	lslcc	r3, r0, #16
 8003ad2:	2000      	movcs	r0, #0
 8003ad4:	2010      	movcc	r0, #16
 8003ad6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ada:	bf3c      	itt	cc
 8003adc:	021b      	lslcc	r3, r3, #8
 8003ade:	3008      	addcc	r0, #8
 8003ae0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ae4:	bf3c      	itt	cc
 8003ae6:	011b      	lslcc	r3, r3, #4
 8003ae8:	3004      	addcc	r0, #4
 8003aea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aee:	bf3c      	itt	cc
 8003af0:	009b      	lslcc	r3, r3, #2
 8003af2:	3002      	addcc	r0, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	db05      	blt.n	8003b04 <__hi0bits+0x3c>
 8003af8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8003afc:	f100 0001 	add.w	r0, r0, #1
 8003b00:	bf08      	it	eq
 8003b02:	2020      	moveq	r0, #32
 8003b04:	4770      	bx	lr

08003b06 <__lo0bits>:
 8003b06:	6803      	ldr	r3, [r0, #0]
 8003b08:	4602      	mov	r2, r0
 8003b0a:	f013 0007 	ands.w	r0, r3, #7
 8003b0e:	d00b      	beq.n	8003b28 <__lo0bits+0x22>
 8003b10:	07d9      	lsls	r1, r3, #31
 8003b12:	d421      	bmi.n	8003b58 <__lo0bits+0x52>
 8003b14:	0798      	lsls	r0, r3, #30
 8003b16:	bf49      	itett	mi
 8003b18:	085b      	lsrmi	r3, r3, #1
 8003b1a:	089b      	lsrpl	r3, r3, #2
 8003b1c:	2001      	movmi	r0, #1
 8003b1e:	6013      	strmi	r3, [r2, #0]
 8003b20:	bf5c      	itt	pl
 8003b22:	6013      	strpl	r3, [r2, #0]
 8003b24:	2002      	movpl	r0, #2
 8003b26:	4770      	bx	lr
 8003b28:	b299      	uxth	r1, r3
 8003b2a:	b909      	cbnz	r1, 8003b30 <__lo0bits+0x2a>
 8003b2c:	0c1b      	lsrs	r3, r3, #16
 8003b2e:	2010      	movs	r0, #16
 8003b30:	b2d9      	uxtb	r1, r3
 8003b32:	b909      	cbnz	r1, 8003b38 <__lo0bits+0x32>
 8003b34:	3008      	adds	r0, #8
 8003b36:	0a1b      	lsrs	r3, r3, #8
 8003b38:	0719      	lsls	r1, r3, #28
 8003b3a:	bf04      	itt	eq
 8003b3c:	091b      	lsreq	r3, r3, #4
 8003b3e:	3004      	addeq	r0, #4
 8003b40:	0799      	lsls	r1, r3, #30
 8003b42:	bf04      	itt	eq
 8003b44:	089b      	lsreq	r3, r3, #2
 8003b46:	3002      	addeq	r0, #2
 8003b48:	07d9      	lsls	r1, r3, #31
 8003b4a:	d403      	bmi.n	8003b54 <__lo0bits+0x4e>
 8003b4c:	085b      	lsrs	r3, r3, #1
 8003b4e:	f100 0001 	add.w	r0, r0, #1
 8003b52:	d003      	beq.n	8003b5c <__lo0bits+0x56>
 8003b54:	6013      	str	r3, [r2, #0]
 8003b56:	4770      	bx	lr
 8003b58:	2000      	movs	r0, #0
 8003b5a:	4770      	bx	lr
 8003b5c:	2020      	movs	r0, #32
 8003b5e:	4770      	bx	lr

08003b60 <__i2b>:
 8003b60:	b510      	push	{r4, lr}
 8003b62:	460c      	mov	r4, r1
 8003b64:	2101      	movs	r1, #1
 8003b66:	f7ff ff07 	bl	8003978 <_Balloc>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	b928      	cbnz	r0, 8003b7a <__i2b+0x1a>
 8003b6e:	4b05      	ldr	r3, [pc, #20]	@ (8003b84 <__i2b+0x24>)
 8003b70:	4805      	ldr	r0, [pc, #20]	@ (8003b88 <__i2b+0x28>)
 8003b72:	f240 1145 	movw	r1, #325	@ 0x145
 8003b76:	f000 fe93 	bl	80048a0 <__assert_func>
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	6144      	str	r4, [r0, #20]
 8003b7e:	6103      	str	r3, [r0, #16]
 8003b80:	bd10      	pop	{r4, pc}
 8003b82:	bf00      	nop
 8003b84:	080054f8 	.word	0x080054f8
 8003b88:	08005509 	.word	0x08005509

08003b8c <__multiply>:
 8003b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b90:	4614      	mov	r4, r2
 8003b92:	690a      	ldr	r2, [r1, #16]
 8003b94:	6923      	ldr	r3, [r4, #16]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	bfa8      	it	ge
 8003b9a:	4623      	movge	r3, r4
 8003b9c:	460f      	mov	r7, r1
 8003b9e:	bfa4      	itt	ge
 8003ba0:	460c      	movge	r4, r1
 8003ba2:	461f      	movge	r7, r3
 8003ba4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8003ba8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8003bac:	68a3      	ldr	r3, [r4, #8]
 8003bae:	6861      	ldr	r1, [r4, #4]
 8003bb0:	eb0a 0609 	add.w	r6, sl, r9
 8003bb4:	42b3      	cmp	r3, r6
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	bfb8      	it	lt
 8003bba:	3101      	addlt	r1, #1
 8003bbc:	f7ff fedc 	bl	8003978 <_Balloc>
 8003bc0:	b930      	cbnz	r0, 8003bd0 <__multiply+0x44>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	4b44      	ldr	r3, [pc, #272]	@ (8003cd8 <__multiply+0x14c>)
 8003bc6:	4845      	ldr	r0, [pc, #276]	@ (8003cdc <__multiply+0x150>)
 8003bc8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8003bcc:	f000 fe68 	bl	80048a0 <__assert_func>
 8003bd0:	f100 0514 	add.w	r5, r0, #20
 8003bd4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8003bd8:	462b      	mov	r3, r5
 8003bda:	2200      	movs	r2, #0
 8003bdc:	4543      	cmp	r3, r8
 8003bde:	d321      	bcc.n	8003c24 <__multiply+0x98>
 8003be0:	f107 0114 	add.w	r1, r7, #20
 8003be4:	f104 0214 	add.w	r2, r4, #20
 8003be8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8003bec:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8003bf0:	9302      	str	r3, [sp, #8]
 8003bf2:	1b13      	subs	r3, r2, r4
 8003bf4:	3b15      	subs	r3, #21
 8003bf6:	f023 0303 	bic.w	r3, r3, #3
 8003bfa:	3304      	adds	r3, #4
 8003bfc:	f104 0715 	add.w	r7, r4, #21
 8003c00:	42ba      	cmp	r2, r7
 8003c02:	bf38      	it	cc
 8003c04:	2304      	movcc	r3, #4
 8003c06:	9301      	str	r3, [sp, #4]
 8003c08:	9b02      	ldr	r3, [sp, #8]
 8003c0a:	9103      	str	r1, [sp, #12]
 8003c0c:	428b      	cmp	r3, r1
 8003c0e:	d80c      	bhi.n	8003c2a <__multiply+0x9e>
 8003c10:	2e00      	cmp	r6, #0
 8003c12:	dd03      	ble.n	8003c1c <__multiply+0x90>
 8003c14:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d05b      	beq.n	8003cd4 <__multiply+0x148>
 8003c1c:	6106      	str	r6, [r0, #16]
 8003c1e:	b005      	add	sp, #20
 8003c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c24:	f843 2b04 	str.w	r2, [r3], #4
 8003c28:	e7d8      	b.n	8003bdc <__multiply+0x50>
 8003c2a:	f8b1 a000 	ldrh.w	sl, [r1]
 8003c2e:	f1ba 0f00 	cmp.w	sl, #0
 8003c32:	d024      	beq.n	8003c7e <__multiply+0xf2>
 8003c34:	f104 0e14 	add.w	lr, r4, #20
 8003c38:	46a9      	mov	r9, r5
 8003c3a:	f04f 0c00 	mov.w	ip, #0
 8003c3e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8003c42:	f8d9 3000 	ldr.w	r3, [r9]
 8003c46:	fa1f fb87 	uxth.w	fp, r7
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	fb0a 330b 	mla	r3, sl, fp, r3
 8003c50:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8003c54:	f8d9 7000 	ldr.w	r7, [r9]
 8003c58:	4463      	add	r3, ip
 8003c5a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8003c5e:	fb0a c70b 	mla	r7, sl, fp, ip
 8003c62:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8003c6c:	4572      	cmp	r2, lr
 8003c6e:	f849 3b04 	str.w	r3, [r9], #4
 8003c72:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8003c76:	d8e2      	bhi.n	8003c3e <__multiply+0xb2>
 8003c78:	9b01      	ldr	r3, [sp, #4]
 8003c7a:	f845 c003 	str.w	ip, [r5, r3]
 8003c7e:	9b03      	ldr	r3, [sp, #12]
 8003c80:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8003c84:	3104      	adds	r1, #4
 8003c86:	f1b9 0f00 	cmp.w	r9, #0
 8003c8a:	d021      	beq.n	8003cd0 <__multiply+0x144>
 8003c8c:	682b      	ldr	r3, [r5, #0]
 8003c8e:	f104 0c14 	add.w	ip, r4, #20
 8003c92:	46ae      	mov	lr, r5
 8003c94:	f04f 0a00 	mov.w	sl, #0
 8003c98:	f8bc b000 	ldrh.w	fp, [ip]
 8003c9c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8003ca0:	fb09 770b 	mla	r7, r9, fp, r7
 8003ca4:	4457      	add	r7, sl
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8003cac:	f84e 3b04 	str.w	r3, [lr], #4
 8003cb0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003cb4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003cb8:	f8be 3000 	ldrh.w	r3, [lr]
 8003cbc:	fb09 330a 	mla	r3, r9, sl, r3
 8003cc0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8003cc4:	4562      	cmp	r2, ip
 8003cc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003cca:	d8e5      	bhi.n	8003c98 <__multiply+0x10c>
 8003ccc:	9f01      	ldr	r7, [sp, #4]
 8003cce:	51eb      	str	r3, [r5, r7]
 8003cd0:	3504      	adds	r5, #4
 8003cd2:	e799      	b.n	8003c08 <__multiply+0x7c>
 8003cd4:	3e01      	subs	r6, #1
 8003cd6:	e79b      	b.n	8003c10 <__multiply+0x84>
 8003cd8:	080054f8 	.word	0x080054f8
 8003cdc:	08005509 	.word	0x08005509

08003ce0 <__pow5mult>:
 8003ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ce4:	4615      	mov	r5, r2
 8003ce6:	f012 0203 	ands.w	r2, r2, #3
 8003cea:	4607      	mov	r7, r0
 8003cec:	460e      	mov	r6, r1
 8003cee:	d007      	beq.n	8003d00 <__pow5mult+0x20>
 8003cf0:	4c25      	ldr	r4, [pc, #148]	@ (8003d88 <__pow5mult+0xa8>)
 8003cf2:	3a01      	subs	r2, #1
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003cfa:	f7ff fe9f 	bl	8003a3c <__multadd>
 8003cfe:	4606      	mov	r6, r0
 8003d00:	10ad      	asrs	r5, r5, #2
 8003d02:	d03d      	beq.n	8003d80 <__pow5mult+0xa0>
 8003d04:	69fc      	ldr	r4, [r7, #28]
 8003d06:	b97c      	cbnz	r4, 8003d28 <__pow5mult+0x48>
 8003d08:	2010      	movs	r0, #16
 8003d0a:	f7ff fd7f 	bl	800380c <malloc>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	61f8      	str	r0, [r7, #28]
 8003d12:	b928      	cbnz	r0, 8003d20 <__pow5mult+0x40>
 8003d14:	4b1d      	ldr	r3, [pc, #116]	@ (8003d8c <__pow5mult+0xac>)
 8003d16:	481e      	ldr	r0, [pc, #120]	@ (8003d90 <__pow5mult+0xb0>)
 8003d18:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8003d1c:	f000 fdc0 	bl	80048a0 <__assert_func>
 8003d20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003d24:	6004      	str	r4, [r0, #0]
 8003d26:	60c4      	str	r4, [r0, #12]
 8003d28:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8003d2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003d30:	b94c      	cbnz	r4, 8003d46 <__pow5mult+0x66>
 8003d32:	f240 2171 	movw	r1, #625	@ 0x271
 8003d36:	4638      	mov	r0, r7
 8003d38:	f7ff ff12 	bl	8003b60 <__i2b>
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	f8c8 0008 	str.w	r0, [r8, #8]
 8003d42:	4604      	mov	r4, r0
 8003d44:	6003      	str	r3, [r0, #0]
 8003d46:	f04f 0900 	mov.w	r9, #0
 8003d4a:	07eb      	lsls	r3, r5, #31
 8003d4c:	d50a      	bpl.n	8003d64 <__pow5mult+0x84>
 8003d4e:	4631      	mov	r1, r6
 8003d50:	4622      	mov	r2, r4
 8003d52:	4638      	mov	r0, r7
 8003d54:	f7ff ff1a 	bl	8003b8c <__multiply>
 8003d58:	4631      	mov	r1, r6
 8003d5a:	4680      	mov	r8, r0
 8003d5c:	4638      	mov	r0, r7
 8003d5e:	f7ff fe4b 	bl	80039f8 <_Bfree>
 8003d62:	4646      	mov	r6, r8
 8003d64:	106d      	asrs	r5, r5, #1
 8003d66:	d00b      	beq.n	8003d80 <__pow5mult+0xa0>
 8003d68:	6820      	ldr	r0, [r4, #0]
 8003d6a:	b938      	cbnz	r0, 8003d7c <__pow5mult+0x9c>
 8003d6c:	4622      	mov	r2, r4
 8003d6e:	4621      	mov	r1, r4
 8003d70:	4638      	mov	r0, r7
 8003d72:	f7ff ff0b 	bl	8003b8c <__multiply>
 8003d76:	6020      	str	r0, [r4, #0]
 8003d78:	f8c0 9000 	str.w	r9, [r0]
 8003d7c:	4604      	mov	r4, r0
 8003d7e:	e7e4      	b.n	8003d4a <__pow5mult+0x6a>
 8003d80:	4630      	mov	r0, r6
 8003d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d86:	bf00      	nop
 8003d88:	08005564 	.word	0x08005564
 8003d8c:	08005489 	.word	0x08005489
 8003d90:	08005509 	.word	0x08005509

08003d94 <__lshift>:
 8003d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d98:	460c      	mov	r4, r1
 8003d9a:	6849      	ldr	r1, [r1, #4]
 8003d9c:	6923      	ldr	r3, [r4, #16]
 8003d9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8003da2:	68a3      	ldr	r3, [r4, #8]
 8003da4:	4607      	mov	r7, r0
 8003da6:	4691      	mov	r9, r2
 8003da8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003dac:	f108 0601 	add.w	r6, r8, #1
 8003db0:	42b3      	cmp	r3, r6
 8003db2:	db0b      	blt.n	8003dcc <__lshift+0x38>
 8003db4:	4638      	mov	r0, r7
 8003db6:	f7ff fddf 	bl	8003978 <_Balloc>
 8003dba:	4605      	mov	r5, r0
 8003dbc:	b948      	cbnz	r0, 8003dd2 <__lshift+0x3e>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	4b28      	ldr	r3, [pc, #160]	@ (8003e64 <__lshift+0xd0>)
 8003dc2:	4829      	ldr	r0, [pc, #164]	@ (8003e68 <__lshift+0xd4>)
 8003dc4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8003dc8:	f000 fd6a 	bl	80048a0 <__assert_func>
 8003dcc:	3101      	adds	r1, #1
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	e7ee      	b.n	8003db0 <__lshift+0x1c>
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	f100 0114 	add.w	r1, r0, #20
 8003dd8:	f100 0210 	add.w	r2, r0, #16
 8003ddc:	4618      	mov	r0, r3
 8003dde:	4553      	cmp	r3, sl
 8003de0:	db33      	blt.n	8003e4a <__lshift+0xb6>
 8003de2:	6920      	ldr	r0, [r4, #16]
 8003de4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003de8:	f104 0314 	add.w	r3, r4, #20
 8003dec:	f019 091f 	ands.w	r9, r9, #31
 8003df0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003df4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8003df8:	d02b      	beq.n	8003e52 <__lshift+0xbe>
 8003dfa:	f1c9 0e20 	rsb	lr, r9, #32
 8003dfe:	468a      	mov	sl, r1
 8003e00:	2200      	movs	r2, #0
 8003e02:	6818      	ldr	r0, [r3, #0]
 8003e04:	fa00 f009 	lsl.w	r0, r0, r9
 8003e08:	4310      	orrs	r0, r2
 8003e0a:	f84a 0b04 	str.w	r0, [sl], #4
 8003e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e12:	459c      	cmp	ip, r3
 8003e14:	fa22 f20e 	lsr.w	r2, r2, lr
 8003e18:	d8f3      	bhi.n	8003e02 <__lshift+0x6e>
 8003e1a:	ebac 0304 	sub.w	r3, ip, r4
 8003e1e:	3b15      	subs	r3, #21
 8003e20:	f023 0303 	bic.w	r3, r3, #3
 8003e24:	3304      	adds	r3, #4
 8003e26:	f104 0015 	add.w	r0, r4, #21
 8003e2a:	4584      	cmp	ip, r0
 8003e2c:	bf38      	it	cc
 8003e2e:	2304      	movcc	r3, #4
 8003e30:	50ca      	str	r2, [r1, r3]
 8003e32:	b10a      	cbz	r2, 8003e38 <__lshift+0xa4>
 8003e34:	f108 0602 	add.w	r6, r8, #2
 8003e38:	3e01      	subs	r6, #1
 8003e3a:	4638      	mov	r0, r7
 8003e3c:	612e      	str	r6, [r5, #16]
 8003e3e:	4621      	mov	r1, r4
 8003e40:	f7ff fdda 	bl	80039f8 <_Bfree>
 8003e44:	4628      	mov	r0, r5
 8003e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8003e4e:	3301      	adds	r3, #1
 8003e50:	e7c5      	b.n	8003dde <__lshift+0x4a>
 8003e52:	3904      	subs	r1, #4
 8003e54:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e58:	f841 2f04 	str.w	r2, [r1, #4]!
 8003e5c:	459c      	cmp	ip, r3
 8003e5e:	d8f9      	bhi.n	8003e54 <__lshift+0xc0>
 8003e60:	e7ea      	b.n	8003e38 <__lshift+0xa4>
 8003e62:	bf00      	nop
 8003e64:	080054f8 	.word	0x080054f8
 8003e68:	08005509 	.word	0x08005509

08003e6c <__mcmp>:
 8003e6c:	690a      	ldr	r2, [r1, #16]
 8003e6e:	4603      	mov	r3, r0
 8003e70:	6900      	ldr	r0, [r0, #16]
 8003e72:	1a80      	subs	r0, r0, r2
 8003e74:	b530      	push	{r4, r5, lr}
 8003e76:	d10e      	bne.n	8003e96 <__mcmp+0x2a>
 8003e78:	3314      	adds	r3, #20
 8003e7a:	3114      	adds	r1, #20
 8003e7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8003e80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8003e84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8003e88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003e8c:	4295      	cmp	r5, r2
 8003e8e:	d003      	beq.n	8003e98 <__mcmp+0x2c>
 8003e90:	d205      	bcs.n	8003e9e <__mcmp+0x32>
 8003e92:	f04f 30ff 	mov.w	r0, #4294967295
 8003e96:	bd30      	pop	{r4, r5, pc}
 8003e98:	42a3      	cmp	r3, r4
 8003e9a:	d3f3      	bcc.n	8003e84 <__mcmp+0x18>
 8003e9c:	e7fb      	b.n	8003e96 <__mcmp+0x2a>
 8003e9e:	2001      	movs	r0, #1
 8003ea0:	e7f9      	b.n	8003e96 <__mcmp+0x2a>
	...

08003ea4 <__mdiff>:
 8003ea4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ea8:	4689      	mov	r9, r1
 8003eaa:	4606      	mov	r6, r0
 8003eac:	4611      	mov	r1, r2
 8003eae:	4648      	mov	r0, r9
 8003eb0:	4614      	mov	r4, r2
 8003eb2:	f7ff ffdb 	bl	8003e6c <__mcmp>
 8003eb6:	1e05      	subs	r5, r0, #0
 8003eb8:	d112      	bne.n	8003ee0 <__mdiff+0x3c>
 8003eba:	4629      	mov	r1, r5
 8003ebc:	4630      	mov	r0, r6
 8003ebe:	f7ff fd5b 	bl	8003978 <_Balloc>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	b928      	cbnz	r0, 8003ed2 <__mdiff+0x2e>
 8003ec6:	4b3f      	ldr	r3, [pc, #252]	@ (8003fc4 <__mdiff+0x120>)
 8003ec8:	f240 2137 	movw	r1, #567	@ 0x237
 8003ecc:	483e      	ldr	r0, [pc, #248]	@ (8003fc8 <__mdiff+0x124>)
 8003ece:	f000 fce7 	bl	80048a0 <__assert_func>
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8003ed8:	4610      	mov	r0, r2
 8003eda:	b003      	add	sp, #12
 8003edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ee0:	bfbc      	itt	lt
 8003ee2:	464b      	movlt	r3, r9
 8003ee4:	46a1      	movlt	r9, r4
 8003ee6:	4630      	mov	r0, r6
 8003ee8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8003eec:	bfba      	itte	lt
 8003eee:	461c      	movlt	r4, r3
 8003ef0:	2501      	movlt	r5, #1
 8003ef2:	2500      	movge	r5, #0
 8003ef4:	f7ff fd40 	bl	8003978 <_Balloc>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	b918      	cbnz	r0, 8003f04 <__mdiff+0x60>
 8003efc:	4b31      	ldr	r3, [pc, #196]	@ (8003fc4 <__mdiff+0x120>)
 8003efe:	f240 2145 	movw	r1, #581	@ 0x245
 8003f02:	e7e3      	b.n	8003ecc <__mdiff+0x28>
 8003f04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8003f08:	6926      	ldr	r6, [r4, #16]
 8003f0a:	60c5      	str	r5, [r0, #12]
 8003f0c:	f109 0310 	add.w	r3, r9, #16
 8003f10:	f109 0514 	add.w	r5, r9, #20
 8003f14:	f104 0e14 	add.w	lr, r4, #20
 8003f18:	f100 0b14 	add.w	fp, r0, #20
 8003f1c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8003f20:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8003f24:	9301      	str	r3, [sp, #4]
 8003f26:	46d9      	mov	r9, fp
 8003f28:	f04f 0c00 	mov.w	ip, #0
 8003f2c:	9b01      	ldr	r3, [sp, #4]
 8003f2e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8003f32:	f853 af04 	ldr.w	sl, [r3, #4]!
 8003f36:	9301      	str	r3, [sp, #4]
 8003f38:	fa1f f38a 	uxth.w	r3, sl
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	b283      	uxth	r3, r0
 8003f40:	1acb      	subs	r3, r1, r3
 8003f42:	0c00      	lsrs	r0, r0, #16
 8003f44:	4463      	add	r3, ip
 8003f46:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8003f4a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8003f54:	4576      	cmp	r6, lr
 8003f56:	f849 3b04 	str.w	r3, [r9], #4
 8003f5a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8003f5e:	d8e5      	bhi.n	8003f2c <__mdiff+0x88>
 8003f60:	1b33      	subs	r3, r6, r4
 8003f62:	3b15      	subs	r3, #21
 8003f64:	f023 0303 	bic.w	r3, r3, #3
 8003f68:	3415      	adds	r4, #21
 8003f6a:	3304      	adds	r3, #4
 8003f6c:	42a6      	cmp	r6, r4
 8003f6e:	bf38      	it	cc
 8003f70:	2304      	movcc	r3, #4
 8003f72:	441d      	add	r5, r3
 8003f74:	445b      	add	r3, fp
 8003f76:	461e      	mov	r6, r3
 8003f78:	462c      	mov	r4, r5
 8003f7a:	4544      	cmp	r4, r8
 8003f7c:	d30e      	bcc.n	8003f9c <__mdiff+0xf8>
 8003f7e:	f108 0103 	add.w	r1, r8, #3
 8003f82:	1b49      	subs	r1, r1, r5
 8003f84:	f021 0103 	bic.w	r1, r1, #3
 8003f88:	3d03      	subs	r5, #3
 8003f8a:	45a8      	cmp	r8, r5
 8003f8c:	bf38      	it	cc
 8003f8e:	2100      	movcc	r1, #0
 8003f90:	440b      	add	r3, r1
 8003f92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8003f96:	b191      	cbz	r1, 8003fbe <__mdiff+0x11a>
 8003f98:	6117      	str	r7, [r2, #16]
 8003f9a:	e79d      	b.n	8003ed8 <__mdiff+0x34>
 8003f9c:	f854 1b04 	ldr.w	r1, [r4], #4
 8003fa0:	46e6      	mov	lr, ip
 8003fa2:	0c08      	lsrs	r0, r1, #16
 8003fa4:	fa1c fc81 	uxtah	ip, ip, r1
 8003fa8:	4471      	add	r1, lr
 8003faa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8003fae:	b289      	uxth	r1, r1
 8003fb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003fb4:	f846 1b04 	str.w	r1, [r6], #4
 8003fb8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8003fbc:	e7dd      	b.n	8003f7a <__mdiff+0xd6>
 8003fbe:	3f01      	subs	r7, #1
 8003fc0:	e7e7      	b.n	8003f92 <__mdiff+0xee>
 8003fc2:	bf00      	nop
 8003fc4:	080054f8 	.word	0x080054f8
 8003fc8:	08005509 	.word	0x08005509

08003fcc <__d2b>:
 8003fcc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003fd0:	460f      	mov	r7, r1
 8003fd2:	2101      	movs	r1, #1
 8003fd4:	ec59 8b10 	vmov	r8, r9, d0
 8003fd8:	4616      	mov	r6, r2
 8003fda:	f7ff fccd 	bl	8003978 <_Balloc>
 8003fde:	4604      	mov	r4, r0
 8003fe0:	b930      	cbnz	r0, 8003ff0 <__d2b+0x24>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	4b23      	ldr	r3, [pc, #140]	@ (8004074 <__d2b+0xa8>)
 8003fe6:	4824      	ldr	r0, [pc, #144]	@ (8004078 <__d2b+0xac>)
 8003fe8:	f240 310f 	movw	r1, #783	@ 0x30f
 8003fec:	f000 fc58 	bl	80048a0 <__assert_func>
 8003ff0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8003ff4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003ff8:	b10d      	cbz	r5, 8003ffe <__d2b+0x32>
 8003ffa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ffe:	9301      	str	r3, [sp, #4]
 8004000:	f1b8 0300 	subs.w	r3, r8, #0
 8004004:	d023      	beq.n	800404e <__d2b+0x82>
 8004006:	4668      	mov	r0, sp
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	f7ff fd7c 	bl	8003b06 <__lo0bits>
 800400e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004012:	b1d0      	cbz	r0, 800404a <__d2b+0x7e>
 8004014:	f1c0 0320 	rsb	r3, r0, #32
 8004018:	fa02 f303 	lsl.w	r3, r2, r3
 800401c:	430b      	orrs	r3, r1
 800401e:	40c2      	lsrs	r2, r0
 8004020:	6163      	str	r3, [r4, #20]
 8004022:	9201      	str	r2, [sp, #4]
 8004024:	9b01      	ldr	r3, [sp, #4]
 8004026:	61a3      	str	r3, [r4, #24]
 8004028:	2b00      	cmp	r3, #0
 800402a:	bf0c      	ite	eq
 800402c:	2201      	moveq	r2, #1
 800402e:	2202      	movne	r2, #2
 8004030:	6122      	str	r2, [r4, #16]
 8004032:	b1a5      	cbz	r5, 800405e <__d2b+0x92>
 8004034:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004038:	4405      	add	r5, r0
 800403a:	603d      	str	r5, [r7, #0]
 800403c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004040:	6030      	str	r0, [r6, #0]
 8004042:	4620      	mov	r0, r4
 8004044:	b003      	add	sp, #12
 8004046:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800404a:	6161      	str	r1, [r4, #20]
 800404c:	e7ea      	b.n	8004024 <__d2b+0x58>
 800404e:	a801      	add	r0, sp, #4
 8004050:	f7ff fd59 	bl	8003b06 <__lo0bits>
 8004054:	9b01      	ldr	r3, [sp, #4]
 8004056:	6163      	str	r3, [r4, #20]
 8004058:	3020      	adds	r0, #32
 800405a:	2201      	movs	r2, #1
 800405c:	e7e8      	b.n	8004030 <__d2b+0x64>
 800405e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004062:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004066:	6038      	str	r0, [r7, #0]
 8004068:	6918      	ldr	r0, [r3, #16]
 800406a:	f7ff fd2d 	bl	8003ac8 <__hi0bits>
 800406e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004072:	e7e5      	b.n	8004040 <__d2b+0x74>
 8004074:	080054f8 	.word	0x080054f8
 8004078:	08005509 	.word	0x08005509

0800407c <__ssputs_r>:
 800407c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004080:	688e      	ldr	r6, [r1, #8]
 8004082:	461f      	mov	r7, r3
 8004084:	42be      	cmp	r6, r7
 8004086:	680b      	ldr	r3, [r1, #0]
 8004088:	4682      	mov	sl, r0
 800408a:	460c      	mov	r4, r1
 800408c:	4690      	mov	r8, r2
 800408e:	d82d      	bhi.n	80040ec <__ssputs_r+0x70>
 8004090:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004094:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004098:	d026      	beq.n	80040e8 <__ssputs_r+0x6c>
 800409a:	6965      	ldr	r5, [r4, #20]
 800409c:	6909      	ldr	r1, [r1, #16]
 800409e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80040a2:	eba3 0901 	sub.w	r9, r3, r1
 80040a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80040aa:	1c7b      	adds	r3, r7, #1
 80040ac:	444b      	add	r3, r9
 80040ae:	106d      	asrs	r5, r5, #1
 80040b0:	429d      	cmp	r5, r3
 80040b2:	bf38      	it	cc
 80040b4:	461d      	movcc	r5, r3
 80040b6:	0553      	lsls	r3, r2, #21
 80040b8:	d527      	bpl.n	800410a <__ssputs_r+0x8e>
 80040ba:	4629      	mov	r1, r5
 80040bc:	f7ff fbd0 	bl	8003860 <_malloc_r>
 80040c0:	4606      	mov	r6, r0
 80040c2:	b360      	cbz	r0, 800411e <__ssputs_r+0xa2>
 80040c4:	6921      	ldr	r1, [r4, #16]
 80040c6:	464a      	mov	r2, r9
 80040c8:	f000 fbdc 	bl	8004884 <memcpy>
 80040cc:	89a3      	ldrh	r3, [r4, #12]
 80040ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80040d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040d6:	81a3      	strh	r3, [r4, #12]
 80040d8:	6126      	str	r6, [r4, #16]
 80040da:	6165      	str	r5, [r4, #20]
 80040dc:	444e      	add	r6, r9
 80040de:	eba5 0509 	sub.w	r5, r5, r9
 80040e2:	6026      	str	r6, [r4, #0]
 80040e4:	60a5      	str	r5, [r4, #8]
 80040e6:	463e      	mov	r6, r7
 80040e8:	42be      	cmp	r6, r7
 80040ea:	d900      	bls.n	80040ee <__ssputs_r+0x72>
 80040ec:	463e      	mov	r6, r7
 80040ee:	6820      	ldr	r0, [r4, #0]
 80040f0:	4632      	mov	r2, r6
 80040f2:	4641      	mov	r1, r8
 80040f4:	f000 fb9c 	bl	8004830 <memmove>
 80040f8:	68a3      	ldr	r3, [r4, #8]
 80040fa:	1b9b      	subs	r3, r3, r6
 80040fc:	60a3      	str	r3, [r4, #8]
 80040fe:	6823      	ldr	r3, [r4, #0]
 8004100:	4433      	add	r3, r6
 8004102:	6023      	str	r3, [r4, #0]
 8004104:	2000      	movs	r0, #0
 8004106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800410a:	462a      	mov	r2, r5
 800410c:	f000 fc0c 	bl	8004928 <_realloc_r>
 8004110:	4606      	mov	r6, r0
 8004112:	2800      	cmp	r0, #0
 8004114:	d1e0      	bne.n	80040d8 <__ssputs_r+0x5c>
 8004116:	6921      	ldr	r1, [r4, #16]
 8004118:	4650      	mov	r0, sl
 800411a:	f7ff fb2d 	bl	8003778 <_free_r>
 800411e:	230c      	movs	r3, #12
 8004120:	f8ca 3000 	str.w	r3, [sl]
 8004124:	89a3      	ldrh	r3, [r4, #12]
 8004126:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800412a:	81a3      	strh	r3, [r4, #12]
 800412c:	f04f 30ff 	mov.w	r0, #4294967295
 8004130:	e7e9      	b.n	8004106 <__ssputs_r+0x8a>
	...

08004134 <_svfiprintf_r>:
 8004134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004138:	4698      	mov	r8, r3
 800413a:	898b      	ldrh	r3, [r1, #12]
 800413c:	061b      	lsls	r3, r3, #24
 800413e:	b09d      	sub	sp, #116	@ 0x74
 8004140:	4607      	mov	r7, r0
 8004142:	460d      	mov	r5, r1
 8004144:	4614      	mov	r4, r2
 8004146:	d510      	bpl.n	800416a <_svfiprintf_r+0x36>
 8004148:	690b      	ldr	r3, [r1, #16]
 800414a:	b973      	cbnz	r3, 800416a <_svfiprintf_r+0x36>
 800414c:	2140      	movs	r1, #64	@ 0x40
 800414e:	f7ff fb87 	bl	8003860 <_malloc_r>
 8004152:	6028      	str	r0, [r5, #0]
 8004154:	6128      	str	r0, [r5, #16]
 8004156:	b930      	cbnz	r0, 8004166 <_svfiprintf_r+0x32>
 8004158:	230c      	movs	r3, #12
 800415a:	603b      	str	r3, [r7, #0]
 800415c:	f04f 30ff 	mov.w	r0, #4294967295
 8004160:	b01d      	add	sp, #116	@ 0x74
 8004162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004166:	2340      	movs	r3, #64	@ 0x40
 8004168:	616b      	str	r3, [r5, #20]
 800416a:	2300      	movs	r3, #0
 800416c:	9309      	str	r3, [sp, #36]	@ 0x24
 800416e:	2320      	movs	r3, #32
 8004170:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004174:	f8cd 800c 	str.w	r8, [sp, #12]
 8004178:	2330      	movs	r3, #48	@ 0x30
 800417a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004318 <_svfiprintf_r+0x1e4>
 800417e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004182:	f04f 0901 	mov.w	r9, #1
 8004186:	4623      	mov	r3, r4
 8004188:	469a      	mov	sl, r3
 800418a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800418e:	b10a      	cbz	r2, 8004194 <_svfiprintf_r+0x60>
 8004190:	2a25      	cmp	r2, #37	@ 0x25
 8004192:	d1f9      	bne.n	8004188 <_svfiprintf_r+0x54>
 8004194:	ebba 0b04 	subs.w	fp, sl, r4
 8004198:	d00b      	beq.n	80041b2 <_svfiprintf_r+0x7e>
 800419a:	465b      	mov	r3, fp
 800419c:	4622      	mov	r2, r4
 800419e:	4629      	mov	r1, r5
 80041a0:	4638      	mov	r0, r7
 80041a2:	f7ff ff6b 	bl	800407c <__ssputs_r>
 80041a6:	3001      	adds	r0, #1
 80041a8:	f000 80a7 	beq.w	80042fa <_svfiprintf_r+0x1c6>
 80041ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80041ae:	445a      	add	r2, fp
 80041b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80041b2:	f89a 3000 	ldrb.w	r3, [sl]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f000 809f 	beq.w	80042fa <_svfiprintf_r+0x1c6>
 80041bc:	2300      	movs	r3, #0
 80041be:	f04f 32ff 	mov.w	r2, #4294967295
 80041c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80041c6:	f10a 0a01 	add.w	sl, sl, #1
 80041ca:	9304      	str	r3, [sp, #16]
 80041cc:	9307      	str	r3, [sp, #28]
 80041ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80041d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80041d4:	4654      	mov	r4, sl
 80041d6:	2205      	movs	r2, #5
 80041d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041dc:	484e      	ldr	r0, [pc, #312]	@ (8004318 <_svfiprintf_r+0x1e4>)
 80041de:	f7fc f817 	bl	8000210 <memchr>
 80041e2:	9a04      	ldr	r2, [sp, #16]
 80041e4:	b9d8      	cbnz	r0, 800421e <_svfiprintf_r+0xea>
 80041e6:	06d0      	lsls	r0, r2, #27
 80041e8:	bf44      	itt	mi
 80041ea:	2320      	movmi	r3, #32
 80041ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80041f0:	0711      	lsls	r1, r2, #28
 80041f2:	bf44      	itt	mi
 80041f4:	232b      	movmi	r3, #43	@ 0x2b
 80041f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80041fa:	f89a 3000 	ldrb.w	r3, [sl]
 80041fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8004200:	d015      	beq.n	800422e <_svfiprintf_r+0xfa>
 8004202:	9a07      	ldr	r2, [sp, #28]
 8004204:	4654      	mov	r4, sl
 8004206:	2000      	movs	r0, #0
 8004208:	f04f 0c0a 	mov.w	ip, #10
 800420c:	4621      	mov	r1, r4
 800420e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004212:	3b30      	subs	r3, #48	@ 0x30
 8004214:	2b09      	cmp	r3, #9
 8004216:	d94b      	bls.n	80042b0 <_svfiprintf_r+0x17c>
 8004218:	b1b0      	cbz	r0, 8004248 <_svfiprintf_r+0x114>
 800421a:	9207      	str	r2, [sp, #28]
 800421c:	e014      	b.n	8004248 <_svfiprintf_r+0x114>
 800421e:	eba0 0308 	sub.w	r3, r0, r8
 8004222:	fa09 f303 	lsl.w	r3, r9, r3
 8004226:	4313      	orrs	r3, r2
 8004228:	9304      	str	r3, [sp, #16]
 800422a:	46a2      	mov	sl, r4
 800422c:	e7d2      	b.n	80041d4 <_svfiprintf_r+0xa0>
 800422e:	9b03      	ldr	r3, [sp, #12]
 8004230:	1d19      	adds	r1, r3, #4
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	9103      	str	r1, [sp, #12]
 8004236:	2b00      	cmp	r3, #0
 8004238:	bfbb      	ittet	lt
 800423a:	425b      	neglt	r3, r3
 800423c:	f042 0202 	orrlt.w	r2, r2, #2
 8004240:	9307      	strge	r3, [sp, #28]
 8004242:	9307      	strlt	r3, [sp, #28]
 8004244:	bfb8      	it	lt
 8004246:	9204      	strlt	r2, [sp, #16]
 8004248:	7823      	ldrb	r3, [r4, #0]
 800424a:	2b2e      	cmp	r3, #46	@ 0x2e
 800424c:	d10a      	bne.n	8004264 <_svfiprintf_r+0x130>
 800424e:	7863      	ldrb	r3, [r4, #1]
 8004250:	2b2a      	cmp	r3, #42	@ 0x2a
 8004252:	d132      	bne.n	80042ba <_svfiprintf_r+0x186>
 8004254:	9b03      	ldr	r3, [sp, #12]
 8004256:	1d1a      	adds	r2, r3, #4
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	9203      	str	r2, [sp, #12]
 800425c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004260:	3402      	adds	r4, #2
 8004262:	9305      	str	r3, [sp, #20]
 8004264:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004328 <_svfiprintf_r+0x1f4>
 8004268:	7821      	ldrb	r1, [r4, #0]
 800426a:	2203      	movs	r2, #3
 800426c:	4650      	mov	r0, sl
 800426e:	f7fb ffcf 	bl	8000210 <memchr>
 8004272:	b138      	cbz	r0, 8004284 <_svfiprintf_r+0x150>
 8004274:	9b04      	ldr	r3, [sp, #16]
 8004276:	eba0 000a 	sub.w	r0, r0, sl
 800427a:	2240      	movs	r2, #64	@ 0x40
 800427c:	4082      	lsls	r2, r0
 800427e:	4313      	orrs	r3, r2
 8004280:	3401      	adds	r4, #1
 8004282:	9304      	str	r3, [sp, #16]
 8004284:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004288:	4824      	ldr	r0, [pc, #144]	@ (800431c <_svfiprintf_r+0x1e8>)
 800428a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800428e:	2206      	movs	r2, #6
 8004290:	f7fb ffbe 	bl	8000210 <memchr>
 8004294:	2800      	cmp	r0, #0
 8004296:	d036      	beq.n	8004306 <_svfiprintf_r+0x1d2>
 8004298:	4b21      	ldr	r3, [pc, #132]	@ (8004320 <_svfiprintf_r+0x1ec>)
 800429a:	bb1b      	cbnz	r3, 80042e4 <_svfiprintf_r+0x1b0>
 800429c:	9b03      	ldr	r3, [sp, #12]
 800429e:	3307      	adds	r3, #7
 80042a0:	f023 0307 	bic.w	r3, r3, #7
 80042a4:	3308      	adds	r3, #8
 80042a6:	9303      	str	r3, [sp, #12]
 80042a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042aa:	4433      	add	r3, r6
 80042ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80042ae:	e76a      	b.n	8004186 <_svfiprintf_r+0x52>
 80042b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80042b4:	460c      	mov	r4, r1
 80042b6:	2001      	movs	r0, #1
 80042b8:	e7a8      	b.n	800420c <_svfiprintf_r+0xd8>
 80042ba:	2300      	movs	r3, #0
 80042bc:	3401      	adds	r4, #1
 80042be:	9305      	str	r3, [sp, #20]
 80042c0:	4619      	mov	r1, r3
 80042c2:	f04f 0c0a 	mov.w	ip, #10
 80042c6:	4620      	mov	r0, r4
 80042c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80042cc:	3a30      	subs	r2, #48	@ 0x30
 80042ce:	2a09      	cmp	r2, #9
 80042d0:	d903      	bls.n	80042da <_svfiprintf_r+0x1a6>
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d0c6      	beq.n	8004264 <_svfiprintf_r+0x130>
 80042d6:	9105      	str	r1, [sp, #20]
 80042d8:	e7c4      	b.n	8004264 <_svfiprintf_r+0x130>
 80042da:	fb0c 2101 	mla	r1, ip, r1, r2
 80042de:	4604      	mov	r4, r0
 80042e0:	2301      	movs	r3, #1
 80042e2:	e7f0      	b.n	80042c6 <_svfiprintf_r+0x192>
 80042e4:	ab03      	add	r3, sp, #12
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	462a      	mov	r2, r5
 80042ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004324 <_svfiprintf_r+0x1f0>)
 80042ec:	a904      	add	r1, sp, #16
 80042ee:	4638      	mov	r0, r7
 80042f0:	f7fd fe84 	bl	8001ffc <_printf_float>
 80042f4:	1c42      	adds	r2, r0, #1
 80042f6:	4606      	mov	r6, r0
 80042f8:	d1d6      	bne.n	80042a8 <_svfiprintf_r+0x174>
 80042fa:	89ab      	ldrh	r3, [r5, #12]
 80042fc:	065b      	lsls	r3, r3, #25
 80042fe:	f53f af2d 	bmi.w	800415c <_svfiprintf_r+0x28>
 8004302:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004304:	e72c      	b.n	8004160 <_svfiprintf_r+0x2c>
 8004306:	ab03      	add	r3, sp, #12
 8004308:	9300      	str	r3, [sp, #0]
 800430a:	462a      	mov	r2, r5
 800430c:	4b05      	ldr	r3, [pc, #20]	@ (8004324 <_svfiprintf_r+0x1f0>)
 800430e:	a904      	add	r1, sp, #16
 8004310:	4638      	mov	r0, r7
 8004312:	f7fe f90b 	bl	800252c <_printf_i>
 8004316:	e7ed      	b.n	80042f4 <_svfiprintf_r+0x1c0>
 8004318:	08005660 	.word	0x08005660
 800431c:	0800566a 	.word	0x0800566a
 8004320:	08001ffd 	.word	0x08001ffd
 8004324:	0800407d 	.word	0x0800407d
 8004328:	08005666 	.word	0x08005666

0800432c <__sfputc_r>:
 800432c:	6893      	ldr	r3, [r2, #8]
 800432e:	3b01      	subs	r3, #1
 8004330:	2b00      	cmp	r3, #0
 8004332:	b410      	push	{r4}
 8004334:	6093      	str	r3, [r2, #8]
 8004336:	da08      	bge.n	800434a <__sfputc_r+0x1e>
 8004338:	6994      	ldr	r4, [r2, #24]
 800433a:	42a3      	cmp	r3, r4
 800433c:	db01      	blt.n	8004342 <__sfputc_r+0x16>
 800433e:	290a      	cmp	r1, #10
 8004340:	d103      	bne.n	800434a <__sfputc_r+0x1e>
 8004342:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004346:	f000 b9df 	b.w	8004708 <__swbuf_r>
 800434a:	6813      	ldr	r3, [r2, #0]
 800434c:	1c58      	adds	r0, r3, #1
 800434e:	6010      	str	r0, [r2, #0]
 8004350:	7019      	strb	r1, [r3, #0]
 8004352:	4608      	mov	r0, r1
 8004354:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004358:	4770      	bx	lr

0800435a <__sfputs_r>:
 800435a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435c:	4606      	mov	r6, r0
 800435e:	460f      	mov	r7, r1
 8004360:	4614      	mov	r4, r2
 8004362:	18d5      	adds	r5, r2, r3
 8004364:	42ac      	cmp	r4, r5
 8004366:	d101      	bne.n	800436c <__sfputs_r+0x12>
 8004368:	2000      	movs	r0, #0
 800436a:	e007      	b.n	800437c <__sfputs_r+0x22>
 800436c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004370:	463a      	mov	r2, r7
 8004372:	4630      	mov	r0, r6
 8004374:	f7ff ffda 	bl	800432c <__sfputc_r>
 8004378:	1c43      	adds	r3, r0, #1
 800437a:	d1f3      	bne.n	8004364 <__sfputs_r+0xa>
 800437c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004380 <_vfiprintf_r>:
 8004380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004384:	460d      	mov	r5, r1
 8004386:	b09d      	sub	sp, #116	@ 0x74
 8004388:	4614      	mov	r4, r2
 800438a:	4698      	mov	r8, r3
 800438c:	4606      	mov	r6, r0
 800438e:	b118      	cbz	r0, 8004398 <_vfiprintf_r+0x18>
 8004390:	6a03      	ldr	r3, [r0, #32]
 8004392:	b90b      	cbnz	r3, 8004398 <_vfiprintf_r+0x18>
 8004394:	f7fe fa76 	bl	8002884 <__sinit>
 8004398:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800439a:	07d9      	lsls	r1, r3, #31
 800439c:	d405      	bmi.n	80043aa <_vfiprintf_r+0x2a>
 800439e:	89ab      	ldrh	r3, [r5, #12]
 80043a0:	059a      	lsls	r2, r3, #22
 80043a2:	d402      	bmi.n	80043aa <_vfiprintf_r+0x2a>
 80043a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80043a6:	f7fe fb96 	bl	8002ad6 <__retarget_lock_acquire_recursive>
 80043aa:	89ab      	ldrh	r3, [r5, #12]
 80043ac:	071b      	lsls	r3, r3, #28
 80043ae:	d501      	bpl.n	80043b4 <_vfiprintf_r+0x34>
 80043b0:	692b      	ldr	r3, [r5, #16]
 80043b2:	b99b      	cbnz	r3, 80043dc <_vfiprintf_r+0x5c>
 80043b4:	4629      	mov	r1, r5
 80043b6:	4630      	mov	r0, r6
 80043b8:	f000 f9e4 	bl	8004784 <__swsetup_r>
 80043bc:	b170      	cbz	r0, 80043dc <_vfiprintf_r+0x5c>
 80043be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80043c0:	07dc      	lsls	r4, r3, #31
 80043c2:	d504      	bpl.n	80043ce <_vfiprintf_r+0x4e>
 80043c4:	f04f 30ff 	mov.w	r0, #4294967295
 80043c8:	b01d      	add	sp, #116	@ 0x74
 80043ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043ce:	89ab      	ldrh	r3, [r5, #12]
 80043d0:	0598      	lsls	r0, r3, #22
 80043d2:	d4f7      	bmi.n	80043c4 <_vfiprintf_r+0x44>
 80043d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80043d6:	f7fe fb7f 	bl	8002ad8 <__retarget_lock_release_recursive>
 80043da:	e7f3      	b.n	80043c4 <_vfiprintf_r+0x44>
 80043dc:	2300      	movs	r3, #0
 80043de:	9309      	str	r3, [sp, #36]	@ 0x24
 80043e0:	2320      	movs	r3, #32
 80043e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80043e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80043ea:	2330      	movs	r3, #48	@ 0x30
 80043ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800459c <_vfiprintf_r+0x21c>
 80043f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80043f4:	f04f 0901 	mov.w	r9, #1
 80043f8:	4623      	mov	r3, r4
 80043fa:	469a      	mov	sl, r3
 80043fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004400:	b10a      	cbz	r2, 8004406 <_vfiprintf_r+0x86>
 8004402:	2a25      	cmp	r2, #37	@ 0x25
 8004404:	d1f9      	bne.n	80043fa <_vfiprintf_r+0x7a>
 8004406:	ebba 0b04 	subs.w	fp, sl, r4
 800440a:	d00b      	beq.n	8004424 <_vfiprintf_r+0xa4>
 800440c:	465b      	mov	r3, fp
 800440e:	4622      	mov	r2, r4
 8004410:	4629      	mov	r1, r5
 8004412:	4630      	mov	r0, r6
 8004414:	f7ff ffa1 	bl	800435a <__sfputs_r>
 8004418:	3001      	adds	r0, #1
 800441a:	f000 80a7 	beq.w	800456c <_vfiprintf_r+0x1ec>
 800441e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004420:	445a      	add	r2, fp
 8004422:	9209      	str	r2, [sp, #36]	@ 0x24
 8004424:	f89a 3000 	ldrb.w	r3, [sl]
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 809f 	beq.w	800456c <_vfiprintf_r+0x1ec>
 800442e:	2300      	movs	r3, #0
 8004430:	f04f 32ff 	mov.w	r2, #4294967295
 8004434:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004438:	f10a 0a01 	add.w	sl, sl, #1
 800443c:	9304      	str	r3, [sp, #16]
 800443e:	9307      	str	r3, [sp, #28]
 8004440:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004444:	931a      	str	r3, [sp, #104]	@ 0x68
 8004446:	4654      	mov	r4, sl
 8004448:	2205      	movs	r2, #5
 800444a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800444e:	4853      	ldr	r0, [pc, #332]	@ (800459c <_vfiprintf_r+0x21c>)
 8004450:	f7fb fede 	bl	8000210 <memchr>
 8004454:	9a04      	ldr	r2, [sp, #16]
 8004456:	b9d8      	cbnz	r0, 8004490 <_vfiprintf_r+0x110>
 8004458:	06d1      	lsls	r1, r2, #27
 800445a:	bf44      	itt	mi
 800445c:	2320      	movmi	r3, #32
 800445e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004462:	0713      	lsls	r3, r2, #28
 8004464:	bf44      	itt	mi
 8004466:	232b      	movmi	r3, #43	@ 0x2b
 8004468:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800446c:	f89a 3000 	ldrb.w	r3, [sl]
 8004470:	2b2a      	cmp	r3, #42	@ 0x2a
 8004472:	d015      	beq.n	80044a0 <_vfiprintf_r+0x120>
 8004474:	9a07      	ldr	r2, [sp, #28]
 8004476:	4654      	mov	r4, sl
 8004478:	2000      	movs	r0, #0
 800447a:	f04f 0c0a 	mov.w	ip, #10
 800447e:	4621      	mov	r1, r4
 8004480:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004484:	3b30      	subs	r3, #48	@ 0x30
 8004486:	2b09      	cmp	r3, #9
 8004488:	d94b      	bls.n	8004522 <_vfiprintf_r+0x1a2>
 800448a:	b1b0      	cbz	r0, 80044ba <_vfiprintf_r+0x13a>
 800448c:	9207      	str	r2, [sp, #28]
 800448e:	e014      	b.n	80044ba <_vfiprintf_r+0x13a>
 8004490:	eba0 0308 	sub.w	r3, r0, r8
 8004494:	fa09 f303 	lsl.w	r3, r9, r3
 8004498:	4313      	orrs	r3, r2
 800449a:	9304      	str	r3, [sp, #16]
 800449c:	46a2      	mov	sl, r4
 800449e:	e7d2      	b.n	8004446 <_vfiprintf_r+0xc6>
 80044a0:	9b03      	ldr	r3, [sp, #12]
 80044a2:	1d19      	adds	r1, r3, #4
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	9103      	str	r1, [sp, #12]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	bfbb      	ittet	lt
 80044ac:	425b      	neglt	r3, r3
 80044ae:	f042 0202 	orrlt.w	r2, r2, #2
 80044b2:	9307      	strge	r3, [sp, #28]
 80044b4:	9307      	strlt	r3, [sp, #28]
 80044b6:	bfb8      	it	lt
 80044b8:	9204      	strlt	r2, [sp, #16]
 80044ba:	7823      	ldrb	r3, [r4, #0]
 80044bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80044be:	d10a      	bne.n	80044d6 <_vfiprintf_r+0x156>
 80044c0:	7863      	ldrb	r3, [r4, #1]
 80044c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80044c4:	d132      	bne.n	800452c <_vfiprintf_r+0x1ac>
 80044c6:	9b03      	ldr	r3, [sp, #12]
 80044c8:	1d1a      	adds	r2, r3, #4
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	9203      	str	r2, [sp, #12]
 80044ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80044d2:	3402      	adds	r4, #2
 80044d4:	9305      	str	r3, [sp, #20]
 80044d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80045ac <_vfiprintf_r+0x22c>
 80044da:	7821      	ldrb	r1, [r4, #0]
 80044dc:	2203      	movs	r2, #3
 80044de:	4650      	mov	r0, sl
 80044e0:	f7fb fe96 	bl	8000210 <memchr>
 80044e4:	b138      	cbz	r0, 80044f6 <_vfiprintf_r+0x176>
 80044e6:	9b04      	ldr	r3, [sp, #16]
 80044e8:	eba0 000a 	sub.w	r0, r0, sl
 80044ec:	2240      	movs	r2, #64	@ 0x40
 80044ee:	4082      	lsls	r2, r0
 80044f0:	4313      	orrs	r3, r2
 80044f2:	3401      	adds	r4, #1
 80044f4:	9304      	str	r3, [sp, #16]
 80044f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044fa:	4829      	ldr	r0, [pc, #164]	@ (80045a0 <_vfiprintf_r+0x220>)
 80044fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004500:	2206      	movs	r2, #6
 8004502:	f7fb fe85 	bl	8000210 <memchr>
 8004506:	2800      	cmp	r0, #0
 8004508:	d03f      	beq.n	800458a <_vfiprintf_r+0x20a>
 800450a:	4b26      	ldr	r3, [pc, #152]	@ (80045a4 <_vfiprintf_r+0x224>)
 800450c:	bb1b      	cbnz	r3, 8004556 <_vfiprintf_r+0x1d6>
 800450e:	9b03      	ldr	r3, [sp, #12]
 8004510:	3307      	adds	r3, #7
 8004512:	f023 0307 	bic.w	r3, r3, #7
 8004516:	3308      	adds	r3, #8
 8004518:	9303      	str	r3, [sp, #12]
 800451a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800451c:	443b      	add	r3, r7
 800451e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004520:	e76a      	b.n	80043f8 <_vfiprintf_r+0x78>
 8004522:	fb0c 3202 	mla	r2, ip, r2, r3
 8004526:	460c      	mov	r4, r1
 8004528:	2001      	movs	r0, #1
 800452a:	e7a8      	b.n	800447e <_vfiprintf_r+0xfe>
 800452c:	2300      	movs	r3, #0
 800452e:	3401      	adds	r4, #1
 8004530:	9305      	str	r3, [sp, #20]
 8004532:	4619      	mov	r1, r3
 8004534:	f04f 0c0a 	mov.w	ip, #10
 8004538:	4620      	mov	r0, r4
 800453a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800453e:	3a30      	subs	r2, #48	@ 0x30
 8004540:	2a09      	cmp	r2, #9
 8004542:	d903      	bls.n	800454c <_vfiprintf_r+0x1cc>
 8004544:	2b00      	cmp	r3, #0
 8004546:	d0c6      	beq.n	80044d6 <_vfiprintf_r+0x156>
 8004548:	9105      	str	r1, [sp, #20]
 800454a:	e7c4      	b.n	80044d6 <_vfiprintf_r+0x156>
 800454c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004550:	4604      	mov	r4, r0
 8004552:	2301      	movs	r3, #1
 8004554:	e7f0      	b.n	8004538 <_vfiprintf_r+0x1b8>
 8004556:	ab03      	add	r3, sp, #12
 8004558:	9300      	str	r3, [sp, #0]
 800455a:	462a      	mov	r2, r5
 800455c:	4b12      	ldr	r3, [pc, #72]	@ (80045a8 <_vfiprintf_r+0x228>)
 800455e:	a904      	add	r1, sp, #16
 8004560:	4630      	mov	r0, r6
 8004562:	f7fd fd4b 	bl	8001ffc <_printf_float>
 8004566:	4607      	mov	r7, r0
 8004568:	1c78      	adds	r0, r7, #1
 800456a:	d1d6      	bne.n	800451a <_vfiprintf_r+0x19a>
 800456c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800456e:	07d9      	lsls	r1, r3, #31
 8004570:	d405      	bmi.n	800457e <_vfiprintf_r+0x1fe>
 8004572:	89ab      	ldrh	r3, [r5, #12]
 8004574:	059a      	lsls	r2, r3, #22
 8004576:	d402      	bmi.n	800457e <_vfiprintf_r+0x1fe>
 8004578:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800457a:	f7fe faad 	bl	8002ad8 <__retarget_lock_release_recursive>
 800457e:	89ab      	ldrh	r3, [r5, #12]
 8004580:	065b      	lsls	r3, r3, #25
 8004582:	f53f af1f 	bmi.w	80043c4 <_vfiprintf_r+0x44>
 8004586:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004588:	e71e      	b.n	80043c8 <_vfiprintf_r+0x48>
 800458a:	ab03      	add	r3, sp, #12
 800458c:	9300      	str	r3, [sp, #0]
 800458e:	462a      	mov	r2, r5
 8004590:	4b05      	ldr	r3, [pc, #20]	@ (80045a8 <_vfiprintf_r+0x228>)
 8004592:	a904      	add	r1, sp, #16
 8004594:	4630      	mov	r0, r6
 8004596:	f7fd ffc9 	bl	800252c <_printf_i>
 800459a:	e7e4      	b.n	8004566 <_vfiprintf_r+0x1e6>
 800459c:	08005660 	.word	0x08005660
 80045a0:	0800566a 	.word	0x0800566a
 80045a4:	08001ffd 	.word	0x08001ffd
 80045a8:	0800435b 	.word	0x0800435b
 80045ac:	08005666 	.word	0x08005666

080045b0 <__sflush_r>:
 80045b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80045b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045b8:	0716      	lsls	r6, r2, #28
 80045ba:	4605      	mov	r5, r0
 80045bc:	460c      	mov	r4, r1
 80045be:	d454      	bmi.n	800466a <__sflush_r+0xba>
 80045c0:	684b      	ldr	r3, [r1, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	dc02      	bgt.n	80045cc <__sflush_r+0x1c>
 80045c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	dd48      	ble.n	800465e <__sflush_r+0xae>
 80045cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80045ce:	2e00      	cmp	r6, #0
 80045d0:	d045      	beq.n	800465e <__sflush_r+0xae>
 80045d2:	2300      	movs	r3, #0
 80045d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80045d8:	682f      	ldr	r7, [r5, #0]
 80045da:	6a21      	ldr	r1, [r4, #32]
 80045dc:	602b      	str	r3, [r5, #0]
 80045de:	d030      	beq.n	8004642 <__sflush_r+0x92>
 80045e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80045e2:	89a3      	ldrh	r3, [r4, #12]
 80045e4:	0759      	lsls	r1, r3, #29
 80045e6:	d505      	bpl.n	80045f4 <__sflush_r+0x44>
 80045e8:	6863      	ldr	r3, [r4, #4]
 80045ea:	1ad2      	subs	r2, r2, r3
 80045ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80045ee:	b10b      	cbz	r3, 80045f4 <__sflush_r+0x44>
 80045f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80045f2:	1ad2      	subs	r2, r2, r3
 80045f4:	2300      	movs	r3, #0
 80045f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80045f8:	6a21      	ldr	r1, [r4, #32]
 80045fa:	4628      	mov	r0, r5
 80045fc:	47b0      	blx	r6
 80045fe:	1c43      	adds	r3, r0, #1
 8004600:	89a3      	ldrh	r3, [r4, #12]
 8004602:	d106      	bne.n	8004612 <__sflush_r+0x62>
 8004604:	6829      	ldr	r1, [r5, #0]
 8004606:	291d      	cmp	r1, #29
 8004608:	d82b      	bhi.n	8004662 <__sflush_r+0xb2>
 800460a:	4a2a      	ldr	r2, [pc, #168]	@ (80046b4 <__sflush_r+0x104>)
 800460c:	410a      	asrs	r2, r1
 800460e:	07d6      	lsls	r6, r2, #31
 8004610:	d427      	bmi.n	8004662 <__sflush_r+0xb2>
 8004612:	2200      	movs	r2, #0
 8004614:	6062      	str	r2, [r4, #4]
 8004616:	04d9      	lsls	r1, r3, #19
 8004618:	6922      	ldr	r2, [r4, #16]
 800461a:	6022      	str	r2, [r4, #0]
 800461c:	d504      	bpl.n	8004628 <__sflush_r+0x78>
 800461e:	1c42      	adds	r2, r0, #1
 8004620:	d101      	bne.n	8004626 <__sflush_r+0x76>
 8004622:	682b      	ldr	r3, [r5, #0]
 8004624:	b903      	cbnz	r3, 8004628 <__sflush_r+0x78>
 8004626:	6560      	str	r0, [r4, #84]	@ 0x54
 8004628:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800462a:	602f      	str	r7, [r5, #0]
 800462c:	b1b9      	cbz	r1, 800465e <__sflush_r+0xae>
 800462e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004632:	4299      	cmp	r1, r3
 8004634:	d002      	beq.n	800463c <__sflush_r+0x8c>
 8004636:	4628      	mov	r0, r5
 8004638:	f7ff f89e 	bl	8003778 <_free_r>
 800463c:	2300      	movs	r3, #0
 800463e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004640:	e00d      	b.n	800465e <__sflush_r+0xae>
 8004642:	2301      	movs	r3, #1
 8004644:	4628      	mov	r0, r5
 8004646:	47b0      	blx	r6
 8004648:	4602      	mov	r2, r0
 800464a:	1c50      	adds	r0, r2, #1
 800464c:	d1c9      	bne.n	80045e2 <__sflush_r+0x32>
 800464e:	682b      	ldr	r3, [r5, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d0c6      	beq.n	80045e2 <__sflush_r+0x32>
 8004654:	2b1d      	cmp	r3, #29
 8004656:	d001      	beq.n	800465c <__sflush_r+0xac>
 8004658:	2b16      	cmp	r3, #22
 800465a:	d11e      	bne.n	800469a <__sflush_r+0xea>
 800465c:	602f      	str	r7, [r5, #0]
 800465e:	2000      	movs	r0, #0
 8004660:	e022      	b.n	80046a8 <__sflush_r+0xf8>
 8004662:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004666:	b21b      	sxth	r3, r3
 8004668:	e01b      	b.n	80046a2 <__sflush_r+0xf2>
 800466a:	690f      	ldr	r7, [r1, #16]
 800466c:	2f00      	cmp	r7, #0
 800466e:	d0f6      	beq.n	800465e <__sflush_r+0xae>
 8004670:	0793      	lsls	r3, r2, #30
 8004672:	680e      	ldr	r6, [r1, #0]
 8004674:	bf08      	it	eq
 8004676:	694b      	ldreq	r3, [r1, #20]
 8004678:	600f      	str	r7, [r1, #0]
 800467a:	bf18      	it	ne
 800467c:	2300      	movne	r3, #0
 800467e:	eba6 0807 	sub.w	r8, r6, r7
 8004682:	608b      	str	r3, [r1, #8]
 8004684:	f1b8 0f00 	cmp.w	r8, #0
 8004688:	dde9      	ble.n	800465e <__sflush_r+0xae>
 800468a:	6a21      	ldr	r1, [r4, #32]
 800468c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800468e:	4643      	mov	r3, r8
 8004690:	463a      	mov	r2, r7
 8004692:	4628      	mov	r0, r5
 8004694:	47b0      	blx	r6
 8004696:	2800      	cmp	r0, #0
 8004698:	dc08      	bgt.n	80046ac <__sflush_r+0xfc>
 800469a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800469e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046a2:	81a3      	strh	r3, [r4, #12]
 80046a4:	f04f 30ff 	mov.w	r0, #4294967295
 80046a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046ac:	4407      	add	r7, r0
 80046ae:	eba8 0800 	sub.w	r8, r8, r0
 80046b2:	e7e7      	b.n	8004684 <__sflush_r+0xd4>
 80046b4:	dfbffffe 	.word	0xdfbffffe

080046b8 <_fflush_r>:
 80046b8:	b538      	push	{r3, r4, r5, lr}
 80046ba:	690b      	ldr	r3, [r1, #16]
 80046bc:	4605      	mov	r5, r0
 80046be:	460c      	mov	r4, r1
 80046c0:	b913      	cbnz	r3, 80046c8 <_fflush_r+0x10>
 80046c2:	2500      	movs	r5, #0
 80046c4:	4628      	mov	r0, r5
 80046c6:	bd38      	pop	{r3, r4, r5, pc}
 80046c8:	b118      	cbz	r0, 80046d2 <_fflush_r+0x1a>
 80046ca:	6a03      	ldr	r3, [r0, #32]
 80046cc:	b90b      	cbnz	r3, 80046d2 <_fflush_r+0x1a>
 80046ce:	f7fe f8d9 	bl	8002884 <__sinit>
 80046d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d0f3      	beq.n	80046c2 <_fflush_r+0xa>
 80046da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80046dc:	07d0      	lsls	r0, r2, #31
 80046de:	d404      	bmi.n	80046ea <_fflush_r+0x32>
 80046e0:	0599      	lsls	r1, r3, #22
 80046e2:	d402      	bmi.n	80046ea <_fflush_r+0x32>
 80046e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046e6:	f7fe f9f6 	bl	8002ad6 <__retarget_lock_acquire_recursive>
 80046ea:	4628      	mov	r0, r5
 80046ec:	4621      	mov	r1, r4
 80046ee:	f7ff ff5f 	bl	80045b0 <__sflush_r>
 80046f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80046f4:	07da      	lsls	r2, r3, #31
 80046f6:	4605      	mov	r5, r0
 80046f8:	d4e4      	bmi.n	80046c4 <_fflush_r+0xc>
 80046fa:	89a3      	ldrh	r3, [r4, #12]
 80046fc:	059b      	lsls	r3, r3, #22
 80046fe:	d4e1      	bmi.n	80046c4 <_fflush_r+0xc>
 8004700:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004702:	f7fe f9e9 	bl	8002ad8 <__retarget_lock_release_recursive>
 8004706:	e7dd      	b.n	80046c4 <_fflush_r+0xc>

08004708 <__swbuf_r>:
 8004708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800470a:	460e      	mov	r6, r1
 800470c:	4614      	mov	r4, r2
 800470e:	4605      	mov	r5, r0
 8004710:	b118      	cbz	r0, 800471a <__swbuf_r+0x12>
 8004712:	6a03      	ldr	r3, [r0, #32]
 8004714:	b90b      	cbnz	r3, 800471a <__swbuf_r+0x12>
 8004716:	f7fe f8b5 	bl	8002884 <__sinit>
 800471a:	69a3      	ldr	r3, [r4, #24]
 800471c:	60a3      	str	r3, [r4, #8]
 800471e:	89a3      	ldrh	r3, [r4, #12]
 8004720:	071a      	lsls	r2, r3, #28
 8004722:	d501      	bpl.n	8004728 <__swbuf_r+0x20>
 8004724:	6923      	ldr	r3, [r4, #16]
 8004726:	b943      	cbnz	r3, 800473a <__swbuf_r+0x32>
 8004728:	4621      	mov	r1, r4
 800472a:	4628      	mov	r0, r5
 800472c:	f000 f82a 	bl	8004784 <__swsetup_r>
 8004730:	b118      	cbz	r0, 800473a <__swbuf_r+0x32>
 8004732:	f04f 37ff 	mov.w	r7, #4294967295
 8004736:	4638      	mov	r0, r7
 8004738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800473a:	6823      	ldr	r3, [r4, #0]
 800473c:	6922      	ldr	r2, [r4, #16]
 800473e:	1a98      	subs	r0, r3, r2
 8004740:	6963      	ldr	r3, [r4, #20]
 8004742:	b2f6      	uxtb	r6, r6
 8004744:	4283      	cmp	r3, r0
 8004746:	4637      	mov	r7, r6
 8004748:	dc05      	bgt.n	8004756 <__swbuf_r+0x4e>
 800474a:	4621      	mov	r1, r4
 800474c:	4628      	mov	r0, r5
 800474e:	f7ff ffb3 	bl	80046b8 <_fflush_r>
 8004752:	2800      	cmp	r0, #0
 8004754:	d1ed      	bne.n	8004732 <__swbuf_r+0x2a>
 8004756:	68a3      	ldr	r3, [r4, #8]
 8004758:	3b01      	subs	r3, #1
 800475a:	60a3      	str	r3, [r4, #8]
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	1c5a      	adds	r2, r3, #1
 8004760:	6022      	str	r2, [r4, #0]
 8004762:	701e      	strb	r6, [r3, #0]
 8004764:	6962      	ldr	r2, [r4, #20]
 8004766:	1c43      	adds	r3, r0, #1
 8004768:	429a      	cmp	r2, r3
 800476a:	d004      	beq.n	8004776 <__swbuf_r+0x6e>
 800476c:	89a3      	ldrh	r3, [r4, #12]
 800476e:	07db      	lsls	r3, r3, #31
 8004770:	d5e1      	bpl.n	8004736 <__swbuf_r+0x2e>
 8004772:	2e0a      	cmp	r6, #10
 8004774:	d1df      	bne.n	8004736 <__swbuf_r+0x2e>
 8004776:	4621      	mov	r1, r4
 8004778:	4628      	mov	r0, r5
 800477a:	f7ff ff9d 	bl	80046b8 <_fflush_r>
 800477e:	2800      	cmp	r0, #0
 8004780:	d0d9      	beq.n	8004736 <__swbuf_r+0x2e>
 8004782:	e7d6      	b.n	8004732 <__swbuf_r+0x2a>

08004784 <__swsetup_r>:
 8004784:	b538      	push	{r3, r4, r5, lr}
 8004786:	4b29      	ldr	r3, [pc, #164]	@ (800482c <__swsetup_r+0xa8>)
 8004788:	4605      	mov	r5, r0
 800478a:	6818      	ldr	r0, [r3, #0]
 800478c:	460c      	mov	r4, r1
 800478e:	b118      	cbz	r0, 8004798 <__swsetup_r+0x14>
 8004790:	6a03      	ldr	r3, [r0, #32]
 8004792:	b90b      	cbnz	r3, 8004798 <__swsetup_r+0x14>
 8004794:	f7fe f876 	bl	8002884 <__sinit>
 8004798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800479c:	0719      	lsls	r1, r3, #28
 800479e:	d422      	bmi.n	80047e6 <__swsetup_r+0x62>
 80047a0:	06da      	lsls	r2, r3, #27
 80047a2:	d407      	bmi.n	80047b4 <__swsetup_r+0x30>
 80047a4:	2209      	movs	r2, #9
 80047a6:	602a      	str	r2, [r5, #0]
 80047a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047ac:	81a3      	strh	r3, [r4, #12]
 80047ae:	f04f 30ff 	mov.w	r0, #4294967295
 80047b2:	e033      	b.n	800481c <__swsetup_r+0x98>
 80047b4:	0758      	lsls	r0, r3, #29
 80047b6:	d512      	bpl.n	80047de <__swsetup_r+0x5a>
 80047b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047ba:	b141      	cbz	r1, 80047ce <__swsetup_r+0x4a>
 80047bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80047c0:	4299      	cmp	r1, r3
 80047c2:	d002      	beq.n	80047ca <__swsetup_r+0x46>
 80047c4:	4628      	mov	r0, r5
 80047c6:	f7fe ffd7 	bl	8003778 <_free_r>
 80047ca:	2300      	movs	r3, #0
 80047cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80047ce:	89a3      	ldrh	r3, [r4, #12]
 80047d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80047d4:	81a3      	strh	r3, [r4, #12]
 80047d6:	2300      	movs	r3, #0
 80047d8:	6063      	str	r3, [r4, #4]
 80047da:	6923      	ldr	r3, [r4, #16]
 80047dc:	6023      	str	r3, [r4, #0]
 80047de:	89a3      	ldrh	r3, [r4, #12]
 80047e0:	f043 0308 	orr.w	r3, r3, #8
 80047e4:	81a3      	strh	r3, [r4, #12]
 80047e6:	6923      	ldr	r3, [r4, #16]
 80047e8:	b94b      	cbnz	r3, 80047fe <__swsetup_r+0x7a>
 80047ea:	89a3      	ldrh	r3, [r4, #12]
 80047ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80047f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047f4:	d003      	beq.n	80047fe <__swsetup_r+0x7a>
 80047f6:	4621      	mov	r1, r4
 80047f8:	4628      	mov	r0, r5
 80047fa:	f000 f909 	bl	8004a10 <__smakebuf_r>
 80047fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004802:	f013 0201 	ands.w	r2, r3, #1
 8004806:	d00a      	beq.n	800481e <__swsetup_r+0x9a>
 8004808:	2200      	movs	r2, #0
 800480a:	60a2      	str	r2, [r4, #8]
 800480c:	6962      	ldr	r2, [r4, #20]
 800480e:	4252      	negs	r2, r2
 8004810:	61a2      	str	r2, [r4, #24]
 8004812:	6922      	ldr	r2, [r4, #16]
 8004814:	b942      	cbnz	r2, 8004828 <__swsetup_r+0xa4>
 8004816:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800481a:	d1c5      	bne.n	80047a8 <__swsetup_r+0x24>
 800481c:	bd38      	pop	{r3, r4, r5, pc}
 800481e:	0799      	lsls	r1, r3, #30
 8004820:	bf58      	it	pl
 8004822:	6962      	ldrpl	r2, [r4, #20]
 8004824:	60a2      	str	r2, [r4, #8]
 8004826:	e7f4      	b.n	8004812 <__swsetup_r+0x8e>
 8004828:	2000      	movs	r0, #0
 800482a:	e7f7      	b.n	800481c <__swsetup_r+0x98>
 800482c:	20000014 	.word	0x20000014

08004830 <memmove>:
 8004830:	4288      	cmp	r0, r1
 8004832:	b510      	push	{r4, lr}
 8004834:	eb01 0402 	add.w	r4, r1, r2
 8004838:	d902      	bls.n	8004840 <memmove+0x10>
 800483a:	4284      	cmp	r4, r0
 800483c:	4623      	mov	r3, r4
 800483e:	d807      	bhi.n	8004850 <memmove+0x20>
 8004840:	1e43      	subs	r3, r0, #1
 8004842:	42a1      	cmp	r1, r4
 8004844:	d008      	beq.n	8004858 <memmove+0x28>
 8004846:	f811 2b01 	ldrb.w	r2, [r1], #1
 800484a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800484e:	e7f8      	b.n	8004842 <memmove+0x12>
 8004850:	4402      	add	r2, r0
 8004852:	4601      	mov	r1, r0
 8004854:	428a      	cmp	r2, r1
 8004856:	d100      	bne.n	800485a <memmove+0x2a>
 8004858:	bd10      	pop	{r4, pc}
 800485a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800485e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004862:	e7f7      	b.n	8004854 <memmove+0x24>

08004864 <_sbrk_r>:
 8004864:	b538      	push	{r3, r4, r5, lr}
 8004866:	4d06      	ldr	r5, [pc, #24]	@ (8004880 <_sbrk_r+0x1c>)
 8004868:	2300      	movs	r3, #0
 800486a:	4604      	mov	r4, r0
 800486c:	4608      	mov	r0, r1
 800486e:	602b      	str	r3, [r5, #0]
 8004870:	f7fd fa30 	bl	8001cd4 <_sbrk>
 8004874:	1c43      	adds	r3, r0, #1
 8004876:	d102      	bne.n	800487e <_sbrk_r+0x1a>
 8004878:	682b      	ldr	r3, [r5, #0]
 800487a:	b103      	cbz	r3, 800487e <_sbrk_r+0x1a>
 800487c:	6023      	str	r3, [r4, #0]
 800487e:	bd38      	pop	{r3, r4, r5, pc}
 8004880:	20000764 	.word	0x20000764

08004884 <memcpy>:
 8004884:	440a      	add	r2, r1
 8004886:	4291      	cmp	r1, r2
 8004888:	f100 33ff 	add.w	r3, r0, #4294967295
 800488c:	d100      	bne.n	8004890 <memcpy+0xc>
 800488e:	4770      	bx	lr
 8004890:	b510      	push	{r4, lr}
 8004892:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800489a:	4291      	cmp	r1, r2
 800489c:	d1f9      	bne.n	8004892 <memcpy+0xe>
 800489e:	bd10      	pop	{r4, pc}

080048a0 <__assert_func>:
 80048a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80048a2:	4614      	mov	r4, r2
 80048a4:	461a      	mov	r2, r3
 80048a6:	4b09      	ldr	r3, [pc, #36]	@ (80048cc <__assert_func+0x2c>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4605      	mov	r5, r0
 80048ac:	68d8      	ldr	r0, [r3, #12]
 80048ae:	b954      	cbnz	r4, 80048c6 <__assert_func+0x26>
 80048b0:	4b07      	ldr	r3, [pc, #28]	@ (80048d0 <__assert_func+0x30>)
 80048b2:	461c      	mov	r4, r3
 80048b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80048b8:	9100      	str	r1, [sp, #0]
 80048ba:	462b      	mov	r3, r5
 80048bc:	4905      	ldr	r1, [pc, #20]	@ (80048d4 <__assert_func+0x34>)
 80048be:	f000 f86f 	bl	80049a0 <fiprintf>
 80048c2:	f000 f903 	bl	8004acc <abort>
 80048c6:	4b04      	ldr	r3, [pc, #16]	@ (80048d8 <__assert_func+0x38>)
 80048c8:	e7f4      	b.n	80048b4 <__assert_func+0x14>
 80048ca:	bf00      	nop
 80048cc:	20000014 	.word	0x20000014
 80048d0:	080056b6 	.word	0x080056b6
 80048d4:	08005688 	.word	0x08005688
 80048d8:	0800567b 	.word	0x0800567b

080048dc <_calloc_r>:
 80048dc:	b570      	push	{r4, r5, r6, lr}
 80048de:	fba1 5402 	umull	r5, r4, r1, r2
 80048e2:	b93c      	cbnz	r4, 80048f4 <_calloc_r+0x18>
 80048e4:	4629      	mov	r1, r5
 80048e6:	f7fe ffbb 	bl	8003860 <_malloc_r>
 80048ea:	4606      	mov	r6, r0
 80048ec:	b928      	cbnz	r0, 80048fa <_calloc_r+0x1e>
 80048ee:	2600      	movs	r6, #0
 80048f0:	4630      	mov	r0, r6
 80048f2:	bd70      	pop	{r4, r5, r6, pc}
 80048f4:	220c      	movs	r2, #12
 80048f6:	6002      	str	r2, [r0, #0]
 80048f8:	e7f9      	b.n	80048ee <_calloc_r+0x12>
 80048fa:	462a      	mov	r2, r5
 80048fc:	4621      	mov	r1, r4
 80048fe:	f7fe f86c 	bl	80029da <memset>
 8004902:	e7f5      	b.n	80048f0 <_calloc_r+0x14>

08004904 <__ascii_mbtowc>:
 8004904:	b082      	sub	sp, #8
 8004906:	b901      	cbnz	r1, 800490a <__ascii_mbtowc+0x6>
 8004908:	a901      	add	r1, sp, #4
 800490a:	b142      	cbz	r2, 800491e <__ascii_mbtowc+0x1a>
 800490c:	b14b      	cbz	r3, 8004922 <__ascii_mbtowc+0x1e>
 800490e:	7813      	ldrb	r3, [r2, #0]
 8004910:	600b      	str	r3, [r1, #0]
 8004912:	7812      	ldrb	r2, [r2, #0]
 8004914:	1e10      	subs	r0, r2, #0
 8004916:	bf18      	it	ne
 8004918:	2001      	movne	r0, #1
 800491a:	b002      	add	sp, #8
 800491c:	4770      	bx	lr
 800491e:	4610      	mov	r0, r2
 8004920:	e7fb      	b.n	800491a <__ascii_mbtowc+0x16>
 8004922:	f06f 0001 	mvn.w	r0, #1
 8004926:	e7f8      	b.n	800491a <__ascii_mbtowc+0x16>

08004928 <_realloc_r>:
 8004928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800492c:	4680      	mov	r8, r0
 800492e:	4615      	mov	r5, r2
 8004930:	460c      	mov	r4, r1
 8004932:	b921      	cbnz	r1, 800493e <_realloc_r+0x16>
 8004934:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004938:	4611      	mov	r1, r2
 800493a:	f7fe bf91 	b.w	8003860 <_malloc_r>
 800493e:	b92a      	cbnz	r2, 800494c <_realloc_r+0x24>
 8004940:	f7fe ff1a 	bl	8003778 <_free_r>
 8004944:	2400      	movs	r4, #0
 8004946:	4620      	mov	r0, r4
 8004948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800494c:	f000 f8c5 	bl	8004ada <_malloc_usable_size_r>
 8004950:	4285      	cmp	r5, r0
 8004952:	4606      	mov	r6, r0
 8004954:	d802      	bhi.n	800495c <_realloc_r+0x34>
 8004956:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800495a:	d8f4      	bhi.n	8004946 <_realloc_r+0x1e>
 800495c:	4629      	mov	r1, r5
 800495e:	4640      	mov	r0, r8
 8004960:	f7fe ff7e 	bl	8003860 <_malloc_r>
 8004964:	4607      	mov	r7, r0
 8004966:	2800      	cmp	r0, #0
 8004968:	d0ec      	beq.n	8004944 <_realloc_r+0x1c>
 800496a:	42b5      	cmp	r5, r6
 800496c:	462a      	mov	r2, r5
 800496e:	4621      	mov	r1, r4
 8004970:	bf28      	it	cs
 8004972:	4632      	movcs	r2, r6
 8004974:	f7ff ff86 	bl	8004884 <memcpy>
 8004978:	4621      	mov	r1, r4
 800497a:	4640      	mov	r0, r8
 800497c:	f7fe fefc 	bl	8003778 <_free_r>
 8004980:	463c      	mov	r4, r7
 8004982:	e7e0      	b.n	8004946 <_realloc_r+0x1e>

08004984 <__ascii_wctomb>:
 8004984:	4603      	mov	r3, r0
 8004986:	4608      	mov	r0, r1
 8004988:	b141      	cbz	r1, 800499c <__ascii_wctomb+0x18>
 800498a:	2aff      	cmp	r2, #255	@ 0xff
 800498c:	d904      	bls.n	8004998 <__ascii_wctomb+0x14>
 800498e:	228a      	movs	r2, #138	@ 0x8a
 8004990:	601a      	str	r2, [r3, #0]
 8004992:	f04f 30ff 	mov.w	r0, #4294967295
 8004996:	4770      	bx	lr
 8004998:	700a      	strb	r2, [r1, #0]
 800499a:	2001      	movs	r0, #1
 800499c:	4770      	bx	lr
	...

080049a0 <fiprintf>:
 80049a0:	b40e      	push	{r1, r2, r3}
 80049a2:	b503      	push	{r0, r1, lr}
 80049a4:	4601      	mov	r1, r0
 80049a6:	ab03      	add	r3, sp, #12
 80049a8:	4805      	ldr	r0, [pc, #20]	@ (80049c0 <fiprintf+0x20>)
 80049aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80049ae:	6800      	ldr	r0, [r0, #0]
 80049b0:	9301      	str	r3, [sp, #4]
 80049b2:	f7ff fce5 	bl	8004380 <_vfiprintf_r>
 80049b6:	b002      	add	sp, #8
 80049b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80049bc:	b003      	add	sp, #12
 80049be:	4770      	bx	lr
 80049c0:	20000014 	.word	0x20000014

080049c4 <__swhatbuf_r>:
 80049c4:	b570      	push	{r4, r5, r6, lr}
 80049c6:	460c      	mov	r4, r1
 80049c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049cc:	2900      	cmp	r1, #0
 80049ce:	b096      	sub	sp, #88	@ 0x58
 80049d0:	4615      	mov	r5, r2
 80049d2:	461e      	mov	r6, r3
 80049d4:	da0d      	bge.n	80049f2 <__swhatbuf_r+0x2e>
 80049d6:	89a3      	ldrh	r3, [r4, #12]
 80049d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80049dc:	f04f 0100 	mov.w	r1, #0
 80049e0:	bf14      	ite	ne
 80049e2:	2340      	movne	r3, #64	@ 0x40
 80049e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80049e8:	2000      	movs	r0, #0
 80049ea:	6031      	str	r1, [r6, #0]
 80049ec:	602b      	str	r3, [r5, #0]
 80049ee:	b016      	add	sp, #88	@ 0x58
 80049f0:	bd70      	pop	{r4, r5, r6, pc}
 80049f2:	466a      	mov	r2, sp
 80049f4:	f000 f848 	bl	8004a88 <_fstat_r>
 80049f8:	2800      	cmp	r0, #0
 80049fa:	dbec      	blt.n	80049d6 <__swhatbuf_r+0x12>
 80049fc:	9901      	ldr	r1, [sp, #4]
 80049fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004a02:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004a06:	4259      	negs	r1, r3
 8004a08:	4159      	adcs	r1, r3
 8004a0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a0e:	e7eb      	b.n	80049e8 <__swhatbuf_r+0x24>

08004a10 <__smakebuf_r>:
 8004a10:	898b      	ldrh	r3, [r1, #12]
 8004a12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a14:	079d      	lsls	r5, r3, #30
 8004a16:	4606      	mov	r6, r0
 8004a18:	460c      	mov	r4, r1
 8004a1a:	d507      	bpl.n	8004a2c <__smakebuf_r+0x1c>
 8004a1c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004a20:	6023      	str	r3, [r4, #0]
 8004a22:	6123      	str	r3, [r4, #16]
 8004a24:	2301      	movs	r3, #1
 8004a26:	6163      	str	r3, [r4, #20]
 8004a28:	b003      	add	sp, #12
 8004a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a2c:	ab01      	add	r3, sp, #4
 8004a2e:	466a      	mov	r2, sp
 8004a30:	f7ff ffc8 	bl	80049c4 <__swhatbuf_r>
 8004a34:	9f00      	ldr	r7, [sp, #0]
 8004a36:	4605      	mov	r5, r0
 8004a38:	4639      	mov	r1, r7
 8004a3a:	4630      	mov	r0, r6
 8004a3c:	f7fe ff10 	bl	8003860 <_malloc_r>
 8004a40:	b948      	cbnz	r0, 8004a56 <__smakebuf_r+0x46>
 8004a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a46:	059a      	lsls	r2, r3, #22
 8004a48:	d4ee      	bmi.n	8004a28 <__smakebuf_r+0x18>
 8004a4a:	f023 0303 	bic.w	r3, r3, #3
 8004a4e:	f043 0302 	orr.w	r3, r3, #2
 8004a52:	81a3      	strh	r3, [r4, #12]
 8004a54:	e7e2      	b.n	8004a1c <__smakebuf_r+0xc>
 8004a56:	89a3      	ldrh	r3, [r4, #12]
 8004a58:	6020      	str	r0, [r4, #0]
 8004a5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a5e:	81a3      	strh	r3, [r4, #12]
 8004a60:	9b01      	ldr	r3, [sp, #4]
 8004a62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004a66:	b15b      	cbz	r3, 8004a80 <__smakebuf_r+0x70>
 8004a68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a6c:	4630      	mov	r0, r6
 8004a6e:	f000 f81d 	bl	8004aac <_isatty_r>
 8004a72:	b128      	cbz	r0, 8004a80 <__smakebuf_r+0x70>
 8004a74:	89a3      	ldrh	r3, [r4, #12]
 8004a76:	f023 0303 	bic.w	r3, r3, #3
 8004a7a:	f043 0301 	orr.w	r3, r3, #1
 8004a7e:	81a3      	strh	r3, [r4, #12]
 8004a80:	89a3      	ldrh	r3, [r4, #12]
 8004a82:	431d      	orrs	r5, r3
 8004a84:	81a5      	strh	r5, [r4, #12]
 8004a86:	e7cf      	b.n	8004a28 <__smakebuf_r+0x18>

08004a88 <_fstat_r>:
 8004a88:	b538      	push	{r3, r4, r5, lr}
 8004a8a:	4d07      	ldr	r5, [pc, #28]	@ (8004aa8 <_fstat_r+0x20>)
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	4604      	mov	r4, r0
 8004a90:	4608      	mov	r0, r1
 8004a92:	4611      	mov	r1, r2
 8004a94:	602b      	str	r3, [r5, #0]
 8004a96:	f7fd f8f4 	bl	8001c82 <_fstat>
 8004a9a:	1c43      	adds	r3, r0, #1
 8004a9c:	d102      	bne.n	8004aa4 <_fstat_r+0x1c>
 8004a9e:	682b      	ldr	r3, [r5, #0]
 8004aa0:	b103      	cbz	r3, 8004aa4 <_fstat_r+0x1c>
 8004aa2:	6023      	str	r3, [r4, #0]
 8004aa4:	bd38      	pop	{r3, r4, r5, pc}
 8004aa6:	bf00      	nop
 8004aa8:	20000764 	.word	0x20000764

08004aac <_isatty_r>:
 8004aac:	b538      	push	{r3, r4, r5, lr}
 8004aae:	4d06      	ldr	r5, [pc, #24]	@ (8004ac8 <_isatty_r+0x1c>)
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	4604      	mov	r4, r0
 8004ab4:	4608      	mov	r0, r1
 8004ab6:	602b      	str	r3, [r5, #0]
 8004ab8:	f7fd f8f3 	bl	8001ca2 <_isatty>
 8004abc:	1c43      	adds	r3, r0, #1
 8004abe:	d102      	bne.n	8004ac6 <_isatty_r+0x1a>
 8004ac0:	682b      	ldr	r3, [r5, #0]
 8004ac2:	b103      	cbz	r3, 8004ac6 <_isatty_r+0x1a>
 8004ac4:	6023      	str	r3, [r4, #0]
 8004ac6:	bd38      	pop	{r3, r4, r5, pc}
 8004ac8:	20000764 	.word	0x20000764

08004acc <abort>:
 8004acc:	b508      	push	{r3, lr}
 8004ace:	2006      	movs	r0, #6
 8004ad0:	f000 f834 	bl	8004b3c <raise>
 8004ad4:	2001      	movs	r0, #1
 8004ad6:	f7fd f884 	bl	8001be2 <_exit>

08004ada <_malloc_usable_size_r>:
 8004ada:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ade:	1f18      	subs	r0, r3, #4
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	bfbc      	itt	lt
 8004ae4:	580b      	ldrlt	r3, [r1, r0]
 8004ae6:	18c0      	addlt	r0, r0, r3
 8004ae8:	4770      	bx	lr

08004aea <_raise_r>:
 8004aea:	291f      	cmp	r1, #31
 8004aec:	b538      	push	{r3, r4, r5, lr}
 8004aee:	4605      	mov	r5, r0
 8004af0:	460c      	mov	r4, r1
 8004af2:	d904      	bls.n	8004afe <_raise_r+0x14>
 8004af4:	2316      	movs	r3, #22
 8004af6:	6003      	str	r3, [r0, #0]
 8004af8:	f04f 30ff 	mov.w	r0, #4294967295
 8004afc:	bd38      	pop	{r3, r4, r5, pc}
 8004afe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004b00:	b112      	cbz	r2, 8004b08 <_raise_r+0x1e>
 8004b02:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004b06:	b94b      	cbnz	r3, 8004b1c <_raise_r+0x32>
 8004b08:	4628      	mov	r0, r5
 8004b0a:	f000 f831 	bl	8004b70 <_getpid_r>
 8004b0e:	4622      	mov	r2, r4
 8004b10:	4601      	mov	r1, r0
 8004b12:	4628      	mov	r0, r5
 8004b14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b18:	f000 b818 	b.w	8004b4c <_kill_r>
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d00a      	beq.n	8004b36 <_raise_r+0x4c>
 8004b20:	1c59      	adds	r1, r3, #1
 8004b22:	d103      	bne.n	8004b2c <_raise_r+0x42>
 8004b24:	2316      	movs	r3, #22
 8004b26:	6003      	str	r3, [r0, #0]
 8004b28:	2001      	movs	r0, #1
 8004b2a:	e7e7      	b.n	8004afc <_raise_r+0x12>
 8004b2c:	2100      	movs	r1, #0
 8004b2e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004b32:	4620      	mov	r0, r4
 8004b34:	4798      	blx	r3
 8004b36:	2000      	movs	r0, #0
 8004b38:	e7e0      	b.n	8004afc <_raise_r+0x12>
	...

08004b3c <raise>:
 8004b3c:	4b02      	ldr	r3, [pc, #8]	@ (8004b48 <raise+0xc>)
 8004b3e:	4601      	mov	r1, r0
 8004b40:	6818      	ldr	r0, [r3, #0]
 8004b42:	f7ff bfd2 	b.w	8004aea <_raise_r>
 8004b46:	bf00      	nop
 8004b48:	20000014 	.word	0x20000014

08004b4c <_kill_r>:
 8004b4c:	b538      	push	{r3, r4, r5, lr}
 8004b4e:	4d07      	ldr	r5, [pc, #28]	@ (8004b6c <_kill_r+0x20>)
 8004b50:	2300      	movs	r3, #0
 8004b52:	4604      	mov	r4, r0
 8004b54:	4608      	mov	r0, r1
 8004b56:	4611      	mov	r1, r2
 8004b58:	602b      	str	r3, [r5, #0]
 8004b5a:	f7fd f832 	bl	8001bc2 <_kill>
 8004b5e:	1c43      	adds	r3, r0, #1
 8004b60:	d102      	bne.n	8004b68 <_kill_r+0x1c>
 8004b62:	682b      	ldr	r3, [r5, #0]
 8004b64:	b103      	cbz	r3, 8004b68 <_kill_r+0x1c>
 8004b66:	6023      	str	r3, [r4, #0]
 8004b68:	bd38      	pop	{r3, r4, r5, pc}
 8004b6a:	bf00      	nop
 8004b6c:	20000764 	.word	0x20000764

08004b70 <_getpid_r>:
 8004b70:	f7fd b81f 	b.w	8001bb2 <_getpid>

08004b74 <_init>:
 8004b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b76:	bf00      	nop
 8004b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b7a:	bc08      	pop	{r3}
 8004b7c:	469e      	mov	lr, r3
 8004b7e:	4770      	bx	lr

08004b80 <_fini>:
 8004b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b82:	bf00      	nop
 8004b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b86:	bc08      	pop	{r3}
 8004b88:	469e      	mov	lr, r3
 8004b8a:	4770      	bx	lr
