
SecondaryBoardCube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006af0  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08006c30  08006c30  00016c30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007064  08007064  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  08007064  08007064  00017064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800706c  0800706c  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800706c  0800706c  0001706c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007070  08007070  00017070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08007074  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  200001f0  08007264  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000046c  08007264  0002046c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba02  00000000  00000000  00020219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002397  00000000  00000000  0002bc1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00005ff3  00000000  00000000  0002dfb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000800  00000000  00000000  00033fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011f8  00000000  00000000  000347a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015186  00000000  00000000  000359a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d837  00000000  00000000  0004ab26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000804bf  00000000  00000000  0005835d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000d881c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002b04  00000000  00000000  000d886c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001f0 	.word	0x200001f0
 800015c:	00000000 	.word	0x00000000
 8000160:	08006c18 	.word	0x08006c18

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001f4 	.word	0x200001f4
 800017c:	08006c18 	.word	0x08006c18

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_frsub>:
 8000ab8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000abc:	e002      	b.n	8000ac4 <__addsf3>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_fsub>:
 8000ac0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ac4 <__addsf3>:
 8000ac4:	0042      	lsls	r2, r0, #1
 8000ac6:	bf1f      	itttt	ne
 8000ac8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000acc:	ea92 0f03 	teqne	r2, r3
 8000ad0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ad8:	d06a      	beq.n	8000bb0 <__addsf3+0xec>
 8000ada:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ade:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ae2:	bfc1      	itttt	gt
 8000ae4:	18d2      	addgt	r2, r2, r3
 8000ae6:	4041      	eorgt	r1, r0
 8000ae8:	4048      	eorgt	r0, r1
 8000aea:	4041      	eorgt	r1, r0
 8000aec:	bfb8      	it	lt
 8000aee:	425b      	neglt	r3, r3
 8000af0:	2b19      	cmp	r3, #25
 8000af2:	bf88      	it	hi
 8000af4:	4770      	bxhi	lr
 8000af6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000afa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000afe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b02:	bf18      	it	ne
 8000b04:	4240      	negne	r0, r0
 8000b06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b0a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b0e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4249      	negne	r1, r1
 8000b16:	ea92 0f03 	teq	r2, r3
 8000b1a:	d03f      	beq.n	8000b9c <__addsf3+0xd8>
 8000b1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b20:	fa41 fc03 	asr.w	ip, r1, r3
 8000b24:	eb10 000c 	adds.w	r0, r0, ip
 8000b28:	f1c3 0320 	rsb	r3, r3, #32
 8000b2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b30:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__addsf3+0x78>
 8000b36:	4249      	negs	r1, r1
 8000b38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b3c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b40:	d313      	bcc.n	8000b6a <__addsf3+0xa6>
 8000b42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b46:	d306      	bcc.n	8000b56 <__addsf3+0x92>
 8000b48:	0840      	lsrs	r0, r0, #1
 8000b4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b4e:	f102 0201 	add.w	r2, r2, #1
 8000b52:	2afe      	cmp	r2, #254	; 0xfe
 8000b54:	d251      	bcs.n	8000bfa <__addsf3+0x136>
 8000b56:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b5e:	bf08      	it	eq
 8000b60:	f020 0001 	biceq.w	r0, r0, #1
 8000b64:	ea40 0003 	orr.w	r0, r0, r3
 8000b68:	4770      	bx	lr
 8000b6a:	0049      	lsls	r1, r1, #1
 8000b6c:	eb40 0000 	adc.w	r0, r0, r0
 8000b70:	3a01      	subs	r2, #1
 8000b72:	bf28      	it	cs
 8000b74:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b78:	d2ed      	bcs.n	8000b56 <__addsf3+0x92>
 8000b7a:	fab0 fc80 	clz	ip, r0
 8000b7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b82:	ebb2 020c 	subs.w	r2, r2, ip
 8000b86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b8a:	bfaa      	itet	ge
 8000b8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b90:	4252      	neglt	r2, r2
 8000b92:	4318      	orrge	r0, r3
 8000b94:	bfbc      	itt	lt
 8000b96:	40d0      	lsrlt	r0, r2
 8000b98:	4318      	orrlt	r0, r3
 8000b9a:	4770      	bx	lr
 8000b9c:	f092 0f00 	teq	r2, #0
 8000ba0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ba4:	bf06      	itte	eq
 8000ba6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000baa:	3201      	addeq	r2, #1
 8000bac:	3b01      	subne	r3, #1
 8000bae:	e7b5      	b.n	8000b1c <__addsf3+0x58>
 8000bb0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bb8:	bf18      	it	ne
 8000bba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bbe:	d021      	beq.n	8000c04 <__addsf3+0x140>
 8000bc0:	ea92 0f03 	teq	r2, r3
 8000bc4:	d004      	beq.n	8000bd0 <__addsf3+0x10c>
 8000bc6:	f092 0f00 	teq	r2, #0
 8000bca:	bf08      	it	eq
 8000bcc:	4608      	moveq	r0, r1
 8000bce:	4770      	bx	lr
 8000bd0:	ea90 0f01 	teq	r0, r1
 8000bd4:	bf1c      	itt	ne
 8000bd6:	2000      	movne	r0, #0
 8000bd8:	4770      	bxne	lr
 8000bda:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bde:	d104      	bne.n	8000bea <__addsf3+0x126>
 8000be0:	0040      	lsls	r0, r0, #1
 8000be2:	bf28      	it	cs
 8000be4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000be8:	4770      	bx	lr
 8000bea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bee:	bf3c      	itt	cc
 8000bf0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bxcc	lr
 8000bf6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bfa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c02:	4770      	bx	lr
 8000c04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c08:	bf16      	itet	ne
 8000c0a:	4608      	movne	r0, r1
 8000c0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c10:	4601      	movne	r1, r0
 8000c12:	0242      	lsls	r2, r0, #9
 8000c14:	bf06      	itte	eq
 8000c16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c1a:	ea90 0f01 	teqeq	r0, r1
 8000c1e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c22:	4770      	bx	lr

08000c24 <__aeabi_ui2f>:
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	e004      	b.n	8000c34 <__aeabi_i2f+0x8>
 8000c2a:	bf00      	nop

08000c2c <__aeabi_i2f>:
 8000c2c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c30:	bf48      	it	mi
 8000c32:	4240      	negmi	r0, r0
 8000c34:	ea5f 0c00 	movs.w	ip, r0
 8000c38:	bf08      	it	eq
 8000c3a:	4770      	bxeq	lr
 8000c3c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c40:	4601      	mov	r1, r0
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	e01c      	b.n	8000c82 <__aeabi_l2f+0x2a>

08000c48 <__aeabi_ul2f>:
 8000c48:	ea50 0201 	orrs.w	r2, r0, r1
 8000c4c:	bf08      	it	eq
 8000c4e:	4770      	bxeq	lr
 8000c50:	f04f 0300 	mov.w	r3, #0
 8000c54:	e00a      	b.n	8000c6c <__aeabi_l2f+0x14>
 8000c56:	bf00      	nop

08000c58 <__aeabi_l2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c64:	d502      	bpl.n	8000c6c <__aeabi_l2f+0x14>
 8000c66:	4240      	negs	r0, r0
 8000c68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6c:	ea5f 0c01 	movs.w	ip, r1
 8000c70:	bf02      	ittt	eq
 8000c72:	4684      	moveq	ip, r0
 8000c74:	4601      	moveq	r1, r0
 8000c76:	2000      	moveq	r0, #0
 8000c78:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c7c:	bf08      	it	eq
 8000c7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c82:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c86:	fabc f28c 	clz	r2, ip
 8000c8a:	3a08      	subs	r2, #8
 8000c8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c90:	db10      	blt.n	8000cb4 <__aeabi_l2f+0x5c>
 8000c92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c96:	4463      	add	r3, ip
 8000c98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ca0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ca4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca8:	eb43 0002 	adc.w	r0, r3, r2
 8000cac:	bf08      	it	eq
 8000cae:	f020 0001 	biceq.w	r0, r0, #1
 8000cb2:	4770      	bx	lr
 8000cb4:	f102 0220 	add.w	r2, r2, #32
 8000cb8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cbc:	f1c2 0220 	rsb	r2, r2, #32
 8000cc0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cc8:	eb43 0002 	adc.w	r0, r3, r2
 8000ccc:	bf08      	it	eq
 8000cce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_fmul>:
 8000cd4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cd8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cdc:	bf1e      	ittt	ne
 8000cde:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ce2:	ea92 0f0c 	teqne	r2, ip
 8000ce6:	ea93 0f0c 	teqne	r3, ip
 8000cea:	d06f      	beq.n	8000dcc <__aeabi_fmul+0xf8>
 8000cec:	441a      	add	r2, r3
 8000cee:	ea80 0c01 	eor.w	ip, r0, r1
 8000cf2:	0240      	lsls	r0, r0, #9
 8000cf4:	bf18      	it	ne
 8000cf6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cfa:	d01e      	beq.n	8000d3a <__aeabi_fmul+0x66>
 8000cfc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d00:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d04:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d08:	fba0 3101 	umull	r3, r1, r0, r1
 8000d0c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d10:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d14:	bf3e      	ittt	cc
 8000d16:	0049      	lslcc	r1, r1, #1
 8000d18:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d1c:	005b      	lslcc	r3, r3, #1
 8000d1e:	ea40 0001 	orr.w	r0, r0, r1
 8000d22:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d26:	2afd      	cmp	r2, #253	; 0xfd
 8000d28:	d81d      	bhi.n	8000d66 <__aeabi_fmul+0x92>
 8000d2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d32:	bf08      	it	eq
 8000d34:	f020 0001 	biceq.w	r0, r0, #1
 8000d38:	4770      	bx	lr
 8000d3a:	f090 0f00 	teq	r0, #0
 8000d3e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d42:	bf08      	it	eq
 8000d44:	0249      	lsleq	r1, r1, #9
 8000d46:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d4a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d4e:	3a7f      	subs	r2, #127	; 0x7f
 8000d50:	bfc2      	ittt	gt
 8000d52:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d56:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d5a:	4770      	bxgt	lr
 8000d5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d60:	f04f 0300 	mov.w	r3, #0
 8000d64:	3a01      	subs	r2, #1
 8000d66:	dc5d      	bgt.n	8000e24 <__aeabi_fmul+0x150>
 8000d68:	f112 0f19 	cmn.w	r2, #25
 8000d6c:	bfdc      	itt	le
 8000d6e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d72:	4770      	bxle	lr
 8000d74:	f1c2 0200 	rsb	r2, r2, #0
 8000d78:	0041      	lsls	r1, r0, #1
 8000d7a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d7e:	f1c2 0220 	rsb	r2, r2, #32
 8000d82:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d86:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d8a:	f140 0000 	adc.w	r0, r0, #0
 8000d8e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d92:	bf08      	it	eq
 8000d94:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d98:	4770      	bx	lr
 8000d9a:	f092 0f00 	teq	r2, #0
 8000d9e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000da2:	bf02      	ittt	eq
 8000da4:	0040      	lsleq	r0, r0, #1
 8000da6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000daa:	3a01      	subeq	r2, #1
 8000dac:	d0f9      	beq.n	8000da2 <__aeabi_fmul+0xce>
 8000dae:	ea40 000c 	orr.w	r0, r0, ip
 8000db2:	f093 0f00 	teq	r3, #0
 8000db6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dba:	bf02      	ittt	eq
 8000dbc:	0049      	lsleq	r1, r1, #1
 8000dbe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dc2:	3b01      	subeq	r3, #1
 8000dc4:	d0f9      	beq.n	8000dba <__aeabi_fmul+0xe6>
 8000dc6:	ea41 010c 	orr.w	r1, r1, ip
 8000dca:	e78f      	b.n	8000cec <__aeabi_fmul+0x18>
 8000dcc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dd0:	ea92 0f0c 	teq	r2, ip
 8000dd4:	bf18      	it	ne
 8000dd6:	ea93 0f0c 	teqne	r3, ip
 8000dda:	d00a      	beq.n	8000df2 <__aeabi_fmul+0x11e>
 8000ddc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000de0:	bf18      	it	ne
 8000de2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000de6:	d1d8      	bne.n	8000d9a <__aeabi_fmul+0xc6>
 8000de8:	ea80 0001 	eor.w	r0, r0, r1
 8000dec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df0:	4770      	bx	lr
 8000df2:	f090 0f00 	teq	r0, #0
 8000df6:	bf17      	itett	ne
 8000df8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dfc:	4608      	moveq	r0, r1
 8000dfe:	f091 0f00 	teqne	r1, #0
 8000e02:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e06:	d014      	beq.n	8000e32 <__aeabi_fmul+0x15e>
 8000e08:	ea92 0f0c 	teq	r2, ip
 8000e0c:	d101      	bne.n	8000e12 <__aeabi_fmul+0x13e>
 8000e0e:	0242      	lsls	r2, r0, #9
 8000e10:	d10f      	bne.n	8000e32 <__aeabi_fmul+0x15e>
 8000e12:	ea93 0f0c 	teq	r3, ip
 8000e16:	d103      	bne.n	8000e20 <__aeabi_fmul+0x14c>
 8000e18:	024b      	lsls	r3, r1, #9
 8000e1a:	bf18      	it	ne
 8000e1c:	4608      	movne	r0, r1
 8000e1e:	d108      	bne.n	8000e32 <__aeabi_fmul+0x15e>
 8000e20:	ea80 0001 	eor.w	r0, r0, r1
 8000e24:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e30:	4770      	bx	lr
 8000e32:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e36:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e3a:	4770      	bx	lr

08000e3c <__aeabi_fdiv>:
 8000e3c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e44:	bf1e      	ittt	ne
 8000e46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e4a:	ea92 0f0c 	teqne	r2, ip
 8000e4e:	ea93 0f0c 	teqne	r3, ip
 8000e52:	d069      	beq.n	8000f28 <__aeabi_fdiv+0xec>
 8000e54:	eba2 0203 	sub.w	r2, r2, r3
 8000e58:	ea80 0c01 	eor.w	ip, r0, r1
 8000e5c:	0249      	lsls	r1, r1, #9
 8000e5e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e62:	d037      	beq.n	8000ed4 <__aeabi_fdiv+0x98>
 8000e64:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e68:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e6c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e70:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e74:	428b      	cmp	r3, r1
 8000e76:	bf38      	it	cc
 8000e78:	005b      	lslcc	r3, r3, #1
 8000e7a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e7e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e82:	428b      	cmp	r3, r1
 8000e84:	bf24      	itt	cs
 8000e86:	1a5b      	subcs	r3, r3, r1
 8000e88:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e8c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e96:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e9a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e9e:	bf24      	itt	cs
 8000ea0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ea4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ea8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000eac:	bf24      	itt	cs
 8000eae:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000eb2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eb6:	011b      	lsls	r3, r3, #4
 8000eb8:	bf18      	it	ne
 8000eba:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ebe:	d1e0      	bne.n	8000e82 <__aeabi_fdiv+0x46>
 8000ec0:	2afd      	cmp	r2, #253	; 0xfd
 8000ec2:	f63f af50 	bhi.w	8000d66 <__aeabi_fmul+0x92>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ecc:	bf08      	it	eq
 8000ece:	f020 0001 	biceq.w	r0, r0, #1
 8000ed2:	4770      	bx	lr
 8000ed4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ed8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000edc:	327f      	adds	r2, #127	; 0x7f
 8000ede:	bfc2      	ittt	gt
 8000ee0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ee4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee8:	4770      	bxgt	lr
 8000eea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eee:	f04f 0300 	mov.w	r3, #0
 8000ef2:	3a01      	subs	r2, #1
 8000ef4:	e737      	b.n	8000d66 <__aeabi_fmul+0x92>
 8000ef6:	f092 0f00 	teq	r2, #0
 8000efa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000efe:	bf02      	ittt	eq
 8000f00:	0040      	lsleq	r0, r0, #1
 8000f02:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f06:	3a01      	subeq	r2, #1
 8000f08:	d0f9      	beq.n	8000efe <__aeabi_fdiv+0xc2>
 8000f0a:	ea40 000c 	orr.w	r0, r0, ip
 8000f0e:	f093 0f00 	teq	r3, #0
 8000f12:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f16:	bf02      	ittt	eq
 8000f18:	0049      	lsleq	r1, r1, #1
 8000f1a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f1e:	3b01      	subeq	r3, #1
 8000f20:	d0f9      	beq.n	8000f16 <__aeabi_fdiv+0xda>
 8000f22:	ea41 010c 	orr.w	r1, r1, ip
 8000f26:	e795      	b.n	8000e54 <__aeabi_fdiv+0x18>
 8000f28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f2c:	ea92 0f0c 	teq	r2, ip
 8000f30:	d108      	bne.n	8000f44 <__aeabi_fdiv+0x108>
 8000f32:	0242      	lsls	r2, r0, #9
 8000f34:	f47f af7d 	bne.w	8000e32 <__aeabi_fmul+0x15e>
 8000f38:	ea93 0f0c 	teq	r3, ip
 8000f3c:	f47f af70 	bne.w	8000e20 <__aeabi_fmul+0x14c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e776      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f44:	ea93 0f0c 	teq	r3, ip
 8000f48:	d104      	bne.n	8000f54 <__aeabi_fdiv+0x118>
 8000f4a:	024b      	lsls	r3, r1, #9
 8000f4c:	f43f af4c 	beq.w	8000de8 <__aeabi_fmul+0x114>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e76e      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f54:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f58:	bf18      	it	ne
 8000f5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f5e:	d1ca      	bne.n	8000ef6 <__aeabi_fdiv+0xba>
 8000f60:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f64:	f47f af5c 	bne.w	8000e20 <__aeabi_fmul+0x14c>
 8000f68:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f6c:	f47f af3c 	bne.w	8000de8 <__aeabi_fmul+0x114>
 8000f70:	e75f      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f72:	bf00      	nop

08000f74 <__gesf2>:
 8000f74:	f04f 3cff 	mov.w	ip, #4294967295
 8000f78:	e006      	b.n	8000f88 <__cmpsf2+0x4>
 8000f7a:	bf00      	nop

08000f7c <__lesf2>:
 8000f7c:	f04f 0c01 	mov.w	ip, #1
 8000f80:	e002      	b.n	8000f88 <__cmpsf2+0x4>
 8000f82:	bf00      	nop

08000f84 <__cmpsf2>:
 8000f84:	f04f 0c01 	mov.w	ip, #1
 8000f88:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f8c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	bf18      	it	ne
 8000f9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f9e:	d011      	beq.n	8000fc4 <__cmpsf2+0x40>
 8000fa0:	b001      	add	sp, #4
 8000fa2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fa6:	bf18      	it	ne
 8000fa8:	ea90 0f01 	teqne	r0, r1
 8000fac:	bf58      	it	pl
 8000fae:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fb2:	bf88      	it	hi
 8000fb4:	17c8      	asrhi	r0, r1, #31
 8000fb6:	bf38      	it	cc
 8000fb8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fbc:	bf18      	it	ne
 8000fbe:	f040 0001 	orrne.w	r0, r0, #1
 8000fc2:	4770      	bx	lr
 8000fc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fc8:	d102      	bne.n	8000fd0 <__cmpsf2+0x4c>
 8000fca:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fce:	d105      	bne.n	8000fdc <__cmpsf2+0x58>
 8000fd0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fd4:	d1e4      	bne.n	8000fa0 <__cmpsf2+0x1c>
 8000fd6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fda:	d0e1      	beq.n	8000fa0 <__cmpsf2+0x1c>
 8000fdc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_cfrcmple>:
 8000fe4:	4684      	mov	ip, r0
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	4661      	mov	r1, ip
 8000fea:	e7ff      	b.n	8000fec <__aeabi_cfcmpeq>

08000fec <__aeabi_cfcmpeq>:
 8000fec:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fee:	f7ff ffc9 	bl	8000f84 <__cmpsf2>
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	bf48      	it	mi
 8000ff6:	f110 0f00 	cmnmi.w	r0, #0
 8000ffa:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ffc <__aeabi_fcmpeq>:
 8000ffc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001000:	f7ff fff4 	bl	8000fec <__aeabi_cfcmpeq>
 8001004:	bf0c      	ite	eq
 8001006:	2001      	moveq	r0, #1
 8001008:	2000      	movne	r0, #0
 800100a:	f85d fb08 	ldr.w	pc, [sp], #8
 800100e:	bf00      	nop

08001010 <__aeabi_fcmplt>:
 8001010:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001014:	f7ff ffea 	bl	8000fec <__aeabi_cfcmpeq>
 8001018:	bf34      	ite	cc
 800101a:	2001      	movcc	r0, #1
 800101c:	2000      	movcs	r0, #0
 800101e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001022:	bf00      	nop

08001024 <__aeabi_fcmple>:
 8001024:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001028:	f7ff ffe0 	bl	8000fec <__aeabi_cfcmpeq>
 800102c:	bf94      	ite	ls
 800102e:	2001      	movls	r0, #1
 8001030:	2000      	movhi	r0, #0
 8001032:	f85d fb08 	ldr.w	pc, [sp], #8
 8001036:	bf00      	nop

08001038 <__aeabi_fcmpge>:
 8001038:	f84d ed08 	str.w	lr, [sp, #-8]!
 800103c:	f7ff ffd2 	bl	8000fe4 <__aeabi_cfrcmple>
 8001040:	bf94      	ite	ls
 8001042:	2001      	movls	r0, #1
 8001044:	2000      	movhi	r0, #0
 8001046:	f85d fb08 	ldr.w	pc, [sp], #8
 800104a:	bf00      	nop

0800104c <__aeabi_fcmpgt>:
 800104c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001050:	f7ff ffc8 	bl	8000fe4 <__aeabi_cfrcmple>
 8001054:	bf34      	ite	cc
 8001056:	2001      	movcc	r0, #1
 8001058:	2000      	movcs	r0, #0
 800105a:	f85d fb08 	ldr.w	pc, [sp], #8
 800105e:	bf00      	nop

08001060 <__aeabi_f2uiz>:
 8001060:	0042      	lsls	r2, r0, #1
 8001062:	d20e      	bcs.n	8001082 <__aeabi_f2uiz+0x22>
 8001064:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001068:	d30b      	bcc.n	8001082 <__aeabi_f2uiz+0x22>
 800106a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800106e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001072:	d409      	bmi.n	8001088 <__aeabi_f2uiz+0x28>
 8001074:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001078:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800107c:	fa23 f002 	lsr.w	r0, r3, r2
 8001080:	4770      	bx	lr
 8001082:	f04f 0000 	mov.w	r0, #0
 8001086:	4770      	bx	lr
 8001088:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800108c:	d101      	bne.n	8001092 <__aeabi_f2uiz+0x32>
 800108e:	0242      	lsls	r2, r0, #9
 8001090:	d102      	bne.n	8001098 <__aeabi_f2uiz+0x38>
 8001092:	f04f 30ff 	mov.w	r0, #4294967295
 8001096:	4770      	bx	lr
 8001098:	f04f 0000 	mov.w	r0, #0
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop

080010a0 <__aeabi_uldivmod>:
 80010a0:	b953      	cbnz	r3, 80010b8 <__aeabi_uldivmod+0x18>
 80010a2:	b94a      	cbnz	r2, 80010b8 <__aeabi_uldivmod+0x18>
 80010a4:	2900      	cmp	r1, #0
 80010a6:	bf08      	it	eq
 80010a8:	2800      	cmpeq	r0, #0
 80010aa:	bf1c      	itt	ne
 80010ac:	f04f 31ff 	movne.w	r1, #4294967295
 80010b0:	f04f 30ff 	movne.w	r0, #4294967295
 80010b4:	f000 b976 	b.w	80013a4 <__aeabi_idiv0>
 80010b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80010bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010c0:	f000 f806 	bl	80010d0 <__udivmoddi4>
 80010c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010cc:	b004      	add	sp, #16
 80010ce:	4770      	bx	lr

080010d0 <__udivmoddi4>:
 80010d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d4:	9e08      	ldr	r6, [sp, #32]
 80010d6:	460d      	mov	r5, r1
 80010d8:	4604      	mov	r4, r0
 80010da:	4688      	mov	r8, r1
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d14d      	bne.n	800117c <__udivmoddi4+0xac>
 80010e0:	428a      	cmp	r2, r1
 80010e2:	4694      	mov	ip, r2
 80010e4:	d968      	bls.n	80011b8 <__udivmoddi4+0xe8>
 80010e6:	fab2 f282 	clz	r2, r2
 80010ea:	b152      	cbz	r2, 8001102 <__udivmoddi4+0x32>
 80010ec:	fa01 f302 	lsl.w	r3, r1, r2
 80010f0:	f1c2 0120 	rsb	r1, r2, #32
 80010f4:	fa20 f101 	lsr.w	r1, r0, r1
 80010f8:	fa0c fc02 	lsl.w	ip, ip, r2
 80010fc:	ea41 0803 	orr.w	r8, r1, r3
 8001100:	4094      	lsls	r4, r2
 8001102:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8001106:	fbb8 f7f1 	udiv	r7, r8, r1
 800110a:	fa1f fe8c 	uxth.w	lr, ip
 800110e:	fb01 8817 	mls	r8, r1, r7, r8
 8001112:	fb07 f00e 	mul.w	r0, r7, lr
 8001116:	0c23      	lsrs	r3, r4, #16
 8001118:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800111c:	4298      	cmp	r0, r3
 800111e:	d90a      	bls.n	8001136 <__udivmoddi4+0x66>
 8001120:	eb1c 0303 	adds.w	r3, ip, r3
 8001124:	f107 35ff 	add.w	r5, r7, #4294967295
 8001128:	f080 811e 	bcs.w	8001368 <__udivmoddi4+0x298>
 800112c:	4298      	cmp	r0, r3
 800112e:	f240 811b 	bls.w	8001368 <__udivmoddi4+0x298>
 8001132:	3f02      	subs	r7, #2
 8001134:	4463      	add	r3, ip
 8001136:	1a1b      	subs	r3, r3, r0
 8001138:	fbb3 f0f1 	udiv	r0, r3, r1
 800113c:	fb01 3310 	mls	r3, r1, r0, r3
 8001140:	fb00 fe0e 	mul.w	lr, r0, lr
 8001144:	b2a4      	uxth	r4, r4
 8001146:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800114a:	45a6      	cmp	lr, r4
 800114c:	d90a      	bls.n	8001164 <__udivmoddi4+0x94>
 800114e:	eb1c 0404 	adds.w	r4, ip, r4
 8001152:	f100 33ff 	add.w	r3, r0, #4294967295
 8001156:	f080 8109 	bcs.w	800136c <__udivmoddi4+0x29c>
 800115a:	45a6      	cmp	lr, r4
 800115c:	f240 8106 	bls.w	800136c <__udivmoddi4+0x29c>
 8001160:	4464      	add	r4, ip
 8001162:	3802      	subs	r0, #2
 8001164:	2100      	movs	r1, #0
 8001166:	eba4 040e 	sub.w	r4, r4, lr
 800116a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800116e:	b11e      	cbz	r6, 8001178 <__udivmoddi4+0xa8>
 8001170:	2300      	movs	r3, #0
 8001172:	40d4      	lsrs	r4, r2
 8001174:	e9c6 4300 	strd	r4, r3, [r6]
 8001178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800117c:	428b      	cmp	r3, r1
 800117e:	d908      	bls.n	8001192 <__udivmoddi4+0xc2>
 8001180:	2e00      	cmp	r6, #0
 8001182:	f000 80ee 	beq.w	8001362 <__udivmoddi4+0x292>
 8001186:	2100      	movs	r1, #0
 8001188:	e9c6 0500 	strd	r0, r5, [r6]
 800118c:	4608      	mov	r0, r1
 800118e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001192:	fab3 f183 	clz	r1, r3
 8001196:	2900      	cmp	r1, #0
 8001198:	d14a      	bne.n	8001230 <__udivmoddi4+0x160>
 800119a:	42ab      	cmp	r3, r5
 800119c:	d302      	bcc.n	80011a4 <__udivmoddi4+0xd4>
 800119e:	4282      	cmp	r2, r0
 80011a0:	f200 80fc 	bhi.w	800139c <__udivmoddi4+0x2cc>
 80011a4:	1a84      	subs	r4, r0, r2
 80011a6:	eb65 0303 	sbc.w	r3, r5, r3
 80011aa:	2001      	movs	r0, #1
 80011ac:	4698      	mov	r8, r3
 80011ae:	2e00      	cmp	r6, #0
 80011b0:	d0e2      	beq.n	8001178 <__udivmoddi4+0xa8>
 80011b2:	e9c6 4800 	strd	r4, r8, [r6]
 80011b6:	e7df      	b.n	8001178 <__udivmoddi4+0xa8>
 80011b8:	b902      	cbnz	r2, 80011bc <__udivmoddi4+0xec>
 80011ba:	deff      	udf	#255	; 0xff
 80011bc:	fab2 f282 	clz	r2, r2
 80011c0:	2a00      	cmp	r2, #0
 80011c2:	f040 8091 	bne.w	80012e8 <__udivmoddi4+0x218>
 80011c6:	eba1 000c 	sub.w	r0, r1, ip
 80011ca:	2101      	movs	r1, #1
 80011cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011d0:	fa1f fe8c 	uxth.w	lr, ip
 80011d4:	fbb0 f3f7 	udiv	r3, r0, r7
 80011d8:	fb07 0013 	mls	r0, r7, r3, r0
 80011dc:	0c25      	lsrs	r5, r4, #16
 80011de:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80011e2:	fb0e f003 	mul.w	r0, lr, r3
 80011e6:	42a8      	cmp	r0, r5
 80011e8:	d908      	bls.n	80011fc <__udivmoddi4+0x12c>
 80011ea:	eb1c 0505 	adds.w	r5, ip, r5
 80011ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80011f2:	d202      	bcs.n	80011fa <__udivmoddi4+0x12a>
 80011f4:	42a8      	cmp	r0, r5
 80011f6:	f200 80ce 	bhi.w	8001396 <__udivmoddi4+0x2c6>
 80011fa:	4643      	mov	r3, r8
 80011fc:	1a2d      	subs	r5, r5, r0
 80011fe:	fbb5 f0f7 	udiv	r0, r5, r7
 8001202:	fb07 5510 	mls	r5, r7, r0, r5
 8001206:	fb0e fe00 	mul.w	lr, lr, r0
 800120a:	b2a4      	uxth	r4, r4
 800120c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001210:	45a6      	cmp	lr, r4
 8001212:	d908      	bls.n	8001226 <__udivmoddi4+0x156>
 8001214:	eb1c 0404 	adds.w	r4, ip, r4
 8001218:	f100 35ff 	add.w	r5, r0, #4294967295
 800121c:	d202      	bcs.n	8001224 <__udivmoddi4+0x154>
 800121e:	45a6      	cmp	lr, r4
 8001220:	f200 80b6 	bhi.w	8001390 <__udivmoddi4+0x2c0>
 8001224:	4628      	mov	r0, r5
 8001226:	eba4 040e 	sub.w	r4, r4, lr
 800122a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800122e:	e79e      	b.n	800116e <__udivmoddi4+0x9e>
 8001230:	f1c1 0720 	rsb	r7, r1, #32
 8001234:	408b      	lsls	r3, r1
 8001236:	fa22 fc07 	lsr.w	ip, r2, r7
 800123a:	ea4c 0c03 	orr.w	ip, ip, r3
 800123e:	fa25 fa07 	lsr.w	sl, r5, r7
 8001242:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001246:	fbba f8f9 	udiv	r8, sl, r9
 800124a:	fa20 f307 	lsr.w	r3, r0, r7
 800124e:	fb09 aa18 	mls	sl, r9, r8, sl
 8001252:	408d      	lsls	r5, r1
 8001254:	fa1f fe8c 	uxth.w	lr, ip
 8001258:	431d      	orrs	r5, r3
 800125a:	fa00 f301 	lsl.w	r3, r0, r1
 800125e:	fb08 f00e 	mul.w	r0, r8, lr
 8001262:	0c2c      	lsrs	r4, r5, #16
 8001264:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001268:	42a0      	cmp	r0, r4
 800126a:	fa02 f201 	lsl.w	r2, r2, r1
 800126e:	d90b      	bls.n	8001288 <__udivmoddi4+0x1b8>
 8001270:	eb1c 0404 	adds.w	r4, ip, r4
 8001274:	f108 3aff 	add.w	sl, r8, #4294967295
 8001278:	f080 8088 	bcs.w	800138c <__udivmoddi4+0x2bc>
 800127c:	42a0      	cmp	r0, r4
 800127e:	f240 8085 	bls.w	800138c <__udivmoddi4+0x2bc>
 8001282:	f1a8 0802 	sub.w	r8, r8, #2
 8001286:	4464      	add	r4, ip
 8001288:	1a24      	subs	r4, r4, r0
 800128a:	fbb4 f0f9 	udiv	r0, r4, r9
 800128e:	fb09 4410 	mls	r4, r9, r0, r4
 8001292:	fb00 fe0e 	mul.w	lr, r0, lr
 8001296:	b2ad      	uxth	r5, r5
 8001298:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800129c:	45a6      	cmp	lr, r4
 800129e:	d908      	bls.n	80012b2 <__udivmoddi4+0x1e2>
 80012a0:	eb1c 0404 	adds.w	r4, ip, r4
 80012a4:	f100 35ff 	add.w	r5, r0, #4294967295
 80012a8:	d26c      	bcs.n	8001384 <__udivmoddi4+0x2b4>
 80012aa:	45a6      	cmp	lr, r4
 80012ac:	d96a      	bls.n	8001384 <__udivmoddi4+0x2b4>
 80012ae:	3802      	subs	r0, #2
 80012b0:	4464      	add	r4, ip
 80012b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80012b6:	fba0 9502 	umull	r9, r5, r0, r2
 80012ba:	eba4 040e 	sub.w	r4, r4, lr
 80012be:	42ac      	cmp	r4, r5
 80012c0:	46c8      	mov	r8, r9
 80012c2:	46ae      	mov	lr, r5
 80012c4:	d356      	bcc.n	8001374 <__udivmoddi4+0x2a4>
 80012c6:	d053      	beq.n	8001370 <__udivmoddi4+0x2a0>
 80012c8:	2e00      	cmp	r6, #0
 80012ca:	d069      	beq.n	80013a0 <__udivmoddi4+0x2d0>
 80012cc:	ebb3 0208 	subs.w	r2, r3, r8
 80012d0:	eb64 040e 	sbc.w	r4, r4, lr
 80012d4:	fa22 f301 	lsr.w	r3, r2, r1
 80012d8:	fa04 f707 	lsl.w	r7, r4, r7
 80012dc:	431f      	orrs	r7, r3
 80012de:	40cc      	lsrs	r4, r1
 80012e0:	e9c6 7400 	strd	r7, r4, [r6]
 80012e4:	2100      	movs	r1, #0
 80012e6:	e747      	b.n	8001178 <__udivmoddi4+0xa8>
 80012e8:	fa0c fc02 	lsl.w	ip, ip, r2
 80012ec:	f1c2 0120 	rsb	r1, r2, #32
 80012f0:	fa25 f301 	lsr.w	r3, r5, r1
 80012f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80012f8:	fa20 f101 	lsr.w	r1, r0, r1
 80012fc:	4095      	lsls	r5, r2
 80012fe:	430d      	orrs	r5, r1
 8001300:	fbb3 f1f7 	udiv	r1, r3, r7
 8001304:	fb07 3311 	mls	r3, r7, r1, r3
 8001308:	fa1f fe8c 	uxth.w	lr, ip
 800130c:	0c28      	lsrs	r0, r5, #16
 800130e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001312:	fb01 f30e 	mul.w	r3, r1, lr
 8001316:	4283      	cmp	r3, r0
 8001318:	fa04 f402 	lsl.w	r4, r4, r2
 800131c:	d908      	bls.n	8001330 <__udivmoddi4+0x260>
 800131e:	eb1c 0000 	adds.w	r0, ip, r0
 8001322:	f101 38ff 	add.w	r8, r1, #4294967295
 8001326:	d22f      	bcs.n	8001388 <__udivmoddi4+0x2b8>
 8001328:	4283      	cmp	r3, r0
 800132a:	d92d      	bls.n	8001388 <__udivmoddi4+0x2b8>
 800132c:	3902      	subs	r1, #2
 800132e:	4460      	add	r0, ip
 8001330:	1ac0      	subs	r0, r0, r3
 8001332:	fbb0 f3f7 	udiv	r3, r0, r7
 8001336:	fb07 0013 	mls	r0, r7, r3, r0
 800133a:	b2ad      	uxth	r5, r5
 800133c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001340:	fb03 f00e 	mul.w	r0, r3, lr
 8001344:	42a8      	cmp	r0, r5
 8001346:	d908      	bls.n	800135a <__udivmoddi4+0x28a>
 8001348:	eb1c 0505 	adds.w	r5, ip, r5
 800134c:	f103 38ff 	add.w	r8, r3, #4294967295
 8001350:	d216      	bcs.n	8001380 <__udivmoddi4+0x2b0>
 8001352:	42a8      	cmp	r0, r5
 8001354:	d914      	bls.n	8001380 <__udivmoddi4+0x2b0>
 8001356:	3b02      	subs	r3, #2
 8001358:	4465      	add	r5, ip
 800135a:	1a28      	subs	r0, r5, r0
 800135c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001360:	e738      	b.n	80011d4 <__udivmoddi4+0x104>
 8001362:	4631      	mov	r1, r6
 8001364:	4630      	mov	r0, r6
 8001366:	e707      	b.n	8001178 <__udivmoddi4+0xa8>
 8001368:	462f      	mov	r7, r5
 800136a:	e6e4      	b.n	8001136 <__udivmoddi4+0x66>
 800136c:	4618      	mov	r0, r3
 800136e:	e6f9      	b.n	8001164 <__udivmoddi4+0x94>
 8001370:	454b      	cmp	r3, r9
 8001372:	d2a9      	bcs.n	80012c8 <__udivmoddi4+0x1f8>
 8001374:	ebb9 0802 	subs.w	r8, r9, r2
 8001378:	eb65 0e0c 	sbc.w	lr, r5, ip
 800137c:	3801      	subs	r0, #1
 800137e:	e7a3      	b.n	80012c8 <__udivmoddi4+0x1f8>
 8001380:	4643      	mov	r3, r8
 8001382:	e7ea      	b.n	800135a <__udivmoddi4+0x28a>
 8001384:	4628      	mov	r0, r5
 8001386:	e794      	b.n	80012b2 <__udivmoddi4+0x1e2>
 8001388:	4641      	mov	r1, r8
 800138a:	e7d1      	b.n	8001330 <__udivmoddi4+0x260>
 800138c:	46d0      	mov	r8, sl
 800138e:	e77b      	b.n	8001288 <__udivmoddi4+0x1b8>
 8001390:	4464      	add	r4, ip
 8001392:	3802      	subs	r0, #2
 8001394:	e747      	b.n	8001226 <__udivmoddi4+0x156>
 8001396:	3b02      	subs	r3, #2
 8001398:	4465      	add	r5, ip
 800139a:	e72f      	b.n	80011fc <__udivmoddi4+0x12c>
 800139c:	4608      	mov	r0, r1
 800139e:	e706      	b.n	80011ae <__udivmoddi4+0xde>
 80013a0:	4631      	mov	r1, r6
 80013a2:	e6e9      	b.n	8001178 <__udivmoddi4+0xa8>

080013a4 <__aeabi_idiv0>:
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop

080013a8 <MX_ADC_Init>:
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
  hadc.Init.ContinuousConvMode = ENABLE;
  hadc.Init.NbrOfConversion = 5;
 80013a8:	2105      	movs	r1, #5
  ADC_ChannelConfTypeDef sConfig = {0};
 80013aa:	2300      	movs	r3, #0
{
 80013ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  hadc.Instance = ADC1;
 80013ae:	4c2f      	ldr	r4, [pc, #188]	; (800146c <MX_ADC_Init+0xc4>)
  hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013b0:	f44f 7080 	mov.w	r0, #256	; 0x100
  hadc.Init.ContinuousConvMode = ENABLE;
 80013b4:	2201      	movs	r2, #1
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80013b6:	f44f 3500 	mov.w	r5, #131072	; 0x20000
  hadc.Init.NbrOfConversion = 5;
 80013ba:	62a1      	str	r1, [r4, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013bc:	2110      	movs	r1, #16
{
 80013be:	b085      	sub	sp, #20
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013c0:	e9c4 3302 	strd	r3, r3, [r4, #8]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 80013c4:	e9c4 3305 	strd	r3, r3, [r4, #20]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 80013c8:	e9c4 3307 	strd	r3, r3, [r4, #28]
  ADC_ChannelConfTypeDef sConfig = {0};
 80013cc:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80013d0:	9300      	str	r3, [sp, #0]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80013d2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013d6:	63a3      	str	r3, [r4, #56]	; 0x38
  hadc.Instance = ADC1;
 80013d8:	4b25      	ldr	r3, [pc, #148]	; (8001470 <MX_ADC_Init+0xc8>)
  hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013da:	6120      	str	r0, [r4, #16]
  hadc.Init.DMAContinuousRequests = ENABLE;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80013dc:	4620      	mov	r0, r4
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80013de:	6065      	str	r5, [r4, #4]
  hadc.Init.ContinuousConvMode = ENABLE;
 80013e0:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 80013e4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  hadc.Instance = ADC1;
 80013e8:	6023      	str	r3, [r4, #0]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013ea:	6361      	str	r1, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80013ec:	f000 ff1a 	bl	8002224 <HAL_ADC_Init>
 80013f0:	b108      	cbz	r0, 80013f6 <MX_ADC_Init+0x4e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f2:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013f4:	e7fe      	b.n	80013f4 <MX_ADC_Init+0x4c>
  sConfig.Channel = ADC_CHANNEL_0;
 80013f6:	2600      	movs	r6, #0
 80013f8:	2701      	movs	r7, #1
  sConfig.SamplingTime = ADC_SAMPLETIME_192CYCLES;
 80013fa:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80013fc:	4669      	mov	r1, sp
 80013fe:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_0;
 8001400:	e9cd 6700 	strd	r6, r7, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_192CYCLES;
 8001404:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001406:	f001 f8b3 	bl	8002570 <HAL_ADC_ConfigChannel>
 800140a:	b108      	cbz	r0, 8001410 <MX_ADC_Init+0x68>
 800140c:	b672      	cpsid	i
  while (1)
 800140e:	e7fe      	b.n	800140e <MX_ADC_Init+0x66>
  sConfig.Channel = ADC_CHANNEL_1;
 8001410:	2201      	movs	r2, #1
 8001412:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001414:	4669      	mov	r1, sp
 8001416:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 8001418:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800141c:	f001 f8a8 	bl	8002570 <HAL_ADC_ConfigChannel>
 8001420:	b108      	cbz	r0, 8001426 <MX_ADC_Init+0x7e>
 8001422:	b672      	cpsid	i
  while (1)
 8001424:	e7fe      	b.n	8001424 <MX_ADC_Init+0x7c>
  sConfig.Channel = ADC_CHANNEL_2;
 8001426:	2202      	movs	r2, #2
 8001428:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800142a:	4669      	mov	r1, sp
 800142c:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_2;
 800142e:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001432:	f001 f89d 	bl	8002570 <HAL_ADC_ConfigChannel>
 8001436:	b108      	cbz	r0, 800143c <MX_ADC_Init+0x94>
 8001438:	b672      	cpsid	i
  while (1)
 800143a:	e7fe      	b.n	800143a <MX_ADC_Init+0x92>
  sConfig.Channel = ADC_CHANNEL_3;
 800143c:	2203      	movs	r2, #3
 800143e:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001440:	4669      	mov	r1, sp
 8001442:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_3;
 8001444:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001448:	f001 f892 	bl	8002570 <HAL_ADC_ConfigChannel>
 800144c:	b108      	cbz	r0, 8001452 <MX_ADC_Init+0xaa>
 800144e:	b672      	cpsid	i
  while (1)
 8001450:	e7fe      	b.n	8001450 <MX_ADC_Init+0xa8>
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001452:	2211      	movs	r2, #17
 8001454:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001456:	4669      	mov	r1, sp
 8001458:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800145a:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800145e:	f001 f887 	bl	8002570 <HAL_ADC_ConfigChannel>
 8001462:	b108      	cbz	r0, 8001468 <MX_ADC_Init+0xc0>
 8001464:	b672      	cpsid	i
  while (1)
 8001466:	e7fe      	b.n	8001466 <MX_ADC_Init+0xbe>
}
 8001468:	b005      	add	sp, #20
 800146a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800146c:	20000244 	.word	0x20000244
 8001470:	40012400 	.word	0x40012400

08001474 <SystemClock_Config>:
{
 8001474:	b530      	push	{r4, r5, lr}
 8001476:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001478:	2230      	movs	r2, #48	; 0x30
 800147a:	2100      	movs	r1, #0
 800147c:	a807      	add	r0, sp, #28
 800147e:	f002 fcd5 	bl	8003e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001482:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8001484:	2512      	movs	r5, #18
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001486:	2401      	movs	r4, #1
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001488:	e9cd 3300 	strd	r3, r3, [sp]
 800148c:	e9cd 3302 	strd	r3, r3, [sp, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001490:	4a16      	ldr	r2, [pc, #88]	; (80014ec <SystemClock_Config+0x78>)
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001492:	9304      	str	r3, [sp, #16]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001494:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001496:	2110      	movs	r1, #16
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001498:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800149c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014a0:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014a2:	2201      	movs	r2, #1
 80014a4:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80014a6:	9506      	str	r5, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014a8:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014aa:	2500      	movs	r5, #0
 80014ac:	f44f 4420 	mov.w	r4, #40960	; 0xa000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014b0:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014b2:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 80014b6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014ba:	910a      	str	r1, [sp, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014bc:	f001 fdc2 	bl	8003044 <HAL_RCC_OscConfig>
 80014c0:	b108      	cbz	r0, 80014c6 <SystemClock_Config+0x52>
 80014c2:	b672      	cpsid	i
  while (1)
 80014c4:	e7fe      	b.n	80014c4 <SystemClock_Config+0x50>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014c6:	4601      	mov	r1, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014c8:	220f      	movs	r2, #15
 80014ca:	2300      	movs	r3, #0
 80014cc:	2400      	movs	r4, #0
 80014ce:	2500      	movs	r5, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014d0:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80014d6:	e9cd 2300 	strd	r2, r3, [sp]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014da:	9104      	str	r1, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014dc:	f002 f812 	bl	8003504 <HAL_RCC_ClockConfig>
 80014e0:	b108      	cbz	r0, 80014e6 <SystemClock_Config+0x72>
 80014e2:	b672      	cpsid	i
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <SystemClock_Config+0x70>
}
 80014e6:	b015      	add	sp, #84	; 0x54
 80014e8:	bd30      	pop	{r4, r5, pc}
 80014ea:	bf00      	nop
 80014ec:	40007000 	.word	0x40007000

080014f0 <ourInit>:
void ourInit(void){
 80014f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	HAL_ADC_DeInit(&hadc);
 80014f4:	4f3d      	ldr	r7, [pc, #244]	; (80015ec <ourInit+0xfc>)
void ourInit(void){
 80014f6:	b089      	sub	sp, #36	; 0x24
	HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);	//Ensure shutdown is enabled
 80014f8:	2201      	movs	r2, #1
 80014fa:	2140      	movs	r1, #64	; 0x40
 80014fc:	483c      	ldr	r0, [pc, #240]	; (80015f0 <ourInit+0x100>)
 80014fe:	f001 fd5b 	bl	8002fb8 <HAL_GPIO_WritePin>
	HAL_ADC_DeInit(&hadc);
 8001502:	4638      	mov	r0, r7
 8001504:	f000 ff5e 	bl	80023c4 <HAL_ADC_DeInit>
	HAL_DMA_DeInit(&hdma_adc);
 8001508:	483a      	ldr	r0, [pc, #232]	; (80015f4 <ourInit+0x104>)
 800150a:	f001 fad5 	bl	8002ab8 <HAL_DMA_DeInit>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800150e:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001510:	4b39      	ldr	r3, [pc, #228]	; (80015f8 <ourInit+0x108>)
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001512:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001514:	69d9      	ldr	r1, [r3, #28]
	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001516:	4d39      	ldr	r5, [pc, #228]	; (80015fc <ourInit+0x10c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001518:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 800151c:	61d9      	str	r1, [r3, #28]
 800151e:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001520:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001522:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001526:	9307      	str	r3, [sp, #28]
 8001528:	9b07      	ldr	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800152a:	f001 f9a3 	bl	8002874 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800152e:	200b      	movs	r0, #11
 8001530:	f001 f9de 	bl	80028f0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001534:	2200      	movs	r2, #0
 8001536:	200e      	movs	r0, #14
 8001538:	4611      	mov	r1, r2
 800153a:	f001 f99b 	bl	8002874 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800153e:	200e      	movs	r0, #14
 8001540:	f001 f9d6 	bl	80028f0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001544:	2200      	movs	r2, #0
 8001546:	200f      	movs	r0, #15
 8001548:	4611      	mov	r1, r2
 800154a:	f001 f993 	bl	8002874 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800154e:	200f      	movs	r0, #15
 8001550:	f001 f9ce 	bl	80028f0 <HAL_NVIC_EnableIRQ>
	MX_ADC_Init();
 8001554:	f7ff ff28 	bl	80013a8 <MX_ADC_Init>
	HAL_ADC_Start_DMA(&hadc, (uint32_t*)&adcvalues, 5);// start the adc in dma mode
 8001558:	2205      	movs	r2, #5
 800155a:	4638      	mov	r0, r7
 800155c:	4928      	ldr	r1, [pc, #160]	; (8001600 <ourInit+0x110>)
 800155e:	f001 f919 	bl	8002794 <HAL_ADC_Start_DMA>
	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001562:	2100      	movs	r1, #0
 8001564:	4628      	mov	r0, r5
 8001566:	f001 f9ff 	bl	8002968 <HAL_DAC_Start>
	HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 800156a:	2110      	movs	r1, #16
 800156c:	4628      	mov	r0, r5
 800156e:	f001 f9fb 	bl	8002968 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8001572:	2300      	movs	r3, #0
 8001574:	4628      	mov	r0, r5
 8001576:	461a      	mov	r2, r3
 8001578:	4619      	mov	r1, r3
 800157a:	f001 fa25 	bl	80029c8 <HAL_DAC_SetValue>
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 800157e:	2300      	movs	r3, #0
	memset (txbuffer, '\0', 64);  // clear the buffer
 8001580:	2440      	movs	r4, #64	; 0x40
 8001582:	4e20      	ldr	r6, [pc, #128]	; (8001604 <ourInit+0x114>)
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 8001584:	461a      	mov	r2, r3
	memset (rxbuffer, '\0', 64);  // clear the buffer
 8001586:	f8df 9080 	ldr.w	r9, [pc, #128]	; 8001608 <ourInit+0x118>
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 800158a:	4628      	mov	r0, r5
 800158c:	2110      	movs	r1, #16
 800158e:	f001 fa1b 	bl	80029c8 <HAL_DAC_SetValue>
	memset (txbuffer, '\0', 64);  // clear the buffer
 8001592:	4622      	mov	r2, r4
 8001594:	2100      	movs	r1, #0
 8001596:	4630      	mov	r0, r6
 8001598:	f002 fc48 	bl	8003e2c <memset>
	memset (rxbuffer, '\0', 64);  // clear the buffer
 800159c:	4622      	mov	r2, r4
 800159e:	2100      	movs	r1, #0
 80015a0:	4648      	mov	r0, r9
 80015a2:	f002 fc43 	bl	8003e2c <memset>
	snprintf((char*)txbuffer, 26, "*STRT,%5.2f,%5.3f,%d,FNSH!", lin_num, cur_num, chstat);
 80015a6:	4b19      	ldr	r3, [pc, #100]	; (800160c <ourInit+0x11c>)
	HAL_UART_Transmit_DMA(&huart1, txbuffer, 64);
 80015a8:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8001610 <ourInit+0x120>
	snprintf((char*)txbuffer, 26, "*STRT,%5.2f,%5.3f,%d,FNSH!", lin_num, cur_num, chstat);
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	9304      	str	r3, [sp, #16]
 80015b0:	4b18      	ldr	r3, [pc, #96]	; (8001614 <ourInit+0x124>)
 80015b2:	6818      	ldr	r0, [r3, #0]
 80015b4:	f7fe ff50 	bl	8000458 <__aeabi_f2d>
 80015b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80015bc:	4b16      	ldr	r3, [pc, #88]	; (8001618 <ourInit+0x128>)
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	f7fe ff4a 	bl	8000458 <__aeabi_f2d>
 80015c4:	4a15      	ldr	r2, [pc, #84]	; (800161c <ourInit+0x12c>)
 80015c6:	e9cd 0100 	strd	r0, r1, [sp]
 80015ca:	211a      	movs	r1, #26
 80015cc:	4630      	mov	r0, r6
 80015ce:	f003 f895 	bl	80046fc <sniprintf>
	HAL_UART_Transmit_DMA(&huart1, txbuffer, 64);
 80015d2:	4622      	mov	r2, r4
 80015d4:	4631      	mov	r1, r6
 80015d6:	4640      	mov	r0, r8
 80015d8:	f002 f94a 	bl	8003870 <HAL_UART_Transmit_DMA>
	HAL_UART_Receive_DMA (&huart1, rxbuffer, 64);  // Receive 64 Bytes of data
 80015dc:	4622      	mov	r2, r4
 80015de:	4649      	mov	r1, r9
 80015e0:	4640      	mov	r0, r8
}
 80015e2:	b009      	add	sp, #36	; 0x24
 80015e4:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	HAL_UART_Receive_DMA (&huart1, rxbuffer, 64);  // Receive 64 Bytes of data
 80015e8:	f002 b97e 	b.w	80038e8 <HAL_UART_Receive_DMA>
 80015ec:	20000244 	.word	0x20000244
 80015f0:	40020000 	.word	0x40020000
 80015f4:	200002ac 	.word	0x200002ac
 80015f8:	40023800 	.word	0x40023800
 80015fc:	20000298 	.word	0x20000298
 8001600:	20000218 	.word	0x20000218
 8001604:	2000040c 	.word	0x2000040c
 8001608:	200003c8 	.word	0x200003c8
 800160c:	20000228 	.word	0x20000228
 8001610:	20000378 	.word	0x20000378
 8001614:	20000234 	.word	0x20000234
 8001618:	200003c0 	.word	0x200003c0
 800161c:	08006c30 	.word	0x08006c30

08001620 <main>:
{
 8001620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	2400      	movs	r4, #0
{
 8001626:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 8001628:	f000 fdc8 	bl	80021bc <HAL_Init>
  SystemClock_Config();
 800162c:	f7ff ff22 	bl	8001474 <SystemClock_Config>
  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);
 8001630:	2201      	movs	r2, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001632:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001636:	e9cd 4408 	strd	r4, r4, [sp, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800163a:	4d41      	ldr	r5, [pc, #260]	; (8001740 <main+0x120>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163c:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800163e:	69eb      	ldr	r3, [r5, #28]
  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);
 8001640:	2140      	movs	r1, #64	; 0x40
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001642:	f043 0320 	orr.w	r3, r3, #32
 8001646:	61eb      	str	r3, [r5, #28]
 8001648:	69eb      	ldr	r3, [r5, #28]
  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);
 800164a:	483e      	ldr	r0, [pc, #248]	; (8001744 <main+0x124>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800164c:	f003 0320 	and.w	r3, r3, #32
 8001650:	9304      	str	r3, [sp, #16]
 8001652:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001654:	69eb      	ldr	r3, [r5, #28]
  GPIO_InitStruct.Pin = Channel_Shutdown_Pin;
 8001656:	2600      	movs	r6, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001658:	4313      	orrs	r3, r2
 800165a:	61eb      	str	r3, [r5, #28]
 800165c:	69eb      	ldr	r3, [r5, #28]
  GPIO_InitStruct.Pin = Channel_Shutdown_Pin;
 800165e:	2700      	movs	r7, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001660:	4013      	ands	r3, r2
 8001662:	9305      	str	r3, [sp, #20]
 8001664:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);
 8001666:	f001 fca7 	bl	8002fb8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Channel_Shutdown_Pin;
 800166a:	2240      	movs	r2, #64	; 0x40
 800166c:	2301      	movs	r3, #1
  HAL_GPIO_Init(Channel_Shutdown_GPIO_Port, &GPIO_InitStruct);
 800166e:	4835      	ldr	r0, [pc, #212]	; (8001744 <main+0x124>)
 8001670:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = Channel_Shutdown_Pin;
 8001672:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001676:	e9cd 6708 	strd	r6, r7, [sp, #32]
  HAL_GPIO_Init(Channel_Shutdown_GPIO_Port, &GPIO_InitStruct);
 800167a:	f001 fb33 	bl	8002ce4 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800167e:	69eb      	ldr	r3, [r5, #28]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001680:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001682:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001686:	61eb      	str	r3, [r5, #28]
 8001688:	69eb      	ldr	r3, [r5, #28]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800168a:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800168c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001690:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001692:	9303      	str	r3, [sp, #12]
 8001694:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001696:	f001 f8ed 	bl	8002874 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800169a:	200b      	movs	r0, #11
 800169c:	f001 f928 	bl	80028f0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80016a0:	4622      	mov	r2, r4
 80016a2:	4621      	mov	r1, r4
 80016a4:	200e      	movs	r0, #14
 80016a6:	f001 f8e5 	bl	8002874 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80016aa:	200e      	movs	r0, #14
 80016ac:	f001 f920 	bl	80028f0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80016b0:	4622      	mov	r2, r4
 80016b2:	4621      	mov	r1, r4
 80016b4:	200f      	movs	r0, #15
 80016b6:	f001 f8dd 	bl	8002874 <HAL_NVIC_SetPriority>
  hdac.Instance = DAC;
 80016ba:	f8df 808c 	ldr.w	r8, [pc, #140]	; 8001748 <main+0x128>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80016be:	200f      	movs	r0, #15
 80016c0:	f001 f916 	bl	80028f0 <HAL_NVIC_EnableIRQ>
  MX_ADC_Init();
 80016c4:	f7ff fe70 	bl	80013a8 <MX_ADC_Init>
  hdac.Instance = DAC;
 80016c8:	4b20      	ldr	r3, [pc, #128]	; (800174c <main+0x12c>)
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80016ca:	4640      	mov	r0, r8
  DAC_ChannelConfTypeDef sConfig = {0};
 80016cc:	e9cd 4406 	strd	r4, r4, [sp, #24]
  hdac.Instance = DAC;
 80016d0:	f8c8 3000 	str.w	r3, [r8]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80016d4:	f001 f932 	bl	800293c <HAL_DAC_Init>
 80016d8:	b108      	cbz	r0, 80016de <main+0xbe>
 80016da:	b672      	cpsid	i
  while (1)
 80016dc:	e7fe      	b.n	80016dc <main+0xbc>
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80016de:	4602      	mov	r2, r0
 80016e0:	a906      	add	r1, sp, #24
 80016e2:	4640      	mov	r0, r8
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80016e4:	e9cd 6706 	strd	r6, r7, [sp, #24]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80016e8:	f001 f984 	bl	80029f4 <HAL_DAC_ConfigChannel>
 80016ec:	b108      	cbz	r0, 80016f2 <main+0xd2>
 80016ee:	b672      	cpsid	i
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <main+0xd0>
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80016f2:	2210      	movs	r2, #16
 80016f4:	4640      	mov	r0, r8
 80016f6:	a906      	add	r1, sp, #24
 80016f8:	f001 f97c 	bl	80029f4 <HAL_DAC_ConfigChannel>
 80016fc:	4603      	mov	r3, r0
 80016fe:	b108      	cbz	r0, 8001704 <main+0xe4>
 8001700:	b672      	cpsid	i
  while (1)
 8001702:	e7fe      	b.n	8001702 <main+0xe2>
  huart1.Init.BaudRate = 4800;
 8001704:	f44f 5596 	mov.w	r5, #4800	; 0x12c0
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001708:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  huart1.Init.Parity = UART_PARITY_ODD;
 800170c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001710:	220c      	movs	r2, #12
  huart1.Instance = USART1;
 8001712:	480f      	ldr	r0, [pc, #60]	; (8001750 <main+0x130>)
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001714:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001718:	60c3      	str	r3, [r0, #12]
  huart1.Instance = USART1;
 800171a:	4b0e      	ldr	r3, [pc, #56]	; (8001754 <main+0x134>)
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 800171c:	e9c0 5401 	strd	r5, r4, [r0, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001720:	e9c0 1204 	strd	r1, r2, [r0, #16]
  huart1.Instance = USART1;
 8001724:	6003      	str	r3, [r0, #0]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001726:	f002 f819 	bl	800375c <HAL_UART_Init>
 800172a:	2800      	cmp	r0, #0
 800172c:	f040 8115 	bne.w	800195a <main+0x33a>
  ourInit();
 8001730:	f7ff fede 	bl	80014f0 <ourInit>
	  if(voltnum1 <= 0.00){
 8001734:	2400      	movs	r4, #0
	  float op_num_temp = ((float)3.0 * ((float)adc_opamp * (float)4.0) * (float)vrefvalue)/((float)adc_vref * (float)4095) - ((float)cur_num * (float)0.35);
 8001736:	f04f 4b81 	mov.w	fp, #1082130432	; 0x40800000
	  float vddcalc = (float)3.0 * ((float)vrefvalue / (float)adc_vref);
 800173a:	f8df 801c 	ldr.w	r8, [pc, #28]	; 8001758 <main+0x138>
 800173e:	e0cc      	b.n	80018da <main+0x2ba>
 8001740:	40023800 	.word	0x40023800
 8001744:	40020000 	.word	0x40020000
 8001748:	20000298 	.word	0x20000298
 800174c:	40007400 	.word	0x40007400
 8001750:	20000378 	.word	0x20000378
 8001754:	40013800 	.word	0x40013800
 8001758:	40400000 	.word	0x40400000
	  float op_num_temp = ((float)3.0 * ((float)adc_opamp * (float)4.0) * (float)vrefvalue)/((float)adc_vref * (float)4095) - ((float)cur_num * (float)0.35);
 800175c:	4648      	mov	r0, r9
 800175e:	49a4      	ldr	r1, [pc, #656]	; (80019f0 <main+0x3d0>)
 8001760:	f7ff fab8 	bl	8000cd4 <__aeabi_fmul>
 8001764:	4607      	mov	r7, r0
 8001766:	4ba3      	ldr	r3, [pc, #652]	; (80019f4 <main+0x3d4>)
 8001768:	f8c3 9000 	str.w	r9, [r3]
 800176c:	4ba2      	ldr	r3, [pc, #648]	; (80019f8 <main+0x3d8>)
 800176e:	8818      	ldrh	r0, [r3, #0]
 8001770:	f7ff fa58 	bl	8000c24 <__aeabi_ui2f>
 8001774:	4659      	mov	r1, fp
 8001776:	f7ff faad 	bl	8000cd4 <__aeabi_fmul>
 800177a:	4641      	mov	r1, r8
 800177c:	f7ff faaa 	bl	8000cd4 <__aeabi_fmul>
 8001780:	4629      	mov	r1, r5
 8001782:	f7ff faa7 	bl	8000cd4 <__aeabi_fmul>
 8001786:	4631      	mov	r1, r6
 8001788:	f7ff fb58 	bl	8000e3c <__aeabi_fdiv>
 800178c:	4639      	mov	r1, r7
 800178e:	f7ff f997 	bl	8000ac0 <__aeabi_fsub>
	  if(op_num_temp >= 0.0000){
 8001792:	4621      	mov	r1, r4
	  float op_num_temp = ((float)3.0 * ((float)adc_opamp * (float)4.0) * (float)vrefvalue)/((float)adc_vref * (float)4095) - ((float)cur_num * (float)0.35);
 8001794:	9001      	str	r0, [sp, #4]
	  if(op_num_temp >= 0.0000){
 8001796:	f7ff fc4f 	bl	8001038 <__aeabi_fcmpge>
 800179a:	9b01      	ldr	r3, [sp, #4]
 800179c:	b900      	cbnz	r0, 80017a0 <main+0x180>
		  op_num = 0.0000;
 800179e:	4623      	mov	r3, r4
 80017a0:	4a96      	ldr	r2, [pc, #600]	; (80019fc <main+0x3dc>)
 80017a2:	6013      	str	r3, [r2, #0]
	  float lin_num_temp = ((float)3.0 * ((float)adc_linear * (float)4.0) * (float)vrefvalue)/((float)adc_vref * (float)4095) - ((float)cur_num * (float)0.35);
 80017a4:	4b96      	ldr	r3, [pc, #600]	; (8001a00 <main+0x3e0>)
 80017a6:	8818      	ldrh	r0, [r3, #0]
 80017a8:	f7ff fa3c 	bl	8000c24 <__aeabi_ui2f>
 80017ac:	4659      	mov	r1, fp
 80017ae:	f7ff fa91 	bl	8000cd4 <__aeabi_fmul>
 80017b2:	4641      	mov	r1, r8
 80017b4:	f7ff fa8e 	bl	8000cd4 <__aeabi_fmul>
 80017b8:	4629      	mov	r1, r5
 80017ba:	f7ff fa8b 	bl	8000cd4 <__aeabi_fmul>
 80017be:	4631      	mov	r1, r6
 80017c0:	f7ff fb3c 	bl	8000e3c <__aeabi_fdiv>
 80017c4:	4639      	mov	r1, r7
 80017c6:	f7ff f97b 	bl	8000ac0 <__aeabi_fsub>
	  if(lin_num_temp >= 0.0000){
 80017ca:	4621      	mov	r1, r4
	  float lin_num_temp = ((float)3.0 * ((float)adc_linear * (float)4.0) * (float)vrefvalue)/((float)adc_vref * (float)4095) - ((float)cur_num * (float)0.35);
 80017cc:	4607      	mov	r7, r0
	  if(lin_num_temp >= 0.0000){
 80017ce:	f7ff fc33 	bl	8001038 <__aeabi_fcmpge>
 80017d2:	b900      	cbnz	r0, 80017d6 <main+0x1b6>
		  lin_num = 0.0000;
 80017d4:	4627      	mov	r7, r4
 80017d6:	4b8b      	ldr	r3, [pc, #556]	; (8001a04 <main+0x3e4>)
 80017d8:	601f      	str	r7, [r3, #0]
	  float swi_num_temp = ((float)3.0 * ((float)adc_switching * (float)5.0) * (float)vrefvalue)/((float)adc_vref * (float)4095);
 80017da:	4b8b      	ldr	r3, [pc, #556]	; (8001a08 <main+0x3e8>)
 80017dc:	8818      	ldrh	r0, [r3, #0]
 80017de:	f7ff fa21 	bl	8000c24 <__aeabi_ui2f>
 80017e2:	498a      	ldr	r1, [pc, #552]	; (8001a0c <main+0x3ec>)
 80017e4:	f7ff fa76 	bl	8000cd4 <__aeabi_fmul>
 80017e8:	4641      	mov	r1, r8
 80017ea:	f7ff fa73 	bl	8000cd4 <__aeabi_fmul>
 80017ee:	4629      	mov	r1, r5
 80017f0:	f7ff fa70 	bl	8000cd4 <__aeabi_fmul>
 80017f4:	4631      	mov	r1, r6
 80017f6:	f7ff fb21 	bl	8000e3c <__aeabi_fdiv>
	  if(swi_num_temp >= 0.0000){
 80017fa:	4621      	mov	r1, r4
	  float swi_num_temp = ((float)3.0 * ((float)adc_switching * (float)5.0) * (float)vrefvalue)/((float)adc_vref * (float)4095);
 80017fc:	4605      	mov	r5, r0
	  if(swi_num_temp >= 0.0000){
 80017fe:	f7ff fc1b 	bl	8001038 <__aeabi_fcmpge>
 8001802:	b900      	cbnz	r0, 8001806 <main+0x1e6>
		  swi_num = 0.0000;
 8001804:	4625      	mov	r5, r4
 8001806:	4b82      	ldr	r3, [pc, #520]	; (8001a10 <main+0x3f0>)
 8001808:	601d      	str	r5, [r3, #0]
	  if(first_shot){
 800180a:	4b82      	ldr	r3, [pc, #520]	; (8001a14 <main+0x3f4>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	f040 80ba 	bne.w	8001988 <main+0x368>
		  error = lin_num - voltnum1;
 8001814:	4638      	mov	r0, r7
 8001816:	4651      	mov	r1, sl
 8001818:	f7ff f952 	bl	8000ac0 <__aeabi_fsub>
		  integral += error;
 800181c:	4f7e      	ldr	r7, [pc, #504]	; (8001a18 <main+0x3f8>)
		  error = lin_num - voltnum1;
 800181e:	4b7f      	ldr	r3, [pc, #508]	; (8001a1c <main+0x3fc>)
		  integral += error;
 8001820:	6839      	ldr	r1, [r7, #0]
		  error = lin_num - voltnum1;
 8001822:	6018      	str	r0, [r3, #0]
 8001824:	4605      	mov	r5, r0
		  integral += error;
 8001826:	f7ff f94d 	bl	8000ac4 <__addsf3>
 800182a:	4603      	mov	r3, r0
		  derivative = error - error_previous;
 800182c:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 8001a20 <main+0x400>
		  integral += error;
 8001830:	603b      	str	r3, [r7, #0]
		  derivative = error - error_previous;
 8001832:	f8d9 1000 	ldr.w	r1, [r9]
 8001836:	4628      	mov	r0, r5
		  integral += error;
 8001838:	9301      	str	r3, [sp, #4]
		  derivative = error - error_previous;
 800183a:	f7ff f941 	bl	8000ac0 <__aeabi_fsub>
 800183e:	4607      	mov	r7, r0
		  correction = P * error + I * integral + D * derivative;
 8001840:	4b78      	ldr	r3, [pc, #480]	; (8001a24 <main+0x404>)
 8001842:	4628      	mov	r0, r5
 8001844:	6819      	ldr	r1, [r3, #0]
		  derivative = error - error_previous;
 8001846:	4b78      	ldr	r3, [pc, #480]	; (8001a28 <main+0x408>)
		  error_previous = error;
 8001848:	f8c9 5000 	str.w	r5, [r9]
		  derivative = error - error_previous;
 800184c:	601f      	str	r7, [r3, #0]
		  correction = P * error + I * integral + D * derivative;
 800184e:	f7ff fa41 	bl	8000cd4 <__aeabi_fmul>
 8001852:	9b01      	ldr	r3, [sp, #4]
 8001854:	4605      	mov	r5, r0
 8001856:	4618      	mov	r0, r3
 8001858:	4b74      	ldr	r3, [pc, #464]	; (8001a2c <main+0x40c>)
		  if(correctedvoltnum1 > 12.0){
 800185a:	4e75      	ldr	r6, [pc, #468]	; (8001a30 <main+0x410>)
		  correction = P * error + I * integral + D * derivative;
 800185c:	6819      	ldr	r1, [r3, #0]
 800185e:	f7ff fa39 	bl	8000cd4 <__aeabi_fmul>
 8001862:	4601      	mov	r1, r0
 8001864:	4628      	mov	r0, r5
 8001866:	f7ff f92d 	bl	8000ac4 <__addsf3>
 800186a:	4b72      	ldr	r3, [pc, #456]	; (8001a34 <main+0x414>)
 800186c:	4605      	mov	r5, r0
 800186e:	6819      	ldr	r1, [r3, #0]
 8001870:	4638      	mov	r0, r7
 8001872:	f7ff fa2f 	bl	8000cd4 <__aeabi_fmul>
 8001876:	4601      	mov	r1, r0
 8001878:	4628      	mov	r0, r5
 800187a:	f7ff f923 	bl	8000ac4 <__addsf3>
 800187e:	4601      	mov	r1, r0
 8001880:	4b6d      	ldr	r3, [pc, #436]	; (8001a38 <main+0x418>)
		  correctedvoltnum1 = voltnum1 - correction;
 8001882:	4650      	mov	r0, sl
		  correction = P * error + I * integral + D * derivative;
 8001884:	6019      	str	r1, [r3, #0]
		  correctedvoltnum1 = voltnum1 - correction;
 8001886:	f7ff f91b 	bl	8000ac0 <__aeabi_fsub>
		  if(correctedvoltnum1 > 12.0){
 800188a:	4631      	mov	r1, r6
		  correctedvoltnum1 = voltnum1 - correction;
 800188c:	4605      	mov	r5, r0
		  if(correctedvoltnum1 > 12.0){
 800188e:	f7ff fbdd 	bl	800104c <__aeabi_fcmpgt>
 8001892:	2800      	cmp	r0, #0
 8001894:	d063      	beq.n	800195e <main+0x33e>
			  correctedvoltnum1 = 12.0;
 8001896:	4b69      	ldr	r3, [pc, #420]	; (8001a3c <main+0x41c>)
 8001898:	4869      	ldr	r0, [pc, #420]	; (8001a40 <main+0x420>)
 800189a:	601e      	str	r6, [r3, #0]
		  v1 = (uint16_t)((( (correctedvoltnum1 / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 800189c:	9900      	ldr	r1, [sp, #0]
 800189e:	f7ff facd 	bl	8000e3c <__aeabi_fdiv>
 80018a2:	f7ff fbdd 	bl	8001060 <__aeabi_f2uiz>
 80018a6:	4603      	mov	r3, r0
		  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, v1);
 80018a8:	2200      	movs	r2, #0
		  v1 = (uint16_t)((( (correctedvoltnum1 / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 80018aa:	4966      	ldr	r1, [pc, #408]	; (8001a44 <main+0x424>)
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	800b      	strh	r3, [r1, #0]
		  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, v1);
 80018b0:	4865      	ldr	r0, [pc, #404]	; (8001a48 <main+0x428>)
 80018b2:	4611      	mov	r1, r2
 80018b4:	f001 f888 	bl	80029c8 <HAL_DAC_SetValue>
	  if(voltnum1 > 0.00){
 80018b8:	4b64      	ldr	r3, [pc, #400]	; (8001a4c <main+0x42c>)
 80018ba:	6818      	ldr	r0, [r3, #0]
 80018bc:	4621      	mov	r1, r4
 80018be:	f7ff fbc5 	bl	800104c <__aeabi_fcmpgt>
 80018c2:	b138      	cbz	r0, 80018d4 <main+0x2b4>
		  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_RESET);
 80018c4:	2200      	movs	r2, #0
 80018c6:	2140      	movs	r1, #64	; 0x40
 80018c8:	4861      	ldr	r0, [pc, #388]	; (8001a50 <main+0x430>)
 80018ca:	f001 fb75 	bl	8002fb8 <HAL_GPIO_WritePin>
		  chstat = 1;
 80018ce:	2301      	movs	r3, #1
 80018d0:	4a60      	ldr	r2, [pc, #384]	; (8001a54 <main+0x434>)
 80018d2:	6013      	str	r3, [r2, #0]
	  HAL_Delay(1);
 80018d4:	2001      	movs	r0, #1
 80018d6:	f000 fc93 	bl	8002200 <HAL_Delay>
	  if(voltnum1 <= 0.00){
 80018da:	4b5c      	ldr	r3, [pc, #368]	; (8001a4c <main+0x42c>)
 80018dc:	4621      	mov	r1, r4
 80018de:	f8d3 a000 	ldr.w	sl, [r3]
 80018e2:	4650      	mov	r0, sl
 80018e4:	f7ff fb9e 	bl	8001024 <__aeabi_fcmple>
 80018e8:	2800      	cmp	r0, #0
 80018ea:	d174      	bne.n	80019d6 <main+0x3b6>
	  uint16_t vrefvalue = (uint16_t)*vrefptr;
 80018ec:	4b5a      	ldr	r3, [pc, #360]	; (8001a58 <main+0x438>)
 80018ee:	681b      	ldr	r3, [r3, #0]
	  float vddcalc = (float)3.0 * ((float)vrefvalue / (float)adc_vref);
 80018f0:	8818      	ldrh	r0, [r3, #0]
 80018f2:	f7ff f997 	bl	8000c24 <__aeabi_ui2f>
 80018f6:	4b59      	ldr	r3, [pc, #356]	; (8001a5c <main+0x43c>)
 80018f8:	4605      	mov	r5, r0
 80018fa:	8818      	ldrh	r0, [r3, #0]
 80018fc:	f7ff f992 	bl	8000c24 <__aeabi_ui2f>
 8001900:	4606      	mov	r6, r0
 8001902:	4628      	mov	r0, r5
 8001904:	4631      	mov	r1, r6
 8001906:	f7ff fa99 	bl	8000e3c <__aeabi_fdiv>
 800190a:	4641      	mov	r1, r8
 800190c:	f7ff f9e2 	bl	8000cd4 <__aeabi_fmul>
 8001910:	4681      	mov	r9, r0
	  float cur_num_temp = ((((float)3.0 * (float)adc_current * (float)vrefvalue)/((float)adc_vref * (float)4095) / (float)20) / (float)0.15);
 8001912:	4953      	ldr	r1, [pc, #332]	; (8001a60 <main+0x440>)
 8001914:	4630      	mov	r0, r6
	  float vddcalc = (float)3.0 * ((float)vrefvalue / (float)adc_vref);
 8001916:	f8cd 9000 	str.w	r9, [sp]
	  float cur_num_temp = ((((float)3.0 * (float)adc_current * (float)vrefvalue)/((float)adc_vref * (float)4095) / (float)20) / (float)0.15);
 800191a:	f7ff f9db 	bl	8000cd4 <__aeabi_fmul>
 800191e:	4606      	mov	r6, r0
 8001920:	4b50      	ldr	r3, [pc, #320]	; (8001a64 <main+0x444>)
 8001922:	8818      	ldrh	r0, [r3, #0]
 8001924:	f7ff f97e 	bl	8000c24 <__aeabi_ui2f>
 8001928:	4641      	mov	r1, r8
 800192a:	f7ff f9d3 	bl	8000cd4 <__aeabi_fmul>
 800192e:	4629      	mov	r1, r5
 8001930:	f7ff f9d0 	bl	8000cd4 <__aeabi_fmul>
 8001934:	4631      	mov	r1, r6
 8001936:	f7ff fa81 	bl	8000e3c <__aeabi_fdiv>
 800193a:	494b      	ldr	r1, [pc, #300]	; (8001a68 <main+0x448>)
 800193c:	f7ff fa7e 	bl	8000e3c <__aeabi_fdiv>
 8001940:	494a      	ldr	r1, [pc, #296]	; (8001a6c <main+0x44c>)
 8001942:	f7ff fa7b 	bl	8000e3c <__aeabi_fdiv>
	  if(cur_num_temp >= 0.0000){
 8001946:	4621      	mov	r1, r4
	  float cur_num_temp = ((((float)3.0 * (float)adc_current * (float)vrefvalue)/((float)adc_vref * (float)4095) / (float)20) / (float)0.15);
 8001948:	4681      	mov	r9, r0
	  if(cur_num_temp >= 0.0000){
 800194a:	f7ff fb75 	bl	8001038 <__aeabi_fcmpge>
 800194e:	2800      	cmp	r0, #0
 8001950:	f47f af04 	bne.w	800175c <main+0x13c>
 8001954:	4627      	mov	r7, r4
		  cur_num = 0.0000;
 8001956:	46a1      	mov	r9, r4
 8001958:	e705      	b.n	8001766 <main+0x146>
 800195a:	b672      	cpsid	i
  while (1)
 800195c:	e7fe      	b.n	800195c <main+0x33c>
		  else if(correctedvoltnum1 < 0.0){
 800195e:	4621      	mov	r1, r4
 8001960:	4628      	mov	r0, r5
 8001962:	f7ff fb55 	bl	8001010 <__aeabi_fcmplt>
			  correctedvoltnum1 = 0.0;
 8001966:	4b35      	ldr	r3, [pc, #212]	; (8001a3c <main+0x41c>)
		  else if(correctedvoltnum1 < 0.0){
 8001968:	2800      	cmp	r0, #0
 800196a:	f040 8083 	bne.w	8001a74 <main+0x454>
		  correctedvoltnum1 = voltnum1 - correction;
 800196e:	601d      	str	r5, [r3, #0]
		  v1 = (uint16_t)((( (correctedvoltnum1 / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 8001970:	4628      	mov	r0, r5
 8001972:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8001976:	f7ff f9ad 	bl	8000cd4 <__aeabi_fmul>
 800197a:	493d      	ldr	r1, [pc, #244]	; (8001a70 <main+0x450>)
 800197c:	f7ff f8a2 	bl	8000ac4 <__addsf3>
 8001980:	4937      	ldr	r1, [pc, #220]	; (8001a60 <main+0x440>)
 8001982:	f7ff f9a7 	bl	8000cd4 <__aeabi_fmul>
 8001986:	e789      	b.n	800189c <main+0x27c>
		  v1 = (uint16_t)((( (((float)voltnum1) / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 8001988:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 800198c:	4650      	mov	r0, sl
 800198e:	f7ff f9a1 	bl	8000cd4 <__aeabi_fmul>
 8001992:	4937      	ldr	r1, [pc, #220]	; (8001a70 <main+0x450>)
 8001994:	f7ff f896 	bl	8000ac4 <__addsf3>
 8001998:	4931      	ldr	r1, [pc, #196]	; (8001a60 <main+0x440>)
 800199a:	f7ff f99b 	bl	8000cd4 <__aeabi_fmul>
 800199e:	9900      	ldr	r1, [sp, #0]
 80019a0:	f7ff fa4c 	bl	8000e3c <__aeabi_fdiv>
 80019a4:	f7ff fb5c 	bl	8001060 <__aeabi_f2uiz>
 80019a8:	4603      	mov	r3, r0
		  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, v1);
 80019aa:	2200      	movs	r2, #0
		  v1 = (uint16_t)((( (((float)voltnum1) / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 80019ac:	4925      	ldr	r1, [pc, #148]	; (8001a44 <main+0x424>)
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	800b      	strh	r3, [r1, #0]
		  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, v1);
 80019b2:	4825      	ldr	r0, [pc, #148]	; (8001a48 <main+0x428>)
 80019b4:	4611      	mov	r1, r2
 80019b6:	f001 f807 	bl	80029c8 <HAL_DAC_SetValue>
		  integral = 0;
 80019ba:	4b17      	ldr	r3, [pc, #92]	; (8001a18 <main+0x3f8>)
		  first_shot = 0;
 80019bc:	4a15      	ldr	r2, [pc, #84]	; (8001a14 <main+0x3f4>)
		  integral = 0;
 80019be:	601c      	str	r4, [r3, #0]
		  error = 0;
 80019c0:	4b16      	ldr	r3, [pc, #88]	; (8001a1c <main+0x3fc>)
 80019c2:	601c      	str	r4, [r3, #0]
		  derivative = 0;
 80019c4:	4b18      	ldr	r3, [pc, #96]	; (8001a28 <main+0x408>)
 80019c6:	601c      	str	r4, [r3, #0]
		  first_shot = 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	7013      	strb	r3, [r2, #0]
		  correctedvoltnum1 = voltnum1;
 80019cc:	4b1f      	ldr	r3, [pc, #124]	; (8001a4c <main+0x42c>)
 80019ce:	6818      	ldr	r0, [r3, #0]
 80019d0:	4b1a      	ldr	r3, [pc, #104]	; (8001a3c <main+0x41c>)
 80019d2:	6018      	str	r0, [r3, #0]
		  first_shot = 0;
 80019d4:	e772      	b.n	80018bc <main+0x29c>
		  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);
 80019d6:	2201      	movs	r2, #1
 80019d8:	2140      	movs	r1, #64	; 0x40
 80019da:	481d      	ldr	r0, [pc, #116]	; (8001a50 <main+0x430>)
 80019dc:	f001 faec 	bl	8002fb8 <HAL_GPIO_WritePin>
		  chstat = 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	4a1c      	ldr	r2, [pc, #112]	; (8001a54 <main+0x434>)
 80019e4:	6013      	str	r3, [r2, #0]
		  v1 = (uint16_t)((( (((float)voltnum1) / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 80019e6:	4b19      	ldr	r3, [pc, #100]	; (8001a4c <main+0x42c>)
 80019e8:	f8d3 a000 	ldr.w	sl, [r3]
 80019ec:	e77e      	b.n	80018ec <main+0x2cc>
 80019ee:	bf00      	nop
 80019f0:	3eb33333 	.word	0x3eb33333
 80019f4:	20000234 	.word	0x20000234
 80019f8:	20000210 	.word	0x20000210
 80019fc:	200003c4 	.word	0x200003c4
 8001a00:	2000020e 	.word	0x2000020e
 8001a04:	200003c0 	.word	0x200003c0
 8001a08:	20000212 	.word	0x20000212
 8001a0c:	40a00000 	.word	0x40a00000
 8001a10:	20000408 	.word	0x20000408
 8001a14:	2000000c 	.word	0x2000000c
 8001a18:	200003bc 	.word	0x200003bc
 8001a1c:	2000023c 	.word	0x2000023c
 8001a20:	20000240 	.word	0x20000240
 8001a24:	20000008 	.word	0x20000008
 8001a28:	20000238 	.word	0x20000238
 8001a2c:	20000004 	.word	0x20000004
 8001a30:	41400000 	.word	0x41400000
 8001a34:	20000000 	.word	0x20000000
 8001a38:	20000230 	.word	0x20000230
 8001a3c:	2000022c 	.word	0x2000022c
 8001a40:	46471a5c 	.word	0x46471a5c
 8001a44:	2000044c 	.word	0x2000044c
 8001a48:	20000298 	.word	0x20000298
 8001a4c:	20000450 	.word	0x20000450
 8001a50:	40020000 	.word	0x40020000
 8001a54:	20000228 	.word	0x20000228
 8001a58:	20000010 	.word	0x20000010
 8001a5c:	20000214 	.word	0x20000214
 8001a60:	457ff000 	.word	0x457ff000
 8001a64:	2000020c 	.word	0x2000020c
 8001a68:	41a00000 	.word	0x41a00000
 8001a6c:	3e19999a 	.word	0x3e19999a
 8001a70:	3de4d9c9 	.word	0x3de4d9c9
			  correctedvoltnum1 = 0.0;
 8001a74:	4801      	ldr	r0, [pc, #4]	; (8001a7c <main+0x45c>)
 8001a76:	601c      	str	r4, [r3, #0]
 8001a78:	e710      	b.n	800189c <main+0x27c>
 8001a7a:	bf00      	nop
 8001a7c:	43e4cb7b 	.word	0x43e4cb7b

08001a80 <HAL_ADC_ConvCpltCallback>:
	adc_current = adcvalues[2];
 8001a80:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <HAL_ADC_ConvCpltCallback+0x2c>)
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001a82:	b410      	push	{r4}
	adc_linear = adcvalues[1];
 8001a84:	8859      	ldrh	r1, [r3, #2]
	adc_current = adcvalues[2];
 8001a86:	889c      	ldrh	r4, [r3, #4]
 8001a88:	4809      	ldr	r0, [pc, #36]	; (8001ab0 <HAL_ADC_ConvCpltCallback+0x30>)
	adc_linear = adcvalues[1];
 8001a8a:	4a0a      	ldr	r2, [pc, #40]	; (8001ab4 <HAL_ADC_ConvCpltCallback+0x34>)
	adc_opamp = adcvalues[0];
 8001a8c:	f8b3 c000 	ldrh.w	ip, [r3]
	adc_current = adcvalues[2];
 8001a90:	8004      	strh	r4, [r0, #0]
	adc_linear = adcvalues[1];
 8001a92:	8011      	strh	r1, [r2, #0]
	adc_opamp = adcvalues[0];
 8001a94:	4c08      	ldr	r4, [pc, #32]	; (8001ab8 <HAL_ADC_ConvCpltCallback+0x38>)
	adc_switching = adcvalues[3];
 8001a96:	88d8      	ldrh	r0, [r3, #6]
	adc_vref = adcvalues[4];
 8001a98:	891a      	ldrh	r2, [r3, #8]
	adc_switching = adcvalues[3];
 8001a9a:	4908      	ldr	r1, [pc, #32]	; (8001abc <HAL_ADC_ConvCpltCallback+0x3c>)
	adc_vref = adcvalues[4];
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <HAL_ADC_ConvCpltCallback+0x40>)
	adc_opamp = adcvalues[0];
 8001a9e:	f8a4 c000 	strh.w	ip, [r4]
	adc_switching = adcvalues[3];
 8001aa2:	8008      	strh	r0, [r1, #0]
}
 8001aa4:	bc10      	pop	{r4}
	adc_vref = adcvalues[4];
 8001aa6:	801a      	strh	r2, [r3, #0]
}
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	20000218 	.word	0x20000218
 8001ab0:	2000020c 	.word	0x2000020c
 8001ab4:	2000020e 	.word	0x2000020e
 8001ab8:	20000210 	.word	0x20000210
 8001abc:	20000212 	.word	0x20000212
 8001ac0:	20000214 	.word	0x20000214

08001ac4 <HAL_UART_TxHalfCpltCallback>:
}
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop

08001ac8 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
	memset (txbuffer, '\0', 64);  // clear the buffer
 8001aca:	2540      	movs	r5, #64	; 0x40
 8001acc:	4c13      	ldr	r4, [pc, #76]	; (8001b1c <HAL_UART_TxCpltCallback+0x54>)
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001ace:	b087      	sub	sp, #28
	memset (txbuffer, '\0', 64);  // clear the buffer
 8001ad0:	462a      	mov	r2, r5
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	f002 f9a9 	bl	8003e2c <memset>
	snprintf((char*)txbuffer, 26, "*STRT,%05.2f,%5.3f,%d,FNSH!", lin_num, cur_num, chstat);
 8001ada:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <HAL_UART_TxCpltCallback+0x58>)
 8001adc:	4a11      	ldr	r2, [pc, #68]	; (8001b24 <HAL_UART_TxCpltCallback+0x5c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	6810      	ldr	r0, [r2, #0]
 8001ae2:	9304      	str	r3, [sp, #16]
 8001ae4:	f7fe fcb8 	bl	8000458 <__aeabi_f2d>
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4602      	mov	r2, r0
 8001aec:	490e      	ldr	r1, [pc, #56]	; (8001b28 <HAL_UART_TxCpltCallback+0x60>)
 8001aee:	6808      	ldr	r0, [r1, #0]
 8001af0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001af4:	f7fe fcb0 	bl	8000458 <__aeabi_f2d>
 8001af8:	4606      	mov	r6, r0
 8001afa:	460f      	mov	r7, r1
 8001afc:	4620      	mov	r0, r4
 8001afe:	211a      	movs	r1, #26
 8001b00:	e9cd 6700 	strd	r6, r7, [sp]
 8001b04:	4a09      	ldr	r2, [pc, #36]	; (8001b2c <HAL_UART_TxCpltCallback+0x64>)
 8001b06:	f002 fdf9 	bl	80046fc <sniprintf>
	HAL_UART_Transmit_DMA(&huart1, txbuffer, 64);
 8001b0a:	462a      	mov	r2, r5
 8001b0c:	4621      	mov	r1, r4
 8001b0e:	4808      	ldr	r0, [pc, #32]	; (8001b30 <HAL_UART_TxCpltCallback+0x68>)
}
 8001b10:	b007      	add	sp, #28
 8001b12:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	HAL_UART_Transmit_DMA(&huart1, txbuffer, 64);
 8001b16:	f001 beab 	b.w	8003870 <HAL_UART_Transmit_DMA>
 8001b1a:	bf00      	nop
 8001b1c:	2000040c 	.word	0x2000040c
 8001b20:	20000228 	.word	0x20000228
 8001b24:	20000234 	.word	0x20000234
 8001b28:	200003c0 	.word	0x200003c0
 8001b2c:	08006c4c 	.word	0x08006c4c
 8001b30:	20000378 	.word	0x20000378

08001b34 <HAL_UART_RxHalfCpltCallback>:
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop

08001b38 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b3c:	4e92      	ldr	r6, [pc, #584]	; (8001d88 <HAL_UART_RxCpltCallback+0x250>)
	for(int i = 0; i < 64; i++){
 8001b3e:	2400      	movs	r4, #0
 8001b40:	4633      	mov	r3, r6
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001b42:	b088      	sub	sp, #32
 8001b44:	e003      	b.n	8001b4e <HAL_UART_RxCpltCallback+0x16>
	for(int i = 0; i < 64; i++){
 8001b46:	3401      	adds	r4, #1
 8001b48:	2c40      	cmp	r4, #64	; 0x40
 8001b4a:	f000 8115 	beq.w	8001d78 <HAL_UART_RxCpltCallback+0x240>
		if(rxbuffer[i] == '*'){
 8001b4e:	f813 5b01 	ldrb.w	r5, [r3], #1
 8001b52:	2d2a      	cmp	r5, #42	; 0x2a
 8001b54:	d1f7      	bne.n	8001b46 <HAL_UART_RxCpltCallback+0xe>
			rxiter = i;//Found start condition
 8001b56:	b2e4      	uxtb	r4, r4
	memset (rxbuffercpy, '\0', 32);  // clear the buffer
 8001b58:	2220      	movs	r2, #32
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	4668      	mov	r0, sp
 8001b5e:	f002 f965 	bl	8003e2c <memset>
	for(int i = 0; i < 25; i++){
 8001b62:	f10d 33ff 	add.w	r3, sp, #4294967295
 8001b66:	aa06      	add	r2, sp, #24
 8001b68:	e000      	b.n	8001b6c <HAL_UART_RxCpltCallback+0x34>
		rxbuffercpy[i] = rxbuffer[rxiter];
 8001b6a:	5d35      	ldrb	r5, [r6, r4]
		rxiter++;
 8001b6c:	3401      	adds	r4, #1
 8001b6e:	b2e4      	uxtb	r4, r4
			rxiter = 0;
 8001b70:	2c40      	cmp	r4, #64	; 0x40
		rxbuffercpy[i] = rxbuffer[rxiter];
 8001b72:	f803 5f01 	strb.w	r5, [r3, #1]!
			rxiter = 0;
 8001b76:	bf28      	it	cs
 8001b78:	2400      	movcs	r4, #0
	for(int i = 0; i < 25; i++){
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d1f5      	bne.n	8001b6a <HAL_UART_RxCpltCallback+0x32>
	if( //Check start condition
 8001b7e:	f89d 3000 	ldrb.w	r3, [sp]
 8001b82:	2b2a      	cmp	r3, #42	; 0x2a
 8001b84:	d00c      	beq.n	8001ba0 <HAL_UART_RxCpltCallback+0x68>
	memset (rxbuffer, '\0', 64);  // clear the buffer
 8001b86:	2240      	movs	r2, #64	; 0x40
 8001b88:	2100      	movs	r1, #0
 8001b8a:	487f      	ldr	r0, [pc, #508]	; (8001d88 <HAL_UART_RxCpltCallback+0x250>)
 8001b8c:	f002 f94e 	bl	8003e2c <memset>
	HAL_UART_Receive_DMA (&huart1, rxbuffer, 64);  // Receive 64 Bytes of data
 8001b90:	2240      	movs	r2, #64	; 0x40
 8001b92:	497d      	ldr	r1, [pc, #500]	; (8001d88 <HAL_UART_RxCpltCallback+0x250>)
 8001b94:	487d      	ldr	r0, [pc, #500]	; (8001d8c <HAL_UART_RxCpltCallback+0x254>)
}
 8001b96:	b008      	add	sp, #32
 8001b98:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_UART_Receive_DMA (&huart1, rxbuffer, 64);  // Receive 64 Bytes of data
 8001b9c:	f001 bea4 	b.w	80038e8 <HAL_UART_Receive_DMA>
		(rxbuffercpy[0] == '*' && rxbuffercpy[1] == 'S' && rxbuffercpy[2] == 'T' && rxbuffercpy[3] == 'R' && rxbuffercpy[4] == 'T') &&
 8001ba0:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8001ba4:	2b53      	cmp	r3, #83	; 0x53
 8001ba6:	d1ee      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001ba8:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8001bac:	2b54      	cmp	r3, #84	; 0x54
 8001bae:	d1ea      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001bb0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001bb4:	2b52      	cmp	r3, #82	; 0x52
 8001bb6:	d1e6      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001bb8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001bbc:	2b54      	cmp	r3, #84	; 0x54
 8001bbe:	d1e2      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001bc0:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8001bc4:	2b46      	cmp	r3, #70	; 0x46
 8001bc6:	d1de      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[20] == 'F' && rxbuffercpy[21] == 'N' && rxbuffercpy[22] == 'S' && rxbuffercpy[23] == 'H' && rxbuffercpy[24] == '!') &&
 8001bc8:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8001bcc:	2b4e      	cmp	r3, #78	; 0x4e
 8001bce:	d1da      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001bd0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8001bd4:	2b53      	cmp	r3, #83	; 0x53
 8001bd6:	d1d6      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001bd8:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8001bdc:	2b48      	cmp	r3, #72	; 0x48
 8001bde:	d1d2      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001be0:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8001be4:	2b21      	cmp	r3, #33	; 0x21
 8001be6:	d1ce      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001be8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8001bec:	2b2c      	cmp	r3, #44	; 0x2c
 8001bee:	d1ca      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[5] == ',' && rxbuffercpy[11] == ',' && rxbuffercpy[17] == ',' && rxbuffercpy[19] == ',') &&
 8001bf0:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8001bf4:	2b2c      	cmp	r3, #44	; 0x2c
 8001bf6:	d1c6      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001bf8:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8001bfc:	2b2c      	cmp	r3, #44	; 0x2c
 8001bfe:	d1c2      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001c00:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8001c04:	2b2c      	cmp	r3, #44	; 0x2c
 8001c06:	d1be      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		((rxbuffercpy[6] >= '0' && rxbuffercpy[6] <= '9') && (rxbuffercpy[7] >= '0' && rxbuffercpy[7] <= '9') && rxbuffercpy[8] == '.' &&
 8001c08:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8001c0c:	3830      	subs	r0, #48	; 0x30
		(rxbuffercpy[5] == ',' && rxbuffercpy[11] == ',' && rxbuffercpy[17] == ',' && rxbuffercpy[19] == ',') &&
 8001c0e:	b2c3      	uxtb	r3, r0
 8001c10:	2b09      	cmp	r3, #9
 8001c12:	d8b8      	bhi.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		((rxbuffercpy[6] >= '0' && rxbuffercpy[6] <= '9') && (rxbuffercpy[7] >= '0' && rxbuffercpy[7] <= '9') && rxbuffercpy[8] == '.' &&
 8001c14:	f89d a007 	ldrb.w	sl, [sp, #7]
 8001c18:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
 8001c1c:	fa5f f38a 	uxtb.w	r3, sl
 8001c20:	2b09      	cmp	r3, #9
 8001c22:	d8b0      	bhi.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001c24:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001c28:	2b2e      	cmp	r3, #46	; 0x2e
 8001c2a:	d1ac      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[9] >= '0' && rxbuffercpy[9] <= '9') && (rxbuffercpy[10] >= '0' && rxbuffercpy[10] <= '9')) &&
 8001c2c:	f89d 9009 	ldrb.w	r9, [sp, #9]
 8001c30:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
		((rxbuffercpy[6] >= '0' && rxbuffercpy[6] <= '9') && (rxbuffercpy[7] >= '0' && rxbuffercpy[7] <= '9') && rxbuffercpy[8] == '.' &&
 8001c34:	fa5f f389 	uxtb.w	r3, r9
 8001c38:	2b09      	cmp	r3, #9
 8001c3a:	d8a4      	bhi.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[9] >= '0' && rxbuffercpy[9] <= '9') && (rxbuffercpy[10] >= '0' && rxbuffercpy[10] <= '9')) &&
 8001c3c:	f89d 800a 	ldrb.w	r8, [sp, #10]
 8001c40:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 8001c44:	fa5f f388 	uxtb.w	r3, r8
 8001c48:	2b09      	cmp	r3, #9
 8001c4a:	d89c      	bhi.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		((rxbuffercpy[12] >= '0' && rxbuffercpy[12] <= '9') && rxbuffercpy[13] == '.' && (rxbuffercpy[14] >= '0' && rxbuffercpy[14] <= '9') &&
 8001c4c:	f89d 500c 	ldrb.w	r5, [sp, #12]
 8001c50:	3d30      	subs	r5, #48	; 0x30
		(rxbuffercpy[9] >= '0' && rxbuffercpy[9] <= '9') && (rxbuffercpy[10] >= '0' && rxbuffercpy[10] <= '9')) &&
 8001c52:	b2eb      	uxtb	r3, r5
 8001c54:	2b09      	cmp	r3, #9
 8001c56:	d896      	bhi.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		((rxbuffercpy[12] >= '0' && rxbuffercpy[12] <= '9') && rxbuffercpy[13] == '.' && (rxbuffercpy[14] >= '0' && rxbuffercpy[14] <= '9') &&
 8001c58:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8001c5c:	2b2e      	cmp	r3, #46	; 0x2e
 8001c5e:	d192      	bne.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001c60:	f89d 700e 	ldrb.w	r7, [sp, #14]
 8001c64:	3f30      	subs	r7, #48	; 0x30
 8001c66:	b2fb      	uxtb	r3, r7
 8001c68:	2b09      	cmp	r3, #9
 8001c6a:	d88c      	bhi.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[15] >= '0' && rxbuffercpy[15] <= '9') && (rxbuffercpy[16] >= '0' && rxbuffercpy[16] <= '9')) &&
 8001c6c:	f89d 600f 	ldrb.w	r6, [sp, #15]
 8001c70:	3e30      	subs	r6, #48	; 0x30
		((rxbuffercpy[12] >= '0' && rxbuffercpy[12] <= '9') && rxbuffercpy[13] == '.' && (rxbuffercpy[14] >= '0' && rxbuffercpy[14] <= '9') &&
 8001c72:	b2f3      	uxtb	r3, r6
 8001c74:	2b09      	cmp	r3, #9
 8001c76:	d886      	bhi.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[15] >= '0' && rxbuffercpy[15] <= '9') && (rxbuffercpy[16] >= '0' && rxbuffercpy[16] <= '9')) &&
 8001c78:	f89d 4010 	ldrb.w	r4, [sp, #16]
 8001c7c:	3c30      	subs	r4, #48	; 0x30
 8001c7e:	b2e3      	uxtb	r3, r4
 8001c80:	2b09      	cmp	r3, #9
 8001c82:	d880      	bhi.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[18] == '0' || rxbuffercpy[18] == '1' || rxbuffercpy[18] == '2')
 8001c84:	f89d 3012 	ldrb.w	r3, [sp, #18]
		(rxbuffercpy[15] >= '0' && rxbuffercpy[15] <= '9') && (rxbuffercpy[16] >= '0' && rxbuffercpy[16] <= '9')) &&
 8001c88:	3b30      	subs	r3, #48	; 0x30
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	f63f af7b 	bhi.w	8001b86 <HAL_UART_RxCpltCallback+0x4e>
		tempv2 += (float)(rxbuffercpy[6]-48) * (float)10.0;
 8001c90:	f7fe ffcc 	bl	8000c2c <__aeabi_i2f>
 8001c94:	493e      	ldr	r1, [pc, #248]	; (8001d90 <HAL_UART_RxCpltCallback+0x258>)
 8001c96:	f7ff f81d 	bl	8000cd4 <__aeabi_fmul>
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	f7fe ff12 	bl	8000ac4 <__addsf3>
 8001ca0:	4603      	mov	r3, r0
		tempv2 += (float)(rxbuffercpy[7]-48) * (float)1.0;
 8001ca2:	4650      	mov	r0, sl
		tempv2 += (float)(rxbuffercpy[6]-48) * (float)10.0;
 8001ca4:	469a      	mov	sl, r3
		tempv2 += (float)(rxbuffercpy[7]-48) * (float)1.0;
 8001ca6:	f7fe ffc1 	bl	8000c2c <__aeabi_i2f>
 8001caa:	4651      	mov	r1, sl
 8001cac:	f7fe ff0a 	bl	8000ac4 <__addsf3>
 8001cb0:	4603      	mov	r3, r0
		tempv2 += (float)(rxbuffercpy[9]-48) / (float)10.0;
 8001cb2:	4648      	mov	r0, r9
		tempv2 += (float)(rxbuffercpy[7]-48) * (float)1.0;
 8001cb4:	4699      	mov	r9, r3
		tempv2 += (float)(rxbuffercpy[9]-48) / (float)10.0;
 8001cb6:	f7fe ffb9 	bl	8000c2c <__aeabi_i2f>
 8001cba:	4935      	ldr	r1, [pc, #212]	; (8001d90 <HAL_UART_RxCpltCallback+0x258>)
 8001cbc:	f7ff f8be 	bl	8000e3c <__aeabi_fdiv>
 8001cc0:	4649      	mov	r1, r9
 8001cc2:	f7fe feff 	bl	8000ac4 <__addsf3>
 8001cc6:	4603      	mov	r3, r0
		tempv2 += (float)(rxbuffercpy[10]-48) / (float)100.0;
 8001cc8:	4640      	mov	r0, r8
		tempv2 += (float)(rxbuffercpy[9]-48) / (float)10.0;
 8001cca:	4698      	mov	r8, r3
		tempv2 += (float)(rxbuffercpy[10]-48) / (float)100.0;
 8001ccc:	f7fe ffae 	bl	8000c2c <__aeabi_i2f>
 8001cd0:	4930      	ldr	r1, [pc, #192]	; (8001d94 <HAL_UART_RxCpltCallback+0x25c>)
 8001cd2:	f7ff f8b3 	bl	8000e3c <__aeabi_fdiv>
 8001cd6:	4641      	mov	r1, r8
 8001cd8:	f7fe fef4 	bl	8000ac4 <__addsf3>
 8001cdc:	4603      	mov	r3, r0
		tempa2 += (float)(rxbuffercpy[12]-48) * (float)1.0;
 8001cde:	4628      	mov	r0, r5
		tempv2 += (float)(rxbuffercpy[10]-48) / (float)100.0;
 8001ce0:	461d      	mov	r5, r3
		tempa2 += (float)(rxbuffercpy[12]-48) * (float)1.0;
 8001ce2:	f7fe ffa3 	bl	8000c2c <__aeabi_i2f>
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	f7fe feec 	bl	8000ac4 <__addsf3>
 8001cec:	4603      	mov	r3, r0
		tempa2 += (float)(rxbuffercpy[14]-48) / (float)10.0;
 8001cee:	4638      	mov	r0, r7
		tempa2 += (float)(rxbuffercpy[12]-48) * (float)1.0;
 8001cf0:	461f      	mov	r7, r3
		tempa2 += (float)(rxbuffercpy[14]-48) / (float)10.0;
 8001cf2:	f7fe ff9b 	bl	8000c2c <__aeabi_i2f>
 8001cf6:	4926      	ldr	r1, [pc, #152]	; (8001d90 <HAL_UART_RxCpltCallback+0x258>)
 8001cf8:	f7ff f8a0 	bl	8000e3c <__aeabi_fdiv>
 8001cfc:	4639      	mov	r1, r7
 8001cfe:	f7fe fee1 	bl	8000ac4 <__addsf3>
 8001d02:	4603      	mov	r3, r0
		tempa2 += (float)(rxbuffercpy[15]-48) / (float)100.0;
 8001d04:	4630      	mov	r0, r6
		tempa2 += (float)(rxbuffercpy[14]-48) / (float)10.0;
 8001d06:	461e      	mov	r6, r3
		tempa2 += (float)(rxbuffercpy[15]-48) / (float)100.0;
 8001d08:	f7fe ff90 	bl	8000c2c <__aeabi_i2f>
 8001d0c:	4921      	ldr	r1, [pc, #132]	; (8001d94 <HAL_UART_RxCpltCallback+0x25c>)
 8001d0e:	f7ff f895 	bl	8000e3c <__aeabi_fdiv>
 8001d12:	4631      	mov	r1, r6
 8001d14:	f7fe fed6 	bl	8000ac4 <__addsf3>
 8001d18:	4603      	mov	r3, r0
		tempa2 += (float)(rxbuffercpy[16]-48) / (float)1000.0;
 8001d1a:	4620      	mov	r0, r4
		tempa2 += (float)(rxbuffercpy[15]-48) / (float)100.0;
 8001d1c:	461c      	mov	r4, r3
		tempa2 += (float)(rxbuffercpy[16]-48) / (float)1000.0;
 8001d1e:	f7fe ff85 	bl	8000c2c <__aeabi_i2f>
 8001d22:	491d      	ldr	r1, [pc, #116]	; (8001d98 <HAL_UART_RxCpltCallback+0x260>)
 8001d24:	f7ff f88a 	bl	8000e3c <__aeabi_fdiv>
 8001d28:	4621      	mov	r1, r4
 8001d2a:	f7fe fecb 	bl	8000ac4 <__addsf3>
		if(tempv2 >= 0.00 && tempv2 <= 12.00){
 8001d2e:	2100      	movs	r1, #0
		tempa2 += (float)(rxbuffercpy[16]-48) / (float)1000.0;
 8001d30:	4604      	mov	r4, r0
		if(tempv2 >= 0.00 && tempv2 <= 12.00){
 8001d32:	4628      	mov	r0, r5
 8001d34:	f7ff f980 	bl	8001038 <__aeabi_fcmpge>
 8001d38:	b148      	cbz	r0, 8001d4e <HAL_UART_RxCpltCallback+0x216>
 8001d3a:	4628      	mov	r0, r5
 8001d3c:	4917      	ldr	r1, [pc, #92]	; (8001d9c <HAL_UART_RxCpltCallback+0x264>)
 8001d3e:	f7ff f971 	bl	8001024 <__aeabi_fcmple>
 8001d42:	b120      	cbz	r0, 8001d4e <HAL_UART_RxCpltCallback+0x216>
			first_shot = 1;
 8001d44:	2201      	movs	r2, #1
 8001d46:	4b16      	ldr	r3, [pc, #88]	; (8001da0 <HAL_UART_RxCpltCallback+0x268>)
			voltnum1 = tempv2;
 8001d48:	4916      	ldr	r1, [pc, #88]	; (8001da4 <HAL_UART_RxCpltCallback+0x26c>)
			first_shot = 1;
 8001d4a:	701a      	strb	r2, [r3, #0]
			voltnum1 = tempv2;
 8001d4c:	600d      	str	r5, [r1, #0]
		if(tempa2 >= 0.00 && tempa2 <= 0.800){
 8001d4e:	4620      	mov	r0, r4
 8001d50:	2100      	movs	r1, #0
 8001d52:	f7ff f971 	bl	8001038 <__aeabi_fcmpge>
 8001d56:	2800      	cmp	r0, #0
 8001d58:	f43f af15 	beq.w	8001b86 <HAL_UART_RxCpltCallback+0x4e>
 8001d5c:	4620      	mov	r0, r4
 8001d5e:	f7fe fb7b 	bl	8000458 <__aeabi_f2d>
 8001d62:	a307      	add	r3, pc, #28	; (adr r3, 8001d80 <HAL_UART_RxCpltCallback+0x248>)
 8001d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d68:	f7fe fe4a 	bl	8000a00 <__aeabi_dcmple>
 8001d6c:	2800      	cmp	r0, #0
 8001d6e:	f43f af0a 	beq.w	8001b86 <HAL_UART_RxCpltCallback+0x4e>
			ampnum1 = tempa2;
 8001d72:	4b0d      	ldr	r3, [pc, #52]	; (8001da8 <HAL_UART_RxCpltCallback+0x270>)
 8001d74:	601c      	str	r4, [r3, #0]
 8001d76:	e706      	b.n	8001b86 <HAL_UART_RxCpltCallback+0x4e>
	uint8_t rxiter = 0;
 8001d78:	2400      	movs	r4, #0
		rxbuffercpy[i] = rxbuffer[rxiter];
 8001d7a:	7835      	ldrb	r5, [r6, #0]
 8001d7c:	e6ec      	b.n	8001b58 <HAL_UART_RxCpltCallback+0x20>
 8001d7e:	bf00      	nop
 8001d80:	9999999a 	.word	0x9999999a
 8001d84:	3fe99999 	.word	0x3fe99999
 8001d88:	200003c8 	.word	0x200003c8
 8001d8c:	20000378 	.word	0x20000378
 8001d90:	41200000 	.word	0x41200000
 8001d94:	42c80000 	.word	0x42c80000
 8001d98:	447a0000 	.word	0x447a0000
 8001d9c:	41400000 	.word	0x41400000
 8001da0:	2000000c 	.word	0x2000000c
 8001da4:	20000450 	.word	0x20000450
 8001da8:	20000224 	.word	0x20000224

08001dac <Error_Handler>:
 8001dac:	b672      	cpsid	i
  while (1)
 8001dae:	e7fe      	b.n	8001dae <Error_Handler+0x2>

08001db0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001db0:	4b0f      	ldr	r3, [pc, #60]	; (8001df0 <HAL_MspInit+0x40>)
{
 8001db2:	b084      	sub	sp, #16
  __HAL_RCC_COMP_CLK_ENABLE();
 8001db4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001db6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001dba:	625a      	str	r2, [r3, #36]	; 0x24
 8001dbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dbe:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001dc2:	9201      	str	r2, [sp, #4]
 8001dc4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dc6:	6a1a      	ldr	r2, [r3, #32]
 8001dc8:	f042 0201 	orr.w	r2, r2, #1
 8001dcc:	621a      	str	r2, [r3, #32]
 8001dce:	6a1a      	ldr	r2, [r3, #32]
 8001dd0:	f002 0201 	and.w	r2, r2, #1
 8001dd4:	9202      	str	r2, [sp, #8]
 8001dd6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dda:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001dde:	625a      	str	r2, [r3, #36]	; 0x24
 8001de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de6:	9303      	str	r3, [sp, #12]
 8001de8:	9b03      	ldr	r3, [sp, #12]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dea:	b004      	add	sp, #16
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	40023800 	.word	0x40023800

08001df4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001df4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df6:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 8001df8:	4b21      	ldr	r3, [pc, #132]	; (8001e80 <HAL_ADC_MspInit+0x8c>)
 8001dfa:	6802      	ldr	r2, [r0, #0]
{
 8001dfc:	b088      	sub	sp, #32
  if(hadc->Instance==ADC1)
 8001dfe:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e00:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001e04:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001e08:	9406      	str	r4, [sp, #24]
  if(hadc->Instance==ADC1)
 8001e0a:	d001      	beq.n	8001e10 <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e0c:	b008      	add	sp, #32
 8001e0e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e10:	f503 338a 	add.w	r3, r3, #70656	; 0x11400
 8001e14:	6a1a      	ldr	r2, [r3, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e16:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e1c:	621a      	str	r2, [r3, #32]
 8001e1e:	6a1a      	ldr	r2, [r3, #32]
 8001e20:	4605      	mov	r5, r0
 8001e22:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001e26:	9200      	str	r2, [sp, #0]
 8001e28:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2a:	69da      	ldr	r2, [r3, #28]
    hdma_adc.Instance = DMA1_Channel1;
 8001e2c:	4e15      	ldr	r6, [pc, #84]	; (8001e84 <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2e:	f042 0201 	orr.w	r2, r2, #1
 8001e32:	61da      	str	r2, [r3, #28]
 8001e34:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001e36:	220f      	movs	r2, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001e3e:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e40:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e42:	4811      	ldr	r0, [pc, #68]	; (8001e88 <HAL_ADC_MspInit+0x94>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001e44:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e48:	f000 ff4c 	bl	8002ce4 <HAL_GPIO_Init>
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001e4c:	2380      	movs	r3, #128	; 0x80
    hdma_adc.Instance = DMA1_Channel1;
 8001e4e:	490f      	ldr	r1, [pc, #60]	; (8001e8c <HAL_ADC_MspInit+0x98>)
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e50:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e54:	e9c6 1400 	strd	r1, r4, [r6]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001e58:	60f3      	str	r3, [r6, #12]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8001e5e:	2320      	movs	r3, #32
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001e60:	4630      	mov	r0, r6
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e62:	60b4      	str	r4, [r6, #8]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8001e64:	61f4      	str	r4, [r6, #28]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e66:	6171      	str	r1, [r6, #20]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e68:	6132      	str	r2, [r6, #16]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8001e6a:	61b3      	str	r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001e6c:	f000 fdec 	bl	8002a48 <HAL_DMA_Init>
 8001e70:	b918      	cbnz	r0, 8001e7a <HAL_ADC_MspInit+0x86>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8001e72:	646e      	str	r6, [r5, #68]	; 0x44
 8001e74:	6275      	str	r5, [r6, #36]	; 0x24
}
 8001e76:	b008      	add	sp, #32
 8001e78:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001e7a:	f7ff ff97 	bl	8001dac <Error_Handler>
 8001e7e:	e7f8      	b.n	8001e72 <HAL_ADC_MspInit+0x7e>
 8001e80:	40012400 	.word	0x40012400
 8001e84:	200002ac 	.word	0x200002ac
 8001e88:	40020000 	.word	0x40020000
 8001e8c:	40026008 	.word	0x40026008

08001e90 <HAL_ADC_MspDeInit>:
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
  if(hadc->Instance==ADC1)
 8001e90:	4b0a      	ldr	r3, [pc, #40]	; (8001ebc <HAL_ADC_MspDeInit+0x2c>)
 8001e92:	6802      	ldr	r2, [r0, #0]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d000      	beq.n	8001e9a <HAL_ADC_MspDeInit+0xa>
 8001e98:	4770      	bx	lr
{
 8001e9a:	b510      	push	{r4, lr}
 8001e9c:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC1_CLK_DISABLE();
 8001e9e:	4a08      	ldr	r2, [pc, #32]	; (8001ec0 <HAL_ADC_MspDeInit+0x30>)
    PA0-WKUP1     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8001ea0:	4808      	ldr	r0, [pc, #32]	; (8001ec4 <HAL_ADC_MspDeInit+0x34>)
    __HAL_RCC_ADC1_CLK_DISABLE();
 8001ea2:	6a13      	ldr	r3, [r2, #32]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8001ea4:	210f      	movs	r1, #15
    __HAL_RCC_ADC1_CLK_DISABLE();
 8001ea6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001eaa:	6213      	str	r3, [r2, #32]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8001eac:	f000 fffc 	bl	8002ea8 <HAL_GPIO_DeInit>

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(hadc->DMA_Handle);
 8001eb0:	6c60      	ldr	r0, [r4, #68]	; 0x44
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 8001eb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_DMA_DeInit(hadc->DMA_Handle);
 8001eb6:	f000 bdff 	b.w	8002ab8 <HAL_DMA_DeInit>
 8001eba:	bf00      	nop
 8001ebc:	40012400 	.word	0x40012400
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	40020000 	.word	0x40020000

08001ec8 <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec8:	2300      	movs	r3, #0
{
 8001eca:	b530      	push	{r4, r5, lr}
  if(hdac->Instance==DAC)
 8001ecc:	4a14      	ldr	r2, [pc, #80]	; (8001f20 <HAL_DAC_MspInit+0x58>)
 8001ece:	6801      	ldr	r1, [r0, #0]
{
 8001ed0:	b089      	sub	sp, #36	; 0x24
  if(hdac->Instance==DAC)
 8001ed2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001ed8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001edc:	9306      	str	r3, [sp, #24]
  if(hdac->Instance==DAC)
 8001ede:	d001      	beq.n	8001ee4 <HAL_DAC_MspInit+0x1c>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001ee0:	b009      	add	sp, #36	; 0x24
 8001ee2:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001ee4:	2430      	movs	r4, #48	; 0x30
 8001ee6:	2503      	movs	r5, #3
    __HAL_RCC_DAC_CLK_ENABLE();
 8001ee8:	4b0e      	ldr	r3, [pc, #56]	; (8001f24 <HAL_DAC_MspInit+0x5c>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eea:	480f      	ldr	r0, [pc, #60]	; (8001f28 <HAL_DAC_MspInit+0x60>)
    __HAL_RCC_DAC_CLK_ENABLE();
 8001eec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eee:	a902      	add	r1, sp, #8
    __HAL_RCC_DAC_CLK_ENABLE();
 8001ef0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001ef4:	625a      	str	r2, [r3, #36]	; 0x24
 8001ef6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ef8:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8001efc:	9200      	str	r2, [sp, #0]
 8001efe:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f00:	69da      	ldr	r2, [r3, #28]
 8001f02:	f042 0201 	orr.w	r2, r2, #1
 8001f06:	61da      	str	r2, [r3, #28]
 8001f08:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001f0a:	e9cd 4502 	strd	r4, r5, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	9301      	str	r3, [sp, #4]
 8001f14:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f16:	f000 fee5 	bl	8002ce4 <HAL_GPIO_Init>
}
 8001f1a:	b009      	add	sp, #36	; 0x24
 8001f1c:	bd30      	pop	{r4, r5, pc}
 8001f1e:	bf00      	nop
 8001f20:	40007400 	.word	0x40007400
 8001f24:	40023800 	.word	0x40023800
 8001f28:	40020000 	.word	0x40020000

08001f2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f2c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2e:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 8001f30:	4b30      	ldr	r3, [pc, #192]	; (8001ff4 <HAL_UART_MspInit+0xc8>)
 8001f32:	6802      	ldr	r2, [r0, #0]
{
 8001f34:	b088      	sub	sp, #32
  if(huart->Instance==USART1)
 8001f36:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f38:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001f3c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001f40:	9406      	str	r4, [sp, #24]
  if(huart->Instance==USART1)
 8001f42:	d001      	beq.n	8001f48 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f44:	b008      	add	sp, #32
 8001f46:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f48:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001f4c:	6a1a      	ldr	r2, [r3, #32]
 8001f4e:	4605      	mov	r5, r0
 8001f50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f54:	621a      	str	r2, [r3, #32]
 8001f56:	6a1a      	ldr	r2, [r3, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f58:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f5a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001f5e:	9200      	str	r2, [sp, #0]
 8001f60:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f62:	69da      	ldr	r2, [r3, #28]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001f64:	4e24      	ldr	r6, [pc, #144]	; (8001ff8 <HAL_UART_MspInit+0xcc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f66:	f042 0201 	orr.w	r2, r2, #1
 8001f6a:	61da      	str	r2, [r3, #28]
 8001f6c:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f6e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f78:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7a:	9801      	ldr	r0, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f7c:	2003      	movs	r0, #3
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f82:	2307      	movs	r3, #7
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f84:	9005      	str	r0, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f86:	481d      	ldr	r0, [pc, #116]	; (8001ffc <HAL_UART_MspInit+0xd0>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f88:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8a:	f000 feab 	bl	8002ce4 <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f8e:	2210      	movs	r2, #16
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f90:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001f92:	491b      	ldr	r1, [pc, #108]	; (8002000 <HAL_UART_MspInit+0xd4>)
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001f94:	4630      	mov	r0, r6
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f96:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f9a:	e9c6 4406 	strd	r4, r4, [r6, #24]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001f9e:	6031      	str	r1, [r6, #0]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fa0:	60b4      	str	r4, [r6, #8]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fa2:	6072      	str	r2, [r6, #4]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fa4:	60f3      	str	r3, [r6, #12]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001fa6:	f000 fd4f 	bl	8002a48 <HAL_DMA_Init>
 8001faa:	b9e8      	cbnz	r0, 8001fe8 <HAL_UART_MspInit+0xbc>
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fac:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001fae:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001fb0:	4c14      	ldr	r4, [pc, #80]	; (8002004 <HAL_UART_MspInit+0xd8>)
 8001fb2:	4915      	ldr	r1, [pc, #84]	; (8002008 <HAL_UART_MspInit+0xdc>)
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001fb4:	4620      	mov	r0, r4
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001fb6:	636e      	str	r6, [r5, #52]	; 0x34
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fb8:	e9c4 3301 	strd	r3, r3, [r4, #4]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fbc:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001fc0:	e9c4 3305 	strd	r3, r3, [r4, #20]
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001fc4:	6275      	str	r5, [r6, #36]	; 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001fc6:	6021      	str	r1, [r4, #0]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001fc8:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001fca:	f000 fd3d 	bl	8002a48 <HAL_DMA_Init>
 8001fce:	b970      	cbnz	r0, 8001fee <HAL_UART_MspInit+0xc2>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	2025      	movs	r0, #37	; 0x25
 8001fd4:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001fd6:	63ac      	str	r4, [r5, #56]	; 0x38
 8001fd8:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fda:	f000 fc4b 	bl	8002874 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001fde:	2025      	movs	r0, #37	; 0x25
 8001fe0:	f000 fc86 	bl	80028f0 <HAL_NVIC_EnableIRQ>
}
 8001fe4:	b008      	add	sp, #32
 8001fe6:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001fe8:	f7ff fee0 	bl	8001dac <Error_Handler>
 8001fec:	e7de      	b.n	8001fac <HAL_UART_MspInit+0x80>
      Error_Handler();
 8001fee:	f7ff fedd 	bl	8001dac <Error_Handler>
 8001ff2:	e7ed      	b.n	8001fd0 <HAL_UART_MspInit+0xa4>
 8001ff4:	40013800 	.word	0x40013800
 8001ff8:	20000334 	.word	0x20000334
 8001ffc:	40020000 	.word	0x40020000
 8002000:	40026044 	.word	0x40026044
 8002004:	200002f0 	.word	0x200002f0
 8002008:	40026058 	.word	0x40026058

0800200c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800200c:	e7fe      	b.n	800200c <NMI_Handler>
 800200e:	bf00      	nop

08002010 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002010:	e7fe      	b.n	8002010 <HardFault_Handler>
 8002012:	bf00      	nop

08002014 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002014:	e7fe      	b.n	8002014 <MemManage_Handler>
 8002016:	bf00      	nop

08002018 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002018:	e7fe      	b.n	8002018 <BusFault_Handler>
 800201a:	bf00      	nop

0800201c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800201c:	e7fe      	b.n	800201c <UsageFault_Handler>
 800201e:	bf00      	nop

08002020 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop

08002024 <DebugMon_Handler>:
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop

08002028 <PendSV_Handler>:
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop

0800202c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800202c:	f000 b8d6 	b.w	80021dc <HAL_IncTick>

08002030 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002030:	4801      	ldr	r0, [pc, #4]	; (8002038 <DMA1_Channel1_IRQHandler+0x8>)
 8002032:	f000 be09 	b.w	8002c48 <HAL_DMA_IRQHandler>
 8002036:	bf00      	nop
 8002038:	200002ac 	.word	0x200002ac

0800203c <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800203c:	4801      	ldr	r0, [pc, #4]	; (8002044 <DMA1_Channel4_IRQHandler+0x8>)
 800203e:	f000 be03 	b.w	8002c48 <HAL_DMA_IRQHandler>
 8002042:	bf00      	nop
 8002044:	20000334 	.word	0x20000334

08002048 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002048:	4801      	ldr	r0, [pc, #4]	; (8002050 <DMA1_Channel5_IRQHandler+0x8>)
 800204a:	f000 bdfd 	b.w	8002c48 <HAL_DMA_IRQHandler>
 800204e:	bf00      	nop
 8002050:	200002f0 	.word	0x200002f0

08002054 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002054:	4801      	ldr	r0, [pc, #4]	; (800205c <USART1_IRQHandler+0x8>)
 8002056:	f001 bd91 	b.w	8003b7c <HAL_UART_IRQHandler>
 800205a:	bf00      	nop
 800205c:	20000378 	.word	0x20000378

08002060 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002060:	2001      	movs	r0, #1
 8002062:	4770      	bx	lr

08002064 <_kill>:

int _kill(int pid, int sig)
{
 8002064:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002066:	f001 feb7 	bl	8003dd8 <__errno>
 800206a:	2216      	movs	r2, #22
 800206c:	4603      	mov	r3, r0
	return -1;
}
 800206e:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8002072:	601a      	str	r2, [r3, #0]
}
 8002074:	bd08      	pop	{r3, pc}
 8002076:	bf00      	nop

08002078 <_exit>:

void _exit (int status)
{
 8002078:	b508      	push	{r3, lr}
	errno = EINVAL;
 800207a:	f001 fead 	bl	8003dd8 <__errno>
 800207e:	2316      	movs	r3, #22
 8002080:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8002082:	e7fe      	b.n	8002082 <_exit+0xa>

08002084 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002084:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002086:	1e16      	subs	r6, r2, #0
 8002088:	dd07      	ble.n	800209a <_read+0x16>
 800208a:	460c      	mov	r4, r1
 800208c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800208e:	f3af 8000 	nop.w
 8002092:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002096:	42a5      	cmp	r5, r4
 8002098:	d1f9      	bne.n	800208e <_read+0xa>
	}

return len;
}
 800209a:	4630      	mov	r0, r6
 800209c:	bd70      	pop	{r4, r5, r6, pc}
 800209e:	bf00      	nop

080020a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020a0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a2:	1e16      	subs	r6, r2, #0
 80020a4:	dd07      	ble.n	80020b6 <_write+0x16>
 80020a6:	460c      	mov	r4, r1
 80020a8:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80020aa:	f814 0b01 	ldrb.w	r0, [r4], #1
 80020ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b2:	42ac      	cmp	r4, r5
 80020b4:	d1f9      	bne.n	80020aa <_write+0xa>
	}
	return len;
}
 80020b6:	4630      	mov	r0, r6
 80020b8:	bd70      	pop	{r4, r5, r6, pc}
 80020ba:	bf00      	nop

080020bc <_close>:

int _close(int file)
{
	return -1;
}
 80020bc:	f04f 30ff 	mov.w	r0, #4294967295
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop

080020c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80020c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 80020c8:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80020ca:	604b      	str	r3, [r1, #4]
}
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop

080020d0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80020d0:	2001      	movs	r0, #1
 80020d2:	4770      	bx	lr

080020d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80020d4:	2000      	movs	r0, #0
 80020d6:	4770      	bx	lr

080020d8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d8:	490d      	ldr	r1, [pc, #52]	; (8002110 <_sbrk+0x38>)
{
 80020da:	4603      	mov	r3, r0
 80020dc:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020de:	4a0d      	ldr	r2, [pc, #52]	; (8002114 <_sbrk+0x3c>)
 80020e0:	4c0d      	ldr	r4, [pc, #52]	; (8002118 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 80020e2:	6808      	ldr	r0, [r1, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020e4:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80020e6:	b120      	cbz	r0, 80020f2 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020e8:	4403      	add	r3, r0
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d807      	bhi.n	80020fe <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80020ee:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 80020f0:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80020f2:	4c0a      	ldr	r4, [pc, #40]	; (800211c <_sbrk+0x44>)
 80020f4:	4620      	mov	r0, r4
  if (__sbrk_heap_end + incr > max_heap)
 80020f6:	4403      	add	r3, r0
 80020f8:	4293      	cmp	r3, r2
    __sbrk_heap_end = &_end;
 80020fa:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80020fc:	d9f7      	bls.n	80020ee <_sbrk+0x16>
    errno = ENOMEM;
 80020fe:	f001 fe6b 	bl	8003dd8 <__errno>
 8002102:	220c      	movs	r2, #12
 8002104:	4603      	mov	r3, r0
    return (void *)-1;
 8002106:	f04f 30ff 	mov.w	r0, #4294967295
    errno = ENOMEM;
 800210a:	601a      	str	r2, [r3, #0]
}
 800210c:	bd10      	pop	{r4, pc}
 800210e:	bf00      	nop
 8002110:	20000454 	.word	0x20000454
 8002114:	20001000 	.word	0x20001000
 8002118:	00000400 	.word	0x00000400
 800211c:	20000470 	.word	0x20000470

08002120 <SystemInit>:
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop

08002124 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002124:	480c      	ldr	r0, [pc, #48]	; (8002158 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002126:	490d      	ldr	r1, [pc, #52]	; (800215c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002128:	4a0d      	ldr	r2, [pc, #52]	; (8002160 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800212a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800212c:	e002      	b.n	8002134 <LoopCopyDataInit>

0800212e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800212e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002130:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002132:	3304      	adds	r3, #4

08002134 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002134:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002136:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002138:	d3f9      	bcc.n	800212e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800213a:	4a0a      	ldr	r2, [pc, #40]	; (8002164 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800213c:	4c0a      	ldr	r4, [pc, #40]	; (8002168 <LoopFillZerobss+0x22>)
  movs r3, #0
 800213e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002140:	e001      	b.n	8002146 <LoopFillZerobss>

08002142 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002142:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002144:	3204      	adds	r2, #4

08002146 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002146:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002148:	d3fb      	bcc.n	8002142 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800214a:	f7ff ffe9 	bl	8002120 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800214e:	f001 fe49 	bl	8003de4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002152:	f7ff fa65 	bl	8001620 <main>
  bx lr
 8002156:	4770      	bx	lr
  ldr r0, =_sdata
 8002158:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800215c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002160:	08007074 	.word	0x08007074
  ldr r2, =_sbss
 8002164:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002168:	2000046c 	.word	0x2000046c

0800216c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800216c:	e7fe      	b.n	800216c <ADC1_IRQHandler>
	...

08002170 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002170:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8002172:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <HAL_InitTick+0x40>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	b90b      	cbnz	r3, 800217c <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002178:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800217a:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800217c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002180:	fbb2 f3f3 	udiv	r3, r2, r3
 8002184:	490b      	ldr	r1, [pc, #44]	; (80021b4 <HAL_InitTick+0x44>)
 8002186:	4605      	mov	r5, r0
 8002188:	6808      	ldr	r0, [r1, #0]
 800218a:	fbb0 f0f3 	udiv	r0, r0, r3
 800218e:	f000 fbbd 	bl	800290c <HAL_SYSTICK_Config>
 8002192:	4604      	mov	r4, r0
 8002194:	2800      	cmp	r0, #0
 8002196:	d1ef      	bne.n	8002178 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002198:	2d0f      	cmp	r5, #15
 800219a:	d8ed      	bhi.n	8002178 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800219c:	4602      	mov	r2, r0
 800219e:	4629      	mov	r1, r5
 80021a0:	f04f 30ff 	mov.w	r0, #4294967295
 80021a4:	f000 fb66 	bl	8002874 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021a8:	4b03      	ldr	r3, [pc, #12]	; (80021b8 <HAL_InitTick+0x48>)
 80021aa:	4620      	mov	r0, r4
 80021ac:	601d      	str	r5, [r3, #0]
}
 80021ae:	bd38      	pop	{r3, r4, r5, pc}
 80021b0:	20000018 	.word	0x20000018
 80021b4:	20000014 	.word	0x20000014
 80021b8:	2000001c 	.word	0x2000001c

080021bc <HAL_Init>:
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021bc:	2003      	movs	r0, #3
{
 80021be:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021c0:	f000 fb46 	bl	8002850 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021c4:	200f      	movs	r0, #15
 80021c6:	f7ff ffd3 	bl	8002170 <HAL_InitTick>
 80021ca:	b110      	cbz	r0, 80021d2 <HAL_Init+0x16>
    status = HAL_ERROR;
 80021cc:	2401      	movs	r4, #1
}
 80021ce:	4620      	mov	r0, r4
 80021d0:	bd10      	pop	{r4, pc}
 80021d2:	4604      	mov	r4, r0
    HAL_MspInit();
 80021d4:	f7ff fdec 	bl	8001db0 <HAL_MspInit>
}
 80021d8:	4620      	mov	r0, r4
 80021da:	bd10      	pop	{r4, pc}

080021dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80021dc:	4a03      	ldr	r2, [pc, #12]	; (80021ec <HAL_IncTick+0x10>)
 80021de:	4904      	ldr	r1, [pc, #16]	; (80021f0 <HAL_IncTick+0x14>)
 80021e0:	6813      	ldr	r3, [r2, #0]
 80021e2:	6809      	ldr	r1, [r1, #0]
 80021e4:	440b      	add	r3, r1
 80021e6:	6013      	str	r3, [r2, #0]
}
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	20000458 	.word	0x20000458
 80021f0:	20000018 	.word	0x20000018

080021f4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80021f4:	4b01      	ldr	r3, [pc, #4]	; (80021fc <HAL_GetTick+0x8>)
 80021f6:	6818      	ldr	r0, [r3, #0]
}
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	20000458 	.word	0x20000458

08002200 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002200:	b538      	push	{r3, r4, r5, lr}
 8002202:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002204:	f7ff fff6 	bl	80021f4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002208:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800220a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 800220c:	d002      	beq.n	8002214 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800220e:	4b04      	ldr	r3, [pc, #16]	; (8002220 <HAL_Delay+0x20>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002214:	f7ff ffee 	bl	80021f4 <HAL_GetTick>
 8002218:	1b40      	subs	r0, r0, r5
 800221a:	42a0      	cmp	r0, r4
 800221c:	d3fa      	bcc.n	8002214 <HAL_Delay+0x14>
  {
  }
}
 800221e:	bd38      	pop	{r3, r4, r5, pc}
 8002220:	20000018 	.word	0x20000018

08002224 <HAL_ADC_Init>:
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cr1 = 0;
  uint32_t tmp_cr2 = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002224:	2800      	cmp	r0, #0
 8002226:	f000 80a9 	beq.w	800237c <HAL_ADC_Init+0x158>
{
 800222a:	b530      	push	{r4, r5, lr}
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800222c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800222e:	4604      	mov	r4, r0
{
 8002230:	b083      	sub	sp, #12
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002232:	2b00      	cmp	r3, #0
 8002234:	d078      	beq.n	8002328 <HAL_ADC_Init+0x104>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002236:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002238:	06d8      	lsls	r0, r3, #27
 800223a:	d453      	bmi.n	80022e4 <HAL_ADC_Init+0xc0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800223c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 800223e:	4a5c      	ldr	r2, [pc, #368]	; (80023b0 <HAL_ADC_Init+0x18c>)
    ADC_STATE_CLR_SET(hadc->State,
 8002240:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002244:	f023 0302 	bic.w	r3, r3, #2
 8002248:	f043 0302 	orr.w	r3, r3, #2
 800224c:	64e3      	str	r3, [r4, #76]	; 0x4c
    MODIFY_REG(ADC->CCR                 ,
 800224e:	6853      	ldr	r3, [r2, #4]
 8002250:	6861      	ldr	r1, [r4, #4]
 8002252:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002256:	430b      	orrs	r3, r1
 8002258:	6053      	str	r3, [r2, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800225e:	fa91 f1a1 	rbit	r1, r1
 8002262:	2302      	movs	r3, #2
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
                hadc->Init.EOCSelection                                        |
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002264:	fab1 f181 	clz	r1, r1
                hadc->Init.ChannelsBank                                        |
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8002268:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 800226c:	fa93 f3a3 	rbit	r3, r3
 8002270:	fab3 f383 	clz	r3, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002274:	6965      	ldr	r5, [r4, #20]
 8002276:	68e2      	ldr	r2, [r4, #12]
 8002278:	f894 c03c 	ldrb.w	ip, [r4, #60]	; 0x3c
 800227c:	432a      	orrs	r2, r5
 800227e:	6a25      	ldr	r5, [r4, #32]
 8002280:	fa0c f101 	lsl.w	r1, ip, r1
 8002284:	432a      	orrs	r2, r5
 8002286:	430a      	orrs	r2, r1
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002288:	6b61      	ldr	r1, [r4, #52]	; 0x34
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800228a:	fa00 f303 	lsl.w	r3, r0, r3
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800228e:	2910      	cmp	r1, #16
                hadc->Init.ChannelsBank                                        |
 8002290:	ea43 0302 	orr.w	r3, r3, r2
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002294:	d002      	beq.n	800229c <HAL_ADC_Init+0x78>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002296:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002298:	4311      	orrs	r1, r2
 800229a:	430b      	orrs	r3, r1
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 800229c:	6822      	ldr	r2, [r4, #0]
 800229e:	6811      	ldr	r1, [r2, #0]
 80022a0:	0649      	lsls	r1, r1, #25
 80022a2:	d551      	bpl.n	8002348 <HAL_ADC_Init+0x124>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
                  hadc->Init.LowPowerAutoPowerOff           |
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 80022a4:	6925      	ldr	r5, [r4, #16]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 80022a6:	6890      	ldr	r0, [r2, #8]
 80022a8:	4942      	ldr	r1, [pc, #264]	; (80023b4 <HAL_ADC_Init+0x190>)
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80022aa:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
    MODIFY_REG(hadc->Instance->CR2    ,
 80022ae:	ea01 0100 	and.w	r1, r1, r0
 80022b2:	ea41 0103 	orr.w	r1, r1, r3
 80022b6:	6091      	str	r1, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80022b8:	d017      	beq.n	80022ea <HAL_ADC_Init+0xc6>
 80022ba:	2d01      	cmp	r5, #1
 80022bc:	d015      	beq.n	80022ea <HAL_ADC_Init+0xc6>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80022be:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80022c0:	f021 71f8 	bic.w	r1, r1, #32505856	; 0x1f00000
 80022c4:	6311      	str	r1, [r2, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 80022c6:	6891      	ldr	r1, [r2, #8]
 80022c8:	4a3b      	ldr	r2, [pc, #236]	; (80023b8 <HAL_ADC_Init+0x194>)
 80022ca:	400a      	ands	r2, r1
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d11f      	bne.n	8002310 <HAL_ADC_Init+0xec>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80022d0:	2000      	movs	r0, #0
 80022d2:	6520      	str	r0, [r4, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80022d4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80022d6:	f023 0303 	bic.w	r3, r3, #3
 80022da:	f043 0301 	orr.w	r3, r3, #1
 80022de:	64e3      	str	r3, [r4, #76]	; 0x4c
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 80022e0:	b003      	add	sp, #12
 80022e2:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 80022e4:	2001      	movs	r0, #1
}
 80022e6:	b003      	add	sp, #12
 80022e8:	bd30      	pop	{r4, r5, pc}
 80022ea:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
      MODIFY_REG(hadc->Instance->SQR1                         ,
 80022ee:	6b15      	ldr	r5, [r2, #48]	; 0x30
 80022f0:	fa91 f1a1 	rbit	r1, r1
 80022f4:	fab1 f081 	clz	r0, r1
 80022f8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80022fa:	f025 75f8 	bic.w	r5, r5, #32505856	; 0x1f00000
 80022fe:	3901      	subs	r1, #1
 8002300:	4081      	lsls	r1, r0
 8002302:	4329      	orrs	r1, r5
 8002304:	6311      	str	r1, [r2, #48]	; 0x30
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8002306:	6891      	ldr	r1, [r2, #8]
 8002308:	4a2b      	ldr	r2, [pc, #172]	; (80023b8 <HAL_ADC_Init+0x194>)
 800230a:	400a      	ands	r2, r1
 800230c:	429a      	cmp	r2, r3
 800230e:	d0df      	beq.n	80022d0 <HAL_ADC_Init+0xac>
      tmp_hal_status = HAL_ERROR;
 8002310:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8002312:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002314:	f023 0312 	bic.w	r3, r3, #18
 8002318:	f043 0310 	orr.w	r3, r3, #16
 800231c:	64e3      	str	r3, [r4, #76]	; 0x4c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800231e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002320:	4303      	orrs	r3, r0
 8002322:	6523      	str	r3, [r4, #80]	; 0x50
}
 8002324:	b003      	add	sp, #12
 8002326:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002328:	4a24      	ldr	r2, [pc, #144]	; (80023bc <HAL_ADC_Init+0x198>)
    ADC_CLEAR_ERRORCODE(hadc);
 800232a:	6503      	str	r3, [r0, #80]	; 0x50
    hadc->Lock = HAL_UNLOCKED;
 800232c:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002330:	6a13      	ldr	r3, [r2, #32]
 8002332:	f043 0301 	orr.w	r3, r3, #1
 8002336:	6213      	str	r3, [r2, #32]
 8002338:	6a13      	ldr	r3, [r2, #32]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	9301      	str	r3, [sp, #4]
 8002340:	9b01      	ldr	r3, [sp, #4]
    HAL_ADC_MspInit(hadc);
 8002342:	f7ff fd57 	bl	8001df4 <HAL_ADC_MspInit>
 8002346:	e776      	b.n	8002236 <HAL_ADC_Init+0x12>
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8002348:	69a1      	ldr	r1, [r4, #24]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800234a:	68a5      	ldr	r5, [r4, #8]
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 800234c:	430b      	orrs	r3, r1
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800234e:	69e1      	ldr	r1, [r4, #28]
 8002350:	ea45 0c01 	orr.w	ip, r5, r1
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8002354:	6925      	ldr	r5, [r4, #16]
 8002356:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800235a:	d00c      	beq.n	8002376 <HAL_ADC_Init+0x152>
 800235c:	2d01      	cmp	r5, #1
 800235e:	d00a      	beq.n	8002376 <HAL_ADC_Init+0x152>
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002360:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8002364:	2901      	cmp	r1, #1
 8002366:	d00b      	beq.n	8002380 <HAL_ADC_Init+0x15c>
        MODIFY_REG(hadc->Instance->CR1,
 8002368:	6850      	ldr	r0, [r2, #4]
 800236a:	4915      	ldr	r1, [pc, #84]	; (80023c0 <HAL_ADC_Init+0x19c>)
 800236c:	4001      	ands	r1, r0
 800236e:	ea41 010c 	orr.w	r1, r1, ip
 8002372:	6051      	str	r1, [r2, #4]
 8002374:	e797      	b.n	80022a6 <HAL_ADC_Init+0x82>
                  hadc->Init.LowPowerAutoPowerOff           |
 8002376:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
 800237a:	e7f1      	b.n	8002360 <HAL_ADC_Init+0x13c>
    return HAL_ERROR;
 800237c:	2001      	movs	r0, #1
}
 800237e:	4770      	bx	lr
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002380:	b968      	cbnz	r0, 800239e <HAL_ADC_Init+0x17a>
 8002382:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8002386:	fa91 f1a1 	rbit	r1, r1
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800238a:	fab1 f081 	clz	r0, r1
 800238e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002390:	3901      	subs	r1, #1
 8002392:	4081      	lsls	r1, r0
 8002394:	ea41 010c 	orr.w	r1, r1, ip
 8002398:	f441 6c00 	orr.w	ip, r1, #2048	; 0x800
 800239c:	e7e4      	b.n	8002368 <HAL_ADC_Init+0x144>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800239e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80023a0:	f041 0120 	orr.w	r1, r1, #32
 80023a4:	64e1      	str	r1, [r4, #76]	; 0x4c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023a6:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80023a8:	f041 0101 	orr.w	r1, r1, #1
 80023ac:	6521      	str	r1, [r4, #80]	; 0x50
 80023ae:	e7db      	b.n	8002368 <HAL_ADC_Init+0x144>
 80023b0:	40012700 	.word	0x40012700
 80023b4:	c0fff18d 	.word	0xc0fff18d
 80023b8:	bf80fffe 	.word	0xbf80fffe
 80023bc:	40023800 	.word	0x40023800
 80023c0:	fcfc16ff 	.word	0xfcfc16ff

080023c4 <HAL_ADC_DeInit>:
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023c4:	2800      	cmp	r0, #0
 80023c6:	d075      	beq.n	80024b4 <HAL_ADC_DeInit+0xf0>
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80023c8:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
{
 80023ca:	b538      	push	{r3, r4, r5, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80023cc:	f042 0202 	orr.w	r2, r2, #2
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023d0:	6803      	ldr	r3, [r0, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80023d2:	64c2      	str	r2, [r0, #76]	; 0x4c
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	4604      	mov	r4, r0
 80023d8:	0655      	lsls	r5, r2, #25
 80023da:	d453      	bmi.n	8002484 <HAL_ADC_DeInit+0xc0>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_JEOC | ADC_FLAG_EOC |
 80023dc:	f06f 001f 	mvn.w	r0, #31
 80023e0:	6018      	str	r0, [r3, #0]
    CLEAR_BIT(hadc->Instance->CR1, (ADC_CR1_OVRIE   | ADC_CR1_RES     | ADC_CR1_AWDEN  |
 80023e2:	6858      	ldr	r0, [r3, #4]
 80023e4:	4939      	ldr	r1, [pc, #228]	; (80024cc <HAL_ADC_DeInit+0x108>)
    ADC_CR2_CLEAR(hadc);
 80023e6:	4a3a      	ldr	r2, [pc, #232]	; (80024d0 <HAL_ADC_DeInit+0x10c>)
    CLEAR_BIT(hadc->Instance->CR1, (ADC_CR1_OVRIE   | ADC_CR1_RES     | ADC_CR1_AWDEN  |
 80023e8:	4001      	ands	r1, r0
 80023ea:	6059      	str	r1, [r3, #4]
    ADC_CR2_CLEAR(hadc);
 80023ec:	6899      	ldr	r1, [r3, #8]
 80023ee:	400a      	ands	r2, r1
 80023f0:	609a      	str	r2, [r3, #8]
    ADC_SMPR0_CLEAR(hadc);
 80023f2:	bf00      	nop
    ADC_SMPR1_CLEAR(hadc);
 80023f4:	6823      	ldr	r3, [r4, #0]
    CLEAR_BIT(hadc->Instance->JOFR1, ADC_JOFR1_JOFFSET1);
 80023f6:	4a37      	ldr	r2, [pc, #220]	; (80024d4 <HAL_ADC_DeInit+0x110>)
    ADC_SMPR1_CLEAR(hadc);
 80023f8:	68d9      	ldr	r1, [r3, #12]
    CLEAR_BIT(hadc->Instance->SQR1, (ADC_SQR1_L | __ADC_SQR1_SQXX));
 80023fa:	4837      	ldr	r0, [pc, #220]	; (80024d8 <HAL_ADC_DeInit+0x114>)
    ADC_SMPR1_CLEAR(hadc);
 80023fc:	0d49      	lsrs	r1, r1, #21
 80023fe:	0549      	lsls	r1, r1, #21
 8002400:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(hadc->Instance->SMPR2, (ADC_SMPR2_SMP19 | ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | 
 8002402:	6919      	ldr	r1, [r3, #16]
 8002404:	f001 4140 	and.w	r1, r1, #3221225472	; 0xc0000000
 8002408:	6119      	str	r1, [r3, #16]
    CLEAR_BIT(hadc->Instance->SMPR3, (ADC_SMPR3_SMP9 | ADC_SMPR3_SMP8 | ADC_SMPR3_SMP7 | 
 800240a:	6959      	ldr	r1, [r3, #20]
 800240c:	f001 4140 	and.w	r1, r1, #3221225472	; 0xc0000000
 8002410:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(hadc->Instance->JOFR1, ADC_JOFR1_JOFFSET1);
 8002412:	6999      	ldr	r1, [r3, #24]
 8002414:	4011      	ands	r1, r2
 8002416:	6199      	str	r1, [r3, #24]
    CLEAR_BIT(hadc->Instance->JOFR2, ADC_JOFR2_JOFFSET2);
 8002418:	69d9      	ldr	r1, [r3, #28]
 800241a:	4011      	ands	r1, r2
 800241c:	61d9      	str	r1, [r3, #28]
    CLEAR_BIT(hadc->Instance->JOFR3, ADC_JOFR3_JOFFSET3);
 800241e:	6a19      	ldr	r1, [r3, #32]
 8002420:	4011      	ands	r1, r2
 8002422:	6219      	str	r1, [r3, #32]
    CLEAR_BIT(hadc->Instance->JOFR4, ADC_JOFR4_JOFFSET4);
 8002424:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002426:	4011      	ands	r1, r2
 8002428:	6259      	str	r1, [r3, #36]	; 0x24
    CLEAR_BIT(hadc->Instance->HTR, ADC_HTR_HT);
 800242a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800242c:	4011      	ands	r1, r2
 800242e:	6299      	str	r1, [r3, #40]	; 0x28
    CLEAR_BIT(hadc->Instance->LTR, ADC_LTR_LT);
 8002430:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002432:	400a      	ands	r2, r1
 8002434:	62da      	str	r2, [r3, #44]	; 0x2c
    CLEAR_BIT(hadc->Instance->SQR1, (ADC_SQR1_L | __ADC_SQR1_SQXX));
 8002436:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    CLEAR_BIT(ADC->CCR, ADC_CCR_TSVREFE);   
 8002438:	4928      	ldr	r1, [pc, #160]	; (80024dc <HAL_ADC_DeInit+0x118>)
    CLEAR_BIT(hadc->Instance->SQR1, (ADC_SQR1_L | __ADC_SQR1_SQXX));
 800243a:	4010      	ands	r0, r2
 800243c:	6318      	str	r0, [r3, #48]	; 0x30
    CLEAR_BIT(hadc->Instance->SQR2, (ADC_SQR2_SQ24 | ADC_SQR2_SQ23 | ADC_SQR2_SQ22 | 
 800243e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    HAL_ADC_MspDeInit(hadc);
 8002440:	4620      	mov	r0, r4
    CLEAR_BIT(hadc->Instance->SQR2, (ADC_SQR2_SQ24 | ADC_SQR2_SQ23 | ADC_SQR2_SQ22 | 
 8002442:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 8002446:	635a      	str	r2, [r3, #52]	; 0x34
    CLEAR_BIT(hadc->Instance->SQR3, (ADC_SQR3_SQ18 | ADC_SQR3_SQ17 | ADC_SQR3_SQ16 | 
 8002448:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800244a:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 800244e:	639a      	str	r2, [r3, #56]	; 0x38
    CLEAR_BIT(hadc->Instance->SQR4, (ADC_SQR4_SQ12 | ADC_SQR4_SQ11 | ADC_SQR4_SQ10 | 
 8002450:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002452:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 8002456:	63da      	str	r2, [r3, #60]	; 0x3c
    CLEAR_BIT(hadc->Instance->SQR5, (ADC_SQR5_SQ6 | ADC_SQR5_SQ5 | ADC_SQR5_SQ4 | 
 8002458:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800245a:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 800245e:	641a      	str	r2, [r3, #64]	; 0x40
    CLEAR_BIT(hadc->Instance->JSQR, (ADC_JSQR_JL |
 8002460:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002462:	0d92      	lsrs	r2, r2, #22
 8002464:	0592      	lsls	r2, r2, #22
 8002466:	645a      	str	r2, [r3, #68]	; 0x44
    CLEAR_BIT(ADC->CCR, ADC_CCR_TSVREFE);   
 8002468:	684b      	ldr	r3, [r1, #4]
 800246a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800246e:	604b      	str	r3, [r1, #4]
    HAL_ADC_MspDeInit(hadc);
 8002470:	f7ff fd0e 	bl	8001e90 <HAL_ADC_MspDeInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002474:	2300      	movs	r3, #0
    hadc->State = HAL_ADC_STATE_RESET;
 8002476:	4618      	mov	r0, r3
    ADC_CLEAR_ERRORCODE(hadc);
 8002478:	6523      	str	r3, [r4, #80]	; 0x50
    hadc->State = HAL_ADC_STATE_RESET;
 800247a:	64e3      	str	r3, [r4, #76]	; 0x4c
  __HAL_UNLOCK(hadc);
 800247c:	2300      	movs	r3, #0
 800247e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
}
 8002482:	bd38      	pop	{r3, r4, r5, pc}
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002484:	689a      	ldr	r2, [r3, #8]
 8002486:	f022 0201 	bic.w	r2, r2, #1
 800248a:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800248c:	f7ff feb2 	bl	80021f4 <HAL_GetTick>
    
    /* Wait for ADC effectively disabled */    
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002490:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002492:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	0650      	lsls	r0, r2, #25
 8002498:	d5a0      	bpl.n	80023dc <HAL_ADC_DeInit+0x18>
    {
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 800249a:	f7ff feab 	bl	80021f4 <HAL_GetTick>
 800249e:	1b40      	subs	r0, r0, r5
 80024a0:	2802      	cmp	r0, #2
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80024a2:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 80024a4:	d902      	bls.n	80024ac <HAL_ADC_DeInit+0xe8>
        if(ADC_IS_ENABLE(hadc) != RESET)
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	0651      	lsls	r1, r2, #25
 80024aa:	d405      	bmi.n	80024b8 <HAL_ADC_DeInit+0xf4>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	0652      	lsls	r2, r2, #25
 80024b0:	d4f3      	bmi.n	800249a <HAL_ADC_DeInit+0xd6>
 80024b2:	e793      	b.n	80023dc <HAL_ADC_DeInit+0x18>
    return HAL_ERROR;
 80024b4:	2001      	movs	r0, #1
}
 80024b6:	4770      	bx	lr
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024b8:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ba:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80024bc:	f043 0310 	orr.w	r3, r3, #16
 80024c0:	64e3      	str	r3, [r4, #76]	; 0x4c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024c2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80024c4:	4303      	orrs	r3, r0
 80024c6:	6523      	str	r3, [r4, #80]	; 0x50
  if (tmp_hal_status == HAL_OK)
 80024c8:	e7d8      	b.n	800247c <HAL_ADC_DeInit+0xb8>
 80024ca:	bf00      	nop
 80024cc:	f83c0000 	.word	0xf83c0000
 80024d0:	8080f08c 	.word	0x8080f08c
 80024d4:	fffff000 	.word	0xfffff000
 80024d8:	fe0f8000 	.word	0xfe0f8000
 80024dc:	40012700 	.word	0x40012700

080024e0 <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024e0:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80024e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80024e4:	f012 0f50 	tst.w	r2, #80	; 0x50
 80024e8:	d126      	bne.n	8002538 <ADC_DMAConvCplt+0x58>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32L1, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024ec:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
{
 80024f2:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024f4:	64da      	str	r2, [r3, #76]	; 0x4c
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024f6:	688a      	ldr	r2, [r1, #8]
 80024f8:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80024fc:	d118      	bne.n	8002530 <ADC_DMAConvCplt+0x50>
 80024fe:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8002502:	b9aa      	cbnz	r2, 8002530 <ADC_DMAConvCplt+0x50>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002504:	6b0a      	ldr	r2, [r1, #48]	; 0x30
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002506:	f012 7ff8 	tst.w	r2, #32505856	; 0x1f00000
 800250a:	d002      	beq.n	8002512 <ADC_DMAConvCplt+0x32>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800250c:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800250e:	0550      	lsls	r0, r2, #21
 8002510:	d40e      	bmi.n	8002530 <ADC_DMAConvCplt+0x50>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002512:	684a      	ldr	r2, [r1, #4]
 8002514:	f022 0220 	bic.w	r2, r2, #32
 8002518:	604a      	str	r2, [r1, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800251a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800251c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002520:	64da      	str	r2, [r3, #76]	; 0x4c
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002522:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002524:	04d2      	lsls	r2, r2, #19
 8002526:	d403      	bmi.n	8002530 <ADC_DMAConvCplt+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002528:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800252a:	f042 0201 	orr.w	r2, r2, #1
 800252e:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff faa5 	bl	8001a80 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002536:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253c:	4718      	bx	r3
 800253e:	bf00      	nop

08002540 <HAL_ADC_ConvHalfCpltCallback>:
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop

08002544 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002544:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002546:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002548:	f7ff fffa 	bl	8002540 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800254c:	bd08      	pop	{r3, pc}
 800254e:	bf00      	nop

08002550 <HAL_ADC_ErrorCallback>:
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop

08002554 <ADC_DMAError>:
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002554:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8002556:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002558:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800255a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800255e:	64c3      	str	r3, [r0, #76]	; 0x4c
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002560:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002562:	f043 0304 	orr.w	r3, r3, #4
 8002566:	6503      	str	r3, [r0, #80]	; 0x50
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002568:	f7ff fff2 	bl	8002550 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800256c:	bd08      	pop	{r3, pc}
 800256e:	bf00      	nop

08002570 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0;
 8002570:	2300      	movs	r3, #0
{
 8002572:	b530      	push	{r4, r5, lr}
 8002574:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8002576:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8002578:	f890 3048 	ldrb.w	r3, [r0, #72]	; 0x48
 800257c:	2b01      	cmp	r3, #1
 800257e:	f000 80aa 	beq.w	80026d6 <HAL_ADC_ConfigChannel+0x166>
 8002582:	2301      	movs	r3, #1
 8002584:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
  if (sConfig->Rank < 7)
 8002588:	684b      	ldr	r3, [r1, #4]
 800258a:	4602      	mov	r2, r0
 800258c:	2b06      	cmp	r3, #6
    MODIFY_REG(hadc->Instance->SQR5,
 800258e:	6800      	ldr	r0, [r0, #0]
  if (sConfig->Rank < 7)
 8002590:	d924      	bls.n	80025dc <HAL_ADC_ConfigChannel+0x6c>
  else if (sConfig->Rank < 13)
 8002592:	2b0c      	cmp	r3, #12
 8002594:	d866      	bhi.n	8002664 <HAL_ADC_ConfigChannel+0xf4>
    MODIFY_REG(hadc->Instance->SQR4,
 8002596:	f04f 0c1f 	mov.w	ip, #31
 800259a:	680c      	ldr	r4, [r1, #0]
 800259c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80025a0:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80025a2:	3b23      	subs	r3, #35	; 0x23
 80025a4:	fa04 fe03 	lsl.w	lr, r4, r3
 80025a8:	fa0c f303 	lsl.w	r3, ip, r3
 80025ac:	ea25 0303 	bic.w	r3, r5, r3
 80025b0:	ea43 030e 	orr.w	r3, r3, lr
 80025b4:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel < ADC_CHANNEL_10)
 80025b6:	2c09      	cmp	r4, #9
 80025b8:	d822      	bhi.n	8002600 <HAL_ADC_ConfigChannel+0x90>
    MODIFY_REG(hadc->Instance->SMPR3,
 80025ba:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80025be:	2407      	movs	r4, #7
 80025c0:	6943      	ldr	r3, [r0, #20]
 80025c2:	6889      	ldr	r1, [r1, #8]
 80025c4:	40ac      	lsls	r4, r5
 80025c6:	40a9      	lsls	r1, r5
 80025c8:	ea23 0404 	bic.w	r4, r3, r4
 80025cc:	430c      	orrs	r4, r1
 80025ce:	6144      	str	r4, [r0, #20]
  __HAL_UNLOCK(hadc);
 80025d0:	2300      	movs	r3, #0
  return tmp_hal_status;
 80025d2:	4618      	mov	r0, r3
  __HAL_UNLOCK(hadc);
 80025d4:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48
}
 80025d8:	b003      	add	sp, #12
 80025da:	bd30      	pop	{r4, r5, pc}
    MODIFY_REG(hadc->Instance->SQR5,
 80025dc:	f04f 0c1f 	mov.w	ip, #31
 80025e0:	680c      	ldr	r4, [r1, #0]
 80025e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80025e6:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80025e8:	3b05      	subs	r3, #5
 80025ea:	fa04 fe03 	lsl.w	lr, r4, r3
 80025ee:	fa0c f303 	lsl.w	r3, ip, r3
 80025f2:	ea25 0303 	bic.w	r3, r5, r3
 80025f6:	ea43 030e 	orr.w	r3, r3, lr
  if (sConfig->Channel < ADC_CHANNEL_10)
 80025fa:	2c09      	cmp	r4, #9
    MODIFY_REG(hadc->Instance->SQR5,
 80025fc:	6403      	str	r3, [r0, #64]	; 0x40
  if (sConfig->Channel < ADC_CHANNEL_10)
 80025fe:	d9dc      	bls.n	80025ba <HAL_ADC_ConfigChannel+0x4a>
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8002600:	2c13      	cmp	r4, #19
 8002602:	d844      	bhi.n	800268e <HAL_ADC_ConfigChannel+0x11e>
    MODIFY_REG(hadc->Instance->SMPR2,
 8002604:	f04f 0c07 	mov.w	ip, #7
 8002608:	688d      	ldr	r5, [r1, #8]
 800260a:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 800260e:	6903      	ldr	r3, [r0, #16]
 8002610:	391e      	subs	r1, #30
 8002612:	408d      	lsls	r5, r1
 8002614:	fa0c f101 	lsl.w	r1, ip, r1
 8002618:	ea23 0301 	bic.w	r3, r3, r1
 800261c:	432b      	orrs	r3, r5
 800261e:	6103      	str	r3, [r0, #16]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002620:	f1a4 0310 	sub.w	r3, r4, #16
 8002624:	2b01      	cmp	r3, #1
 8002626:	d8d3      	bhi.n	80025d0 <HAL_ADC_ConfigChannel+0x60>
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002628:	4b34      	ldr	r3, [pc, #208]	; (80026fc <HAL_ADC_ConfigChannel+0x18c>)
 800262a:	6859      	ldr	r1, [r3, #4]
 800262c:	0209      	lsls	r1, r1, #8
 800262e:	d4cf      	bmi.n	80025d0 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002630:	6859      	ldr	r1, [r3, #4]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002632:	2c10      	cmp	r4, #16
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002634:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002638:	6059      	str	r1, [r3, #4]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800263a:	d1c9      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800263c:	4b30      	ldr	r3, [pc, #192]	; (8002700 <HAL_ADC_ConfigChannel+0x190>)
 800263e:	4931      	ldr	r1, [pc, #196]	; (8002704 <HAL_ADC_ConfigChannel+0x194>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	fba1 1303 	umull	r1, r3, r1, r3
 8002646:	0c9b      	lsrs	r3, r3, #18
 8002648:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0)
 8002650:	9b01      	ldr	r3, [sp, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d0bc      	beq.n	80025d0 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8002656:	9b01      	ldr	r3, [sp, #4]
 8002658:	3b01      	subs	r3, #1
 800265a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0)
 800265c:	9b01      	ldr	r3, [sp, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f9      	bne.n	8002656 <HAL_ADC_ConfigChannel+0xe6>
 8002662:	e7b5      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x60>
  else if (sConfig->Rank < 19)
 8002664:	2b12      	cmp	r3, #18
 8002666:	d925      	bls.n	80026b4 <HAL_ADC_ConfigChannel+0x144>
  else if (sConfig->Rank < 25)
 8002668:	2b18      	cmp	r3, #24
    MODIFY_REG(hadc->Instance->SQR2,
 800266a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  else if (sConfig->Rank < 25)
 800266e:	d835      	bhi.n	80026dc <HAL_ADC_ConfigChannel+0x16c>
    MODIFY_REG(hadc->Instance->SQR2,
 8002670:	f04f 0c1f 	mov.w	ip, #31
 8002674:	680c      	ldr	r4, [r1, #0]
 8002676:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8002678:	3b5f      	subs	r3, #95	; 0x5f
 800267a:	fa04 fe03 	lsl.w	lr, r4, r3
 800267e:	fa0c f303 	lsl.w	r3, ip, r3
 8002682:	ea25 0303 	bic.w	r3, r5, r3
 8002686:	ea43 030e 	orr.w	r3, r3, lr
 800268a:	6343      	str	r3, [r0, #52]	; 0x34
 800268c:	e793      	b.n	80025b6 <HAL_ADC_ConfigChannel+0x46>
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 800268e:	2c1a      	cmp	r4, #26
 8002690:	d80d      	bhi.n	80026ae <HAL_ADC_ConfigChannel+0x13e>
    MODIFY_REG(hadc->Instance->SMPR1,
 8002692:	2507      	movs	r5, #7
 8002694:	6889      	ldr	r1, [r1, #8]
 8002696:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800269a:	68c3      	ldr	r3, [r0, #12]
 800269c:	3c3c      	subs	r4, #60	; 0x3c
 800269e:	40a1      	lsls	r1, r4
 80026a0:	fa05 f404 	lsl.w	r4, r5, r4
 80026a4:	ea23 0304 	bic.w	r3, r3, r4
 80026a8:	430b      	orrs	r3, r1
 80026aa:	60c3      	str	r3, [r0, #12]
 80026ac:	e790      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x60>
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 80026ae:	bf00      	nop
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80026b0:	680c      	ldr	r4, [r1, #0]
 80026b2:	e7b5      	b.n	8002620 <HAL_ADC_ConfigChannel+0xb0>
    MODIFY_REG(hadc->Instance->SQR3,
 80026b4:	f04f 0c1f 	mov.w	ip, #31
 80026b8:	680c      	ldr	r4, [r1, #0]
 80026ba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80026be:	6b85      	ldr	r5, [r0, #56]	; 0x38
 80026c0:	3b41      	subs	r3, #65	; 0x41
 80026c2:	fa04 fe03 	lsl.w	lr, r4, r3
 80026c6:	fa0c f303 	lsl.w	r3, ip, r3
 80026ca:	ea25 0303 	bic.w	r3, r5, r3
 80026ce:	ea43 030e 	orr.w	r3, r3, lr
 80026d2:	6383      	str	r3, [r0, #56]	; 0x38
 80026d4:	e76f      	b.n	80025b6 <HAL_ADC_ConfigChannel+0x46>
  __HAL_LOCK(hadc);
 80026d6:	2002      	movs	r0, #2
}
 80026d8:	b003      	add	sp, #12
 80026da:	bd30      	pop	{r4, r5, pc}
    MODIFY_REG(hadc->Instance->SQR1,
 80026dc:	f04f 0c1f 	mov.w	ip, #31
 80026e0:	680c      	ldr	r4, [r1, #0]
 80026e2:	6b05      	ldr	r5, [r0, #48]	; 0x30
 80026e4:	3b7d      	subs	r3, #125	; 0x7d
 80026e6:	fa04 fe03 	lsl.w	lr, r4, r3
 80026ea:	fa0c f303 	lsl.w	r3, ip, r3
 80026ee:	ea25 0303 	bic.w	r3, r5, r3
 80026f2:	ea43 030e 	orr.w	r3, r3, lr
 80026f6:	6303      	str	r3, [r0, #48]	; 0x30
 80026f8:	e75d      	b.n	80025b6 <HAL_ADC_ConfigChannel+0x46>
 80026fa:	bf00      	nop
 80026fc:	40012700 	.word	0x40012700
 8002700:	20000014 	.word	0x20000014
 8002704:	431bde83 	.word	0x431bde83

08002708 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0;
 8002708:	2300      	movs	r3, #0
{
 800270a:	b530      	push	{r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800270c:	6802      	ldr	r2, [r0, #0]
{
 800270e:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8002710:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002712:	6813      	ldr	r3, [r2, #0]
 8002714:	0659      	lsls	r1, r3, #25
 8002716:	d429      	bmi.n	800276c <ADC_Enable+0x64>
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002718:	4b1c      	ldr	r3, [pc, #112]	; (800278c <ADC_Enable+0x84>)
 800271a:	4604      	mov	r4, r0
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	481c      	ldr	r0, [pc, #112]	; (8002790 <ADC_Enable+0x88>)
    __HAL_ADC_ENABLE(hadc);
 8002720:	6891      	ldr	r1, [r2, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002722:	fba0 0303 	umull	r0, r3, r0, r3
 8002726:	0c9b      	lsrs	r3, r3, #18
 8002728:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    __HAL_ADC_ENABLE(hadc);
 800272c:	f041 0101 	orr.w	r1, r1, #1
 8002730:	6091      	str	r1, [r2, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002732:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 8002734:	9b01      	ldr	r3, [sp, #4]
 8002736:	b12b      	cbz	r3, 8002744 <ADC_Enable+0x3c>
      wait_loop_index--;
 8002738:	9b01      	ldr	r3, [sp, #4]
 800273a:	3b01      	subs	r3, #1
 800273c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 800273e:	9b01      	ldr	r3, [sp, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d1f9      	bne.n	8002738 <ADC_Enable+0x30>
    tickstart = HAL_GetTick();    
 8002744:	f7ff fd56 	bl	80021f4 <HAL_GetTick>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002748:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();    
 800274a:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	065a      	lsls	r2, r3, #25
 8002750:	d40c      	bmi.n	800276c <ADC_Enable+0x64>
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 8002752:	f7ff fd4f 	bl	80021f4 <HAL_GetTick>
 8002756:	1b43      	subs	r3, r0, r5
 8002758:	2b02      	cmp	r3, #2
        if(ADC_IS_ENABLE(hadc) == RESET)
 800275a:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 800275c:	d903      	bls.n	8002766 <ADC_Enable+0x5e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8002764:	d005      	beq.n	8002772 <ADC_Enable+0x6a>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	065b      	lsls	r3, r3, #25
 800276a:	d5f2      	bpl.n	8002752 <ADC_Enable+0x4a>
  return HAL_OK;
 800276c:	2000      	movs	r0, #0
}
 800276e:	b003      	add	sp, #12
 8002770:	bd30      	pop	{r4, r5, pc}
          return HAL_ERROR;
 8002772:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002774:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
          __HAL_UNLOCK(hadc);
 8002776:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800277a:	f043 0310 	orr.w	r3, r3, #16
 800277e:	64e3      	str	r3, [r4, #76]	; 0x4c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002780:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002782:	4303      	orrs	r3, r0
 8002784:	6523      	str	r3, [r4, #80]	; 0x50
}
 8002786:	b003      	add	sp, #12
 8002788:	bd30      	pop	{r4, r5, pc}
 800278a:	bf00      	nop
 800278c:	20000014 	.word	0x20000014
 8002790:	431bde83 	.word	0x431bde83

08002794 <HAL_ADC_Start_DMA>:
{
 8002794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 8002798:	f890 5048 	ldrb.w	r5, [r0, #72]	; 0x48
 800279c:	2d01      	cmp	r5, #1
 800279e:	d04c      	beq.n	800283a <HAL_ADC_Start_DMA+0xa6>
 80027a0:	2301      	movs	r3, #1
 80027a2:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
  tmp_hal_status = ADC_Enable(hadc);
 80027a6:	4604      	mov	r4, r0
 80027a8:	4688      	mov	r8, r1
 80027aa:	4617      	mov	r7, r2
 80027ac:	f7ff ffac 	bl	8002708 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 80027b0:	4605      	mov	r5, r0
 80027b2:	2800      	cmp	r0, #0
 80027b4:	d13e      	bne.n	8002834 <HAL_ADC_Start_DMA+0xa0>
    ADC_STATE_CLR_SET(hadc->State,
 80027b6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027b8:	6826      	ldr	r6, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80027ba:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 80027be:	f020 0001 	bic.w	r0, r0, #1
 80027c2:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 80027c6:	64e0      	str	r0, [r4, #76]	; 0x4c
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027c8:	6873      	ldr	r3, [r6, #4]
 80027ca:	055b      	lsls	r3, r3, #21
 80027cc:	d505      	bpl.n	80027da <HAL_ADC_Start_DMA+0x46>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027ce:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80027d0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027d8:	64e3      	str	r3, [r4, #76]	; 0x4c
    __HAL_UNLOCK(hadc);
 80027da:	2100      	movs	r1, #0
 80027dc:	f884 1048 	strb.w	r1, [r4, #72]	; 0x48
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80027e0:	f06f 0122 	mvn.w	r1, #34	; 0x22
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027e4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80027e6:	6c60      	ldr	r0, [r4, #68]	; 0x44
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027e8:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027ec:	bf18      	it	ne
 80027ee:	6d23      	ldrne	r3, [r4, #80]	; 0x50
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027f0:	4642      	mov	r2, r8
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027f2:	bf18      	it	ne
 80027f4:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80027f8:	6523      	str	r3, [r4, #80]	; 0x50
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027fa:	463b      	mov	r3, r7
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80027fc:	4f11      	ldr	r7, [pc, #68]	; (8002844 <HAL_ADC_Start_DMA+0xb0>)
 80027fe:	6287      	str	r7, [r0, #40]	; 0x28
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002800:	4f11      	ldr	r7, [pc, #68]	; (8002848 <HAL_ADC_Start_DMA+0xb4>)
 8002802:	62c7      	str	r7, [r0, #44]	; 0x2c
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002804:	4f11      	ldr	r7, [pc, #68]	; (800284c <HAL_ADC_Start_DMA+0xb8>)
 8002806:	6307      	str	r7, [r0, #48]	; 0x30
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002808:	6031      	str	r1, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800280a:	6871      	ldr	r1, [r6, #4]
 800280c:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 8002810:	6071      	str	r1, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002812:	68b1      	ldr	r1, [r6, #8]
 8002814:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002818:	60b1      	str	r1, [r6, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800281a:	f106 0158 	add.w	r1, r6, #88	; 0x58
 800281e:	f000 f979 	bl	8002b14 <HAL_DMA_Start_IT>
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002822:	6823      	ldr	r3, [r4, #0]
 8002824:	689a      	ldr	r2, [r3, #8]
 8002826:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800282a:	d103      	bne.n	8002834 <HAL_ADC_Start_DMA+0xa0>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002832:	609a      	str	r2, [r3, #8]
}
 8002834:	4628      	mov	r0, r5
 8002836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hadc);
 800283a:	2502      	movs	r5, #2
}
 800283c:	4628      	mov	r0, r5
 800283e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002842:	bf00      	nop
 8002844:	080024e1 	.word	0x080024e1
 8002848:	08002545 	.word	0x08002545
 800284c:	08002555 	.word	0x08002555

08002850 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002850:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002854:	4906      	ldr	r1, [pc, #24]	; (8002870 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002856:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002858:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800285a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800285e:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800286c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800286e:	4770      	bx	lr
 8002870:	e000ed00 	.word	0xe000ed00

08002874 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002874:	4b1c      	ldr	r3, [pc, #112]	; (80028e8 <HAL_NVIC_SetPriority+0x74>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002876:	b500      	push	{lr}
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800287e:	f1c3 0e07 	rsb	lr, r3, #7
 8002882:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002886:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800288a:	bf28      	it	cs
 800288c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002890:	f1bc 0f06 	cmp.w	ip, #6
 8002894:	d91b      	bls.n	80028ce <HAL_NVIC_SetPriority+0x5a>

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002896:	f04f 3cff 	mov.w	ip, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800289a:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800289c:	fa0c fc03 	lsl.w	ip, ip, r3
 80028a0:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a4:	f04f 3cff 	mov.w	ip, #4294967295
 80028a8:	fa0c fc0e 	lsl.w	ip, ip, lr
 80028ac:	ea21 010c 	bic.w	r1, r1, ip
 80028b0:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80028b2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b4:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80028b8:	db0c      	blt.n	80028d4 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ba:	0109      	lsls	r1, r1, #4
 80028bc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80028c0:	b2c9      	uxtb	r1, r1
 80028c2:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80028c6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80028ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80028ce:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028d0:	4613      	mov	r3, r2
 80028d2:	e7e7      	b.n	80028a4 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d4:	4b05      	ldr	r3, [pc, #20]	; (80028ec <HAL_NVIC_SetPriority+0x78>)
 80028d6:	f000 000f 	and.w	r0, r0, #15
 80028da:	0109      	lsls	r1, r1, #4
 80028dc:	b2c9      	uxtb	r1, r1
 80028de:	4403      	add	r3, r0
 80028e0:	7619      	strb	r1, [r3, #24]
 80028e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80028e6:	bf00      	nop
 80028e8:	e000ed00 	.word	0xe000ed00
 80028ec:	e000ecfc 	.word	0xe000ecfc

080028f0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80028f0:	2800      	cmp	r0, #0
 80028f2:	db07      	blt.n	8002904 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028f4:	2301      	movs	r3, #1
 80028f6:	f000 011f 	and.w	r1, r0, #31
 80028fa:	4a03      	ldr	r2, [pc, #12]	; (8002908 <HAL_NVIC_EnableIRQ+0x18>)
 80028fc:	0940      	lsrs	r0, r0, #5
 80028fe:	408b      	lsls	r3, r1
 8002900:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	e000e100 	.word	0xe000e100

0800290c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800290c:	3801      	subs	r0, #1
 800290e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002912:	d20f      	bcs.n	8002934 <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002914:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002918:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800291c:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800291e:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002920:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002922:	4c05      	ldr	r4, [pc, #20]	; (8002938 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002924:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002926:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800292a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800292c:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 800292e:	bc10      	pop	{r4}
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002930:	6119      	str	r1, [r3, #16]
 8002932:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002934:	2001      	movs	r0, #1
 8002936:	4770      	bx	lr
 8002938:	e000ed00 	.word	0xe000ed00

0800293c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 800293c:	b188      	cbz	r0, 8002962 <HAL_DAC_Init+0x26>
{
 800293e:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002940:	7903      	ldrb	r3, [r0, #4]
 8002942:	4604      	mov	r4, r0
 8002944:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002948:	b13b      	cbz	r3, 800295a <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800294a:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 800294c:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800294e:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8002950:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002952:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8002954:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8002956:	4618      	mov	r0, r3
}
 8002958:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 800295a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 800295c:	f7ff fab4 	bl	8001ec8 <HAL_DAC_MspInit>
 8002960:	e7f3      	b.n	800294a <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8002962:	2001      	movs	r0, #1
}
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop

08002968 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002968:	7942      	ldrb	r2, [r0, #5]
 800296a:	2a01      	cmp	r2, #1
 800296c:	d02a      	beq.n	80029c4 <HAL_DAC_Start+0x5c>
{
 800296e:	b410      	push	{r4}
 8002970:	4603      	mov	r3, r0

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002972:	2402      	movs	r4, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002974:	2201      	movs	r2, #1
 8002976:	6800      	ldr	r0, [r0, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8002978:	711c      	strb	r4, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 800297a:	6804      	ldr	r4, [r0, #0]
 800297c:	f001 0c10 	and.w	ip, r1, #16
 8002980:	fa02 f20c 	lsl.w	r2, r2, ip
 8002984:	4322      	orrs	r2, r4
 8002986:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
 8002988:	b979      	cbnz	r1, 80029aa <HAL_DAC_Start+0x42>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800298a:	6802      	ldr	r2, [r0, #0]
 800298c:	f002 023c 	and.w	r2, r2, #60	; 0x3c
 8002990:	2a3c      	cmp	r2, #60	; 0x3c
 8002992:	d103      	bne.n	800299c <HAL_DAC_Start+0x34>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002994:	6842      	ldr	r2, [r0, #4]
 8002996:	f042 0201 	orr.w	r2, r2, #1
 800299a:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800299c:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 800299e:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdac);
 80029a0:	715a      	strb	r2, [r3, #5]
  hdac->State = HAL_DAC_STATE_READY;
 80029a2:	7119      	strb	r1, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80029a4:	4610      	mov	r0, r2
}
 80029a6:	bc10      	pop	{r4}
 80029a8:	4770      	bx	lr
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80029aa:	223c      	movs	r2, #60	; 0x3c
 80029ac:	6801      	ldr	r1, [r0, #0]
 80029ae:	fa02 fc0c 	lsl.w	ip, r2, ip
 80029b2:	f401 1170 	and.w	r1, r1, #3932160	; 0x3c0000
 80029b6:	4561      	cmp	r1, ip
 80029b8:	d1f0      	bne.n	800299c <HAL_DAC_Start+0x34>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80029ba:	6842      	ldr	r2, [r0, #4]
 80029bc:	f042 0202 	orr.w	r2, r2, #2
 80029c0:	6042      	str	r2, [r0, #4]
 80029c2:	e7eb      	b.n	800299c <HAL_DAC_Start+0x34>
  __HAL_LOCK(hdac);
 80029c4:	2002      	movs	r0, #2
}
 80029c6:	4770      	bx	lr

080029c8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80029c8:	b410      	push	{r4}
  __IO uint32_t tmp = 0UL;
 80029ca:	2400      	movs	r4, #0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80029cc:	6800      	ldr	r0, [r0, #0]
{
 80029ce:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 80029d0:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 80029d2:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 80029d4:	b949      	cbnz	r1, 80029ea <HAL_DAC_SetValue+0x22>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80029d6:	9901      	ldr	r1, [sp, #4]
 80029d8:	3108      	adds	r1, #8
 80029da:	440a      	add	r2, r1
 80029dc:	9201      	str	r2, [sp, #4]
  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;

  /* Return function status */
  return HAL_OK;
}
 80029de:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 80029e0:	9a01      	ldr	r2, [sp, #4]
 80029e2:	6013      	str	r3, [r2, #0]
}
 80029e4:	b003      	add	sp, #12
 80029e6:	bc10      	pop	{r4}
 80029e8:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80029ea:	9901      	ldr	r1, [sp, #4]
 80029ec:	3114      	adds	r1, #20
 80029ee:	440a      	add	r2, r1
 80029f0:	9201      	str	r2, [sp, #4]
 80029f2:	e7f4      	b.n	80029de <HAL_DAC_SetValue+0x16>

080029f4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80029f4:	4603      	mov	r3, r0
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80029f6:	7940      	ldrb	r0, [r0, #5]
 80029f8:	2801      	cmp	r0, #1
 80029fa:	d022      	beq.n	8002a42 <HAL_DAC_ConfigChannel+0x4e>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80029fc:	2002      	movs	r0, #2
{
 80029fe:	b570      	push	{r4, r5, r6, lr}
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002a00:	f04f 0cc0 	mov.w	ip, #192	; 0xc0
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002a04:	f640 76fe 	movw	r6, #4094	; 0xffe

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002a08:	f04f 0e00 	mov.w	lr, #0
  hdac->State = HAL_DAC_STATE_READY;
 8002a0c:	2501      	movs	r5, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a0e:	7118      	strb	r0, [r3, #4]
  tmpreg1 = hdac->Instance->CR;
 8002a10:	681c      	ldr	r4, [r3, #0]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002a12:	e9d1 0100 	ldrd	r0, r1, [r1]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002a16:	f002 0210 	and.w	r2, r2, #16
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002a1a:	4301      	orrs	r1, r0
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002a1c:	4096      	lsls	r6, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002a1e:	fa0c fc02 	lsl.w	ip, ip, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002a22:	fa01 f202 	lsl.w	r2, r1, r2
  tmpreg1 = hdac->Instance->CR;
 8002a26:	6821      	ldr	r1, [r4, #0]

  /* Return function status */
  return HAL_OK;
 8002a28:	4670      	mov	r0, lr
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002a2a:	ea21 0106 	bic.w	r1, r1, r6
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002a2e:	430a      	orrs	r2, r1
  hdac->Instance->CR = tmpreg1;
 8002a30:	6022      	str	r2, [r4, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002a32:	6822      	ldr	r2, [r4, #0]
 8002a34:	ea22 020c 	bic.w	r2, r2, ip
 8002a38:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8002a3a:	711d      	strb	r5, [r3, #4]
  __HAL_UNLOCK(hdac);
 8002a3c:	f883 e005 	strb.w	lr, [r3, #5]
}
 8002a40:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdac);
 8002a42:	2002      	movs	r0, #2
}
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop

08002a48 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a48:	b370      	cbz	r0, 8002aa8 <HAL_DMA_Init+0x60>
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a4a:	4603      	mov	r3, r0
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a4c:	2202      	movs	r2, #2
{
 8002a4e:	b530      	push	{r4, r5, lr}

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002a50:	f04f 0c01 	mov.w	ip, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a54:	2400      	movs	r4, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a56:	6800      	ldr	r0, [r0, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8002a5c:	6802      	ldr	r2, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a5e:	68dd      	ldr	r5, [r3, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8002a60:	f422 4eff 	bic.w	lr, r2, #32640	; 0x7f80
  tmp |=  hdma->Init.Direction        |
 8002a64:	e9d3 2101 	ldrd	r2, r1, [r3, #4]
 8002a68:	430a      	orrs	r2, r1
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a6a:	4910      	ldr	r1, [pc, #64]	; (8002aac <HAL_DMA_Init+0x64>)
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a6c:	432a      	orrs	r2, r5
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a6e:	4d10      	ldr	r5, [pc, #64]	; (8002ab0 <HAL_DMA_Init+0x68>)
 8002a70:	4401      	add	r1, r0
 8002a72:	fba5 5101 	umull	r5, r1, r5, r1
 8002a76:	0909      	lsrs	r1, r1, #4
 8002a78:	0089      	lsls	r1, r1, #2
 8002a7a:	6419      	str	r1, [r3, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a7c:	6919      	ldr	r1, [r3, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8002a7e:	f02e 0e70 	bic.w	lr, lr, #112	; 0x70
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a82:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a84:	6959      	ldr	r1, [r3, #20]
 8002a86:	430a      	orrs	r2, r1
 8002a88:	6999      	ldr	r1, [r3, #24]
 8002a8a:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a8c:	69d9      	ldr	r1, [r3, #28]
 8002a8e:	430a      	orrs	r2, r1
  hdma->DmaBaseAddress = DMA1;
 8002a90:	4908      	ldr	r1, [pc, #32]	; (8002ab4 <HAL_DMA_Init+0x6c>)
  tmp |=  hdma->Init.Direction        |
 8002a92:	ea42 020e 	orr.w	r2, r2, lr
  hdma->DmaBaseAddress = DMA1;
 8002a96:	63d9      	str	r1, [r3, #60]	; 0x3c
  hdma->Instance->CCR = tmp;
 8002a98:	6002      	str	r2, [r0, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a9a:	639c      	str	r4, [r3, #56]	; 0x38

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002a9c:	f883 4020 	strb.w	r4, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 8002aa0:	f883 c021 	strb.w	ip, [r3, #33]	; 0x21

  return HAL_OK;
 8002aa4:	4620      	mov	r0, r4
}
 8002aa6:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8002aa8:	2001      	movs	r0, #1
}
 8002aaa:	4770      	bx	lr
 8002aac:	bffd9ff8 	.word	0xbffd9ff8
 8002ab0:	cccccccd 	.word	0xcccccccd
 8002ab4:	40026000 	.word	0x40026000

08002ab8 <HAL_DMA_DeInit>:
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8002ab8:	b320      	cbz	r0, 8002b04 <HAL_DMA_DeInit+0x4c>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8002aba:	4603      	mov	r3, r0

  /* Reset DMA Channel CR register */
  hdma->Instance->CCR = 0U;

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002abc:	2101      	movs	r1, #1
{
 8002abe:	b430      	push	{r4, r5}
  hdma->Instance->CCR = 0U;
 8002ac0:	2400      	movs	r4, #0
  __HAL_DMA_DISABLE(hdma);
 8002ac2:	6805      	ldr	r5, [r0, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ac4:	4810      	ldr	r0, [pc, #64]	; (8002b08 <HAL_DMA_DeInit+0x50>)
  __HAL_DMA_DISABLE(hdma);
 8002ac6:	682a      	ldr	r2, [r5, #0]
 8002ac8:	f022 0201 	bic.w	r2, r2, #1
 8002acc:	602a      	str	r2, [r5, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ace:	4a0f      	ldr	r2, [pc, #60]	; (8002b0c <HAL_DMA_DeInit+0x54>)
 8002ad0:	442a      	add	r2, r5
 8002ad2:	fba0 0202 	umull	r0, r2, r0, r2
 8002ad6:	0912      	lsrs	r2, r2, #4
 8002ad8:	0092      	lsls	r2, r2, #2
 8002ada:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002adc:	f002 021c 	and.w	r2, r2, #28
 8002ae0:	fa01 f202 	lsl.w	r2, r1, r2
  hdma->DmaBaseAddress = DMA1;
 8002ae4:	490a      	ldr	r1, [pc, #40]	; (8002b10 <HAL_DMA_DeInit+0x58>)
  hdma->State = HAL_DMA_STATE_RESET;

  /* Release Lock */
  __HAL_UNLOCK(hdma);

  return HAL_OK;
 8002ae6:	4620      	mov	r0, r4
  hdma->DmaBaseAddress = DMA1;
 8002ae8:	63d9      	str	r1, [r3, #60]	; 0x3c
  hdma->Instance->CCR = 0U;
 8002aea:	602c      	str	r4, [r5, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002aec:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aee:	639c      	str	r4, [r3, #56]	; 0x38
  __HAL_UNLOCK(hdma);
 8002af0:	f883 4020 	strb.w	r4, [r3, #32]
  hdma->State = HAL_DMA_STATE_RESET;
 8002af4:	f883 4021 	strb.w	r4, [r3, #33]	; 0x21
  hdma->XferHalfCpltCallback = NULL;
 8002af8:	e9c3 440a 	strd	r4, r4, [r3, #40]	; 0x28
  hdma->XferAbortCallback = NULL;
 8002afc:	e9c3 440c 	strd	r4, r4, [r3, #48]	; 0x30
}
 8002b00:	bc30      	pop	{r4, r5}
 8002b02:	4770      	bx	lr
    return HAL_ERROR;
 8002b04:	2001      	movs	r0, #1
}
 8002b06:	4770      	bx	lr
 8002b08:	cccccccd 	.word	0xcccccccd
 8002b0c:	bffd9ff8 	.word	0xbffd9ff8
 8002b10:	40026000 	.word	0x40026000

08002b14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b14:	4684      	mov	ip, r0

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002b16:	f890 0020 	ldrb.w	r0, [r0, #32]
 8002b1a:	2801      	cmp	r0, #1
 8002b1c:	d042      	beq.n	8002ba4 <HAL_DMA_Start_IT+0x90>
{
 8002b1e:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hdma);
 8002b20:	2401      	movs	r4, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8002b22:	f89c 0021 	ldrb.w	r0, [ip, #33]	; 0x21
  __HAL_LOCK(hdma);
 8002b26:	f88c 4020 	strb.w	r4, [ip, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b2a:	42a0      	cmp	r0, r4
 8002b2c:	fa5f fe80 	uxtb.w	lr, r0
 8002b30:	d004      	beq.n	8002b3c <HAL_DMA_Start_IT+0x28>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b32:	2300      	movs	r3, #0
 8002b34:	f88c 3020 	strb.w	r3, [ip, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002b38:	2002      	movs	r0, #2
  }
  return status;
}
 8002b3a:	bd30      	pop	{r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b3c:	2002      	movs	r0, #2
 8002b3e:	f88c 0021 	strb.w	r0, [ip, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b42:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8002b44:	f8dc 4000 	ldr.w	r4, [ip]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b48:	f8cc 0038 	str.w	r0, [ip, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8002b4c:	6825      	ldr	r5, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b4e:	f8dc 0040 	ldr.w	r0, [ip, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8002b52:	f025 0501 	bic.w	r5, r5, #1
 8002b56:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b58:	f000 001c 	and.w	r0, r0, #28
 8002b5c:	f8dc 503c 	ldr.w	r5, [ip, #60]	; 0x3c
 8002b60:	fa0e f000 	lsl.w	r0, lr, r0
 8002b64:	6068      	str	r0, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b66:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b68:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8002b6c:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8002b6e:	f8dc 302c 	ldr.w	r3, [ip, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b72:	bf0b      	itete	eq
 8002b74:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002b76:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002b78:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002b7a:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002b7c:	b14b      	cbz	r3, 8002b92 <HAL_DMA_Start_IT+0x7e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b7e:	6823      	ldr	r3, [r4, #0]
 8002b80:	f043 030e 	orr.w	r3, r3, #14
 8002b84:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002b86:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b88:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002b8a:	f043 0301 	orr.w	r3, r3, #1
 8002b8e:	6023      	str	r3, [r4, #0]
}
 8002b90:	bd30      	pop	{r4, r5, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b92:	6823      	ldr	r3, [r4, #0]
 8002b94:	f023 0304 	bic.w	r3, r3, #4
 8002b98:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002b9a:	6823      	ldr	r3, [r4, #0]
 8002b9c:	f043 030a 	orr.w	r3, r3, #10
 8002ba0:	6023      	str	r3, [r4, #0]
 8002ba2:	e7f0      	b.n	8002b86 <HAL_DMA_Start_IT+0x72>
  __HAL_LOCK(hdma);
 8002ba4:	2002      	movs	r0, #2
}
 8002ba6:	4770      	bx	lr

08002ba8 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ba8:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{
 8002bac:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bae:	2a02      	cmp	r2, #2
 8002bb0:	d006      	beq.n	8002bc0 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bb2:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8002bb4:	2200      	movs	r2, #0
    return HAL_ERROR;
 8002bb6:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bb8:	6399      	str	r1, [r3, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8002bba:	f883 2020 	strb.w	r2, [r3, #32]
}
 8002bbe:	4770      	bx	lr
{
 8002bc0:	b500      	push	{lr}
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bc2:	f04f 0e01 	mov.w	lr, #1
    __HAL_UNLOCK(hdma);
 8002bc6:	f04f 0c00 	mov.w	ip, #0
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bca:	6802      	ldr	r2, [r0, #0]
 8002bcc:	6811      	ldr	r1, [r2, #0]
 8002bce:	f021 010e 	bic.w	r1, r1, #14
 8002bd2:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002bd4:	6811      	ldr	r1, [r2, #0]
 8002bd6:	f021 0101 	bic.w	r1, r1, #1
 8002bda:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bdc:	e9d0 120f 	ldrd	r1, r2, [r0, #60]	; 0x3c
 8002be0:	f002 021c 	and.w	r2, r2, #28
 8002be4:	fa0e f202 	lsl.w	r2, lr, r2
 8002be8:	604a      	str	r2, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002bea:	f883 e021 	strb.w	lr, [r3, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002bee:	f883 c020 	strb.w	ip, [r3, #32]
    return status;
 8002bf2:	4660      	mov	r0, ip
}
 8002bf4:	f85d fb04 	ldr.w	pc, [sp], #4

08002bf8 <HAL_DMA_Abort_IT>:
{
 8002bf8:	b538      	push	{r3, r4, r5, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002bfa:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{
 8002bfe:	4603      	mov	r3, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c00:	2a02      	cmp	r2, #2
 8002c02:	d003      	beq.n	8002c0c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c04:	2204      	movs	r2, #4
    status = HAL_ERROR;
 8002c06:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c08:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002c0a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c0c:	6801      	ldr	r1, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c0e:	f04f 0c01 	mov.w	ip, #1
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c12:	680c      	ldr	r4, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c14:	6c02      	ldr	r2, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c16:	f024 040e 	bic.w	r4, r4, #14
 8002c1a:	600c      	str	r4, [r1, #0]
    __HAL_UNLOCK(hdma);
 8002c1c:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 8002c1e:	680d      	ldr	r5, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c20:	f002 021c 	and.w	r2, r2, #28
    __HAL_DMA_DISABLE(hdma);
 8002c24:	f025 0501 	bic.w	r5, r5, #1
 8002c28:	600d      	str	r5, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c2a:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
    if(hdma->XferAbortCallback != NULL)
 8002c2c:	6b41      	ldr	r1, [r0, #52]	; 0x34
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c2e:	fa0c f202 	lsl.w	r2, ip, r2
 8002c32:	606a      	str	r2, [r5, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002c34:	f880 c021 	strb.w	ip, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002c38:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8002c3c:	b111      	cbz	r1, 8002c44 <HAL_DMA_Abort_IT+0x4c>
      hdma->XferAbortCallback(hdma);
 8002c3e:	4788      	blx	r1
  HAL_StatusTypeDef status = HAL_OK;
 8002c40:	4620      	mov	r0, r4
}
 8002c42:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8002c44:	4608      	mov	r0, r1
}
 8002c46:	bd38      	pop	{r3, r4, r5, pc}

08002c48 <HAL_DMA_IRQHandler>:
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c48:	2204      	movs	r2, #4
{
 8002c4a:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c4c:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c4e:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c50:	f003 031c 	and.w	r3, r3, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c54:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002c56:	6805      	ldr	r5, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c58:	409a      	lsls	r2, r3
 8002c5a:	420a      	tst	r2, r1
  uint32_t source_it = hdma->Instance->CCR;
 8002c5c:	682c      	ldr	r4, [r5, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c5e:	d00e      	beq.n	8002c7e <HAL_DMA_IRQHandler+0x36>
 8002c60:	f014 0f04 	tst.w	r4, #4
 8002c64:	d00b      	beq.n	8002c7e <HAL_DMA_IRQHandler+0x36>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c66:	682b      	ldr	r3, [r5, #0]
 8002c68:	069b      	lsls	r3, r3, #26
 8002c6a:	d403      	bmi.n	8002c74 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c6c:	682b      	ldr	r3, [r5, #0]
 8002c6e:	f023 0304 	bic.w	r3, r3, #4
 8002c72:	602b      	str	r3, [r5, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002c74:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002c76:	6072      	str	r2, [r6, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8002c78:	b1cb      	cbz	r3, 8002cae <HAL_DMA_IRQHandler+0x66>
}
 8002c7a:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8002c7c:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002c7e:	2202      	movs	r2, #2
 8002c80:	409a      	lsls	r2, r3
 8002c82:	420a      	tst	r2, r1
 8002c84:	d015      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x6a>
 8002c86:	f014 0f02 	tst.w	r4, #2
 8002c8a:	d012      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x6a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c8c:	682b      	ldr	r3, [r5, #0]
 8002c8e:	0699      	lsls	r1, r3, #26
 8002c90:	d406      	bmi.n	8002ca0 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c92:	682b      	ldr	r3, [r5, #0]
 8002c94:	f023 030a 	bic.w	r3, r3, #10
 8002c98:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002ca0:	2100      	movs	r1, #0
    if(hdma->XferCpltCallback != NULL)
 8002ca2:	6a83      	ldr	r3, [r0, #40]	; 0x28
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ca4:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8002ca6:	f880 1020 	strb.w	r1, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1e5      	bne.n	8002c7a <HAL_DMA_IRQHandler+0x32>
}
 8002cae:	bc70      	pop	{r4, r5, r6}
 8002cb0:	4770      	bx	lr
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002cb2:	2208      	movs	r2, #8
 8002cb4:	409a      	lsls	r2, r3
 8002cb6:	420a      	tst	r2, r1
 8002cb8:	d0f9      	beq.n	8002cae <HAL_DMA_IRQHandler+0x66>
 8002cba:	0722      	lsls	r2, r4, #28
 8002cbc:	d5f7      	bpl.n	8002cae <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cbe:	682a      	ldr	r2, [r5, #0]
    __HAL_UNLOCK(hdma);
 8002cc0:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cc2:	f022 020e 	bic.w	r2, r2, #14
 8002cc6:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cc8:	2201      	movs	r2, #1
    if (hdma->XferErrorCallback != NULL)
 8002cca:	6b01      	ldr	r1, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002cd2:	6382      	str	r2, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8002cd4:	f880 4020 	strb.w	r4, [r0, #32]
    hdma->State = HAL_DMA_STATE_READY;
 8002cd8:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    if (hdma->XferErrorCallback != NULL)
 8002cdc:	2900      	cmp	r1, #0
 8002cde:	d0e6      	beq.n	8002cae <HAL_DMA_IRQHandler+0x66>
}
 8002ce0:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8002ce2:	4708      	bx	r1

08002ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002ce8:	680c      	ldr	r4, [r1, #0]
{
 8002cea:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0)
 8002cec:	2c00      	cmp	r4, #0
 8002cee:	f000 80c4 	beq.w	8002e7a <HAL_GPIO_Init+0x196>
 8002cf2:	f04f 0e00 	mov.w	lr, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002cf6:	f04f 0b01 	mov.w	fp, #1
  uint32_t position = 0x00;
 8002cfa:	4673      	mov	r3, lr
 8002cfc:	468c      	mov	ip, r1
 8002cfe:	e068      	b.n	8002dd2 <HAL_GPIO_Init+0xee>
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d00:	2a03      	cmp	r2, #3
 8002d02:	f040 80b5 	bne.w	8002e70 <HAL_GPIO_Init+0x18c>
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002d06:	fa02 f20e 	lsl.w	r2, r2, lr
 8002d0a:	43d7      	mvns	r7, r2
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d0c:	6805      	ldr	r5, [r0, #0]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d0e:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002d12:	ea07 0705 	and.w	r7, r7, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002d16:	ea42 0207 	orr.w	r2, r2, r7
      GPIOx->MODER = temp;
 8002d1a:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d1c:	d053      	beq.n	8002dc6 <HAL_GPIO_Init+0xe2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002d1e:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d20:	4d5c      	ldr	r5, [pc, #368]	; (8002e94 <HAL_GPIO_Init+0x1b0>)
 8002d22:	6a2a      	ldr	r2, [r5, #32]
 8002d24:	f042 0201 	orr.w	r2, r2, #1
 8002d28:	622a      	str	r2, [r5, #32]
 8002d2a:	6a2a      	ldr	r2, [r5, #32]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002d2c:	f003 0503 	and.w	r5, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d30:	f002 0201 	and.w	r2, r2, #1
 8002d34:	9203      	str	r2, [sp, #12]
 8002d36:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8002d38:	f023 0203 	bic.w	r2, r3, #3
 8002d3c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002d40:	00ad      	lsls	r5, r5, #2
 8002d42:	fa06 f805 	lsl.w	r8, r6, r5
 8002d46:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002d4a:	4e53      	ldr	r6, [pc, #332]	; (8002e98 <HAL_GPIO_Init+0x1b4>)
        temp = SYSCFG->EXTICR[position >> 2];
 8002d4c:	6897      	ldr	r7, [r2, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002d4e:	42b0      	cmp	r0, r6
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002d50:	ea27 0708 	bic.w	r7, r7, r8
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002d54:	d013      	beq.n	8002d7e <HAL_GPIO_Init+0x9a>
 8002d56:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002d5a:	42b0      	cmp	r0, r6
 8002d5c:	f000 8090 	beq.w	8002e80 <HAL_GPIO_Init+0x19c>
 8002d60:	4e4e      	ldr	r6, [pc, #312]	; (8002e9c <HAL_GPIO_Init+0x1b8>)
 8002d62:	42b0      	cmp	r0, r6
 8002d64:	f000 8090 	beq.w	8002e88 <HAL_GPIO_Init+0x1a4>
 8002d68:	4e4d      	ldr	r6, [pc, #308]	; (8002ea0 <HAL_GPIO_Init+0x1bc>)
 8002d6a:	42b0      	cmp	r0, r6
 8002d6c:	bf0b      	itete	eq
 8002d6e:	f04f 0803 	moveq.w	r8, #3
 8002d72:	2605      	movne	r6, #5
 8002d74:	fa08 f505 	lsleq.w	r5, r8, r5
 8002d78:	fa06 f505 	lslne.w	r5, r6, r5
 8002d7c:	432f      	orrs	r7, r5
        SYSCFG->EXTICR[position >> 2] = temp;
 8002d7e:	6097      	str	r7, [r2, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002d80:	ea6f 070a 	mvn.w	r7, sl
        temp = EXTI->IMR;
 8002d84:	4a47      	ldr	r2, [pc, #284]	; (8002ea4 <HAL_GPIO_Init+0x1c0>)
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d86:	03cd      	lsls	r5, r1, #15
        temp = EXTI->IMR;
 8002d88:	6812      	ldr	r2, [r2, #0]
        {
          SET_BIT(temp, iocurrent);
        }
        EXTI->IMR = temp;
 8002d8a:	4d46      	ldr	r5, [pc, #280]	; (8002ea4 <HAL_GPIO_Init+0x1c0>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002d8c:	bf54      	ite	pl
 8002d8e:	403a      	andpl	r2, r7
          SET_BIT(temp, iocurrent);
 8002d90:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR = temp;
 8002d94:	602a      	str	r2, [r5, #0]

        temp = EXTI->EMR;
 8002d96:	686d      	ldr	r5, [r5, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d98:	038a      	lsls	r2, r1, #14
        {
          SET_BIT(temp, iocurrent);
        }
        EXTI->EMR = temp;
 8002d9a:	4a42      	ldr	r2, [pc, #264]	; (8002ea4 <HAL_GPIO_Init+0x1c0>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002d9c:	bf54      	ite	pl
 8002d9e:	403d      	andpl	r5, r7
          SET_BIT(temp, iocurrent);
 8002da0:	ea4a 0505 	orrmi.w	r5, sl, r5
        EXTI->EMR = temp;
 8002da4:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002da6:	6895      	ldr	r5, [r2, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002da8:	02ce      	lsls	r6, r1, #11
        {
          SET_BIT(temp, iocurrent);
        }
        EXTI->RTSR = temp;
 8002daa:	4a3e      	ldr	r2, [pc, #248]	; (8002ea4 <HAL_GPIO_Init+0x1c0>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002dac:	bf54      	ite	pl
 8002dae:	403d      	andpl	r5, r7
          SET_BIT(temp, iocurrent);
 8002db0:	ea4a 0505 	orrmi.w	r5, sl, r5
        EXTI->RTSR = temp;
 8002db4:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8002db6:	68d2      	ldr	r2, [r2, #12]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002db8:	0289      	lsls	r1, r1, #10
        {
          SET_BIT(temp, iocurrent);
        }
        EXTI->FTSR = temp;
 8002dba:	493a      	ldr	r1, [pc, #232]	; (8002ea4 <HAL_GPIO_Init+0x1c0>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002dbc:	bf54      	ite	pl
 8002dbe:	403a      	andpl	r2, r7
          SET_BIT(temp, iocurrent);
 8002dc0:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR = temp;
 8002dc4:	60ca      	str	r2, [r1, #12]
      }
    }

    position++;
 8002dc6:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 8002dc8:	fa34 f203 	lsrs.w	r2, r4, r3
 8002dcc:	f10e 0e02 	add.w	lr, lr, #2
 8002dd0:	d053      	beq.n	8002e7a <HAL_GPIO_Init+0x196>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002dd2:	fa0b f503 	lsl.w	r5, fp, r3
    if (iocurrent)
 8002dd6:	ea15 0a04 	ands.w	sl, r5, r4
 8002dda:	d0f4      	beq.n	8002dc6 <HAL_GPIO_Init+0xe2>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ddc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8002de0:	f001 0203 	and.w	r2, r1, #3
 8002de4:	1e57      	subs	r7, r2, #1
 8002de6:	2f01      	cmp	r7, #1
 8002de8:	d88a      	bhi.n	8002d00 <HAL_GPIO_Init+0x1c>
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002dea:	f04f 0903 	mov.w	r9, #3
        temp = GPIOx->OSPEEDR;
 8002dee:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002df0:	f8dc 700c 	ldr.w	r7, [ip, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002df4:	fa09 f90e 	lsl.w	r9, r9, lr
 8002df8:	ea26 0609 	bic.w	r6, r6, r9
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002dfc:	fa07 f70e 	lsl.w	r7, r7, lr
 8002e00:	4337      	orrs	r7, r6
        GPIOx->OSPEEDR = temp;
 8002e02:	6087      	str	r7, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002e04:	ea6f 0709 	mvn.w	r7, r9
        temp = GPIOx->OTYPER;
 8002e08:	f8d0 9004 	ldr.w	r9, [r0, #4]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e0c:	f3c1 1800 	ubfx	r8, r1, #4, #1
 8002e10:	fa08 f803 	lsl.w	r8, r8, r3
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002e14:	ea29 0505 	bic.w	r5, r9, r5
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e18:	ea48 0505 	orr.w	r5, r8, r5
        GPIOx->OTYPER = temp;
 8002e1c:	6045      	str	r5, [r0, #4]
        temp = GPIOx->PUPDR;
 8002e1e:	68c5      	ldr	r5, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e20:	2a02      	cmp	r2, #2
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002e22:	ea05 0807 	and.w	r8, r5, r7
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002e26:	f8dc 5008 	ldr.w	r5, [ip, #8]
 8002e2a:	fa02 f20e 	lsl.w	r2, r2, lr
 8002e2e:	fa05 f50e 	lsl.w	r5, r5, lr
 8002e32:	ea45 0508 	orr.w	r5, r5, r8
        GPIOx->PUPDR = temp;
 8002e36:	60c5      	str	r5, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e38:	f47f af68 	bne.w	8002d0c <HAL_GPIO_Init+0x28>
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002e3c:	f8dc 5010 	ldr.w	r5, [ip, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002e40:	f003 0807 	and.w	r8, r3, #7
 8002e44:	ea4f 0888 	mov.w	r8, r8, lsl #2
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002e48:	fa05 f508 	lsl.w	r5, r5, r8
 8002e4c:	9501      	str	r5, [sp, #4]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002e4e:	250f      	movs	r5, #15
        temp = GPIOx->AFR[position >> 3];
 8002e50:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8002e54:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8002e58:	f8d9 6020 	ldr.w	r6, [r9, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002e5c:	fa05 f808 	lsl.w	r8, r5, r8
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002e60:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002e62:	ea26 0808 	bic.w	r8, r6, r8
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002e66:	ea45 0508 	orr.w	r5, r5, r8
        GPIOx->AFR[position >> 3] = temp;
 8002e6a:	f8c9 5020 	str.w	r5, [r9, #32]
 8002e6e:	e74d      	b.n	8002d0c <HAL_GPIO_Init+0x28>
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002e70:	2703      	movs	r7, #3
 8002e72:	fa07 f70e 	lsl.w	r7, r7, lr
 8002e76:	43ff      	mvns	r7, r7
 8002e78:	e7d1      	b.n	8002e1e <HAL_GPIO_Init+0x13a>
  }
}
 8002e7a:	b005      	add	sp, #20
 8002e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002e80:	fa0b f505 	lsl.w	r5, fp, r5
 8002e84:	432f      	orrs	r7, r5
 8002e86:	e77a      	b.n	8002d7e <HAL_GPIO_Init+0x9a>
 8002e88:	f04f 0802 	mov.w	r8, #2
 8002e8c:	fa08 f505 	lsl.w	r5, r8, r5
 8002e90:	432f      	orrs	r7, r5
 8002e92:	e774      	b.n	8002d7e <HAL_GPIO_Init+0x9a>
 8002e94:	40023800 	.word	0x40023800
 8002e98:	40020000 	.word	0x40020000
 8002e9c:	40020800 	.word	0x40020800
 8002ea0:	40020c00 	.word	0x40020c00
 8002ea4:	40010400 	.word	0x40010400

08002ea8 <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8002ea8:	2900      	cmp	r1, #0
 8002eaa:	d07b      	beq.n	8002fa4 <HAL_GPIO_DeInit+0xfc>
{
 8002eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00;
 8002eb0:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8002eb2:	2701      	movs	r7, #1
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2];
      tmp &= ((0x0FU) << (4 * (position & 0x03)));
 8002eb4:	f04f 090f 	mov.w	r9, #15
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2], tmp);
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2));
 8002eb8:	f04f 0a03 	mov.w	sl, #3
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002ebc:	4e3a      	ldr	r6, [pc, #232]	; (8002fa8 <HAL_GPIO_DeInit+0x100>)
 8002ebe:	e04d      	b.n	8002f5c <HAL_GPIO_DeInit+0xb4>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002ec0:	f50b 6b80 	add.w	fp, fp, #1024	; 0x400
 8002ec4:	4558      	cmp	r0, fp
 8002ec6:	d065      	beq.n	8002f94 <HAL_GPIO_DeInit+0xec>
 8002ec8:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 8002fac <HAL_GPIO_DeInit+0x104>
 8002ecc:	4558      	cmp	r0, fp
 8002ece:	d064      	beq.n	8002f9a <HAL_GPIO_DeInit+0xf2>
 8002ed0:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8002fb0 <HAL_GPIO_DeInit+0x108>
 8002ed4:	4558      	cmp	r0, fp
 8002ed6:	bf16      	itet	ne
 8002ed8:	f04f 0b05 	movne.w	fp, #5
 8002edc:	fa0a f404 	lsleq.w	r4, sl, r4
 8002ee0:	fa0b f404 	lslne.w	r4, fp, r4
 8002ee4:	45a4      	cmp	ip, r4
 8002ee6:	d113      	bne.n	8002f10 <HAL_GPIO_DeInit+0x68>
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002ee8:	6834      	ldr	r4, [r6, #0]
 8002eea:	ea24 040e 	bic.w	r4, r4, lr
 8002eee:	6034      	str	r4, [r6, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002ef0:	6874      	ldr	r4, [r6, #4]
 8002ef2:	ea24 040e 	bic.w	r4, r4, lr
 8002ef6:	6074      	str	r4, [r6, #4]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002ef8:	68b4      	ldr	r4, [r6, #8]
 8002efa:	ea24 040e 	bic.w	r4, r4, lr
 8002efe:	60b4      	str	r4, [r6, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002f00:	68f4      	ldr	r4, [r6, #12]
 8002f02:	ea24 040e 	bic.w	r4, r4, lr
 8002f06:	60f4      	str	r4, [r6, #12]
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2], tmp);
 8002f08:	68ac      	ldr	r4, [r5, #8]
 8002f0a:	ea24 0408 	bic.w	r4, r4, r8
 8002f0e:	60ac      	str	r4, [r5, #8]
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2));
 8002f10:	6805      	ldr	r5, [r0, #0]
 8002f12:	005c      	lsls	r4, r3, #1
 8002f14:	fa0a f404 	lsl.w	r4, sl, r4
 8002f18:	ea25 0504 	bic.w	r5, r5, r4

      /* Configure the default Alternate Function in current IO */
      CLEAR_BIT(GPIOx->AFR[position >> 3], 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;
 8002f1c:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2));
 8002f20:	6005      	str	r5, [r0, #0]
      CLEAR_BIT(GPIOx->AFR[position >> 3], 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;
 8002f22:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8002f26:	f003 0507 	and.w	r5, r3, #7
 8002f2a:	f8dc e020 	ldr.w	lr, [ip, #32]
 8002f2e:	00ad      	lsls	r5, r5, #2
 8002f30:	fa09 f505 	lsl.w	r5, r9, r5
 8002f34:	ea2e 0505 	bic.w	r5, lr, r5
 8002f38:	f8cc 5020 	str.w	r5, [ip, #32]
      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002f3c:	68c5      	ldr	r5, [r0, #12]
 8002f3e:	ea25 0504 	bic.w	r5, r5, r4
 8002f42:	60c5      	str	r5, [r0, #12]

      /* Configure the default value IO Output Type */
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 8002f44:	6845      	ldr	r5, [r0, #4]
 8002f46:	ea25 0202 	bic.w	r2, r5, r2
 8002f4a:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002f4c:	6882      	ldr	r2, [r0, #8]
 8002f4e:	ea22 0404 	bic.w	r4, r2, r4
 8002f52:	6084      	str	r4, [r0, #8]
    }

    position++;
 8002f54:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0)
 8002f56:	fa31 f203 	lsrs.w	r2, r1, r3
 8002f5a:	d019      	beq.n	8002f90 <HAL_GPIO_DeInit+0xe8>
    iocurrent = (GPIO_Pin) & (1U << position);
 8002f5c:	fa07 f203 	lsl.w	r2, r7, r3
    if (iocurrent)
 8002f60:	ea12 0e01 	ands.w	lr, r2, r1
 8002f64:	d0f6      	beq.n	8002f54 <HAL_GPIO_DeInit+0xac>
      tmp = SYSCFG->EXTICR[position >> 2];
 8002f66:	f023 0503 	bic.w	r5, r3, #3
 8002f6a:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002f6e:	f8df b044 	ldr.w	fp, [pc, #68]	; 8002fb4 <HAL_GPIO_DeInit+0x10c>
 8002f72:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
      tmp &= ((0x0FU) << (4 * (position & 0x03)));
 8002f76:	f003 0403 	and.w	r4, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2];
 8002f7a:	f8d5 c008 	ldr.w	ip, [r5, #8]
      tmp &= ((0x0FU) << (4 * (position & 0x03)));
 8002f7e:	00a4      	lsls	r4, r4, #2
 8002f80:	fa09 f804 	lsl.w	r8, r9, r4
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002f84:	4558      	cmp	r0, fp
      tmp &= ((0x0FU) << (4 * (position & 0x03)));
 8002f86:	ea08 0c0c 	and.w	ip, r8, ip
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002f8a:	d199      	bne.n	8002ec0 <HAL_GPIO_DeInit+0x18>
 8002f8c:	2400      	movs	r4, #0
 8002f8e:	e7a9      	b.n	8002ee4 <HAL_GPIO_DeInit+0x3c>
  }
}
 8002f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002f94:	fa07 f404 	lsl.w	r4, r7, r4
 8002f98:	e7a4      	b.n	8002ee4 <HAL_GPIO_DeInit+0x3c>
 8002f9a:	f04f 0b02 	mov.w	fp, #2
 8002f9e:	fa0b f404 	lsl.w	r4, fp, r4
 8002fa2:	e79f      	b.n	8002ee4 <HAL_GPIO_DeInit+0x3c>
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	40010400 	.word	0x40010400
 8002fac:	40020800 	.word	0x40020800
 8002fb0:	40020c00 	.word	0x40020c00
 8002fb4:	40020000 	.word	0x40020000

08002fb8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fb8:	b902      	cbnz	r2, 8002fbc <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002fba:	0409      	lsls	r1, r1, #16
 8002fbc:	6181      	str	r1, [r0, #24]
  }
}
 8002fbe:	4770      	bx	lr

08002fc0 <RCC_SetFlashLatencyFromMSIRange>:
{
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002fc0:	4b1d      	ldr	r3, [pc, #116]	; (8003038 <RCC_SetFlashLatencyFromMSIRange+0x78>)
{
 8002fc2:	b082      	sub	sp, #8
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002fc4:	689a      	ldr	r2, [r3, #8]
 8002fc6:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8002fca:	d116      	bne.n	8002ffa <RCC_SetFlashLatencyFromMSIRange+0x3a>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002fcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fce:	00d2      	lsls	r2, r2, #3
 8002fd0:	d420      	bmi.n	8003014 <RCC_SetFlashLatencyFromMSIRange+0x54>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fd2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002fd4:	4919      	ldr	r1, [pc, #100]	; (800303c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fd6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002fda:	625a      	str	r2, [r3, #36]	; 0x24
 8002fdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fde:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002fe2:	9201      	str	r2, [sp, #4]
 8002fe4:	9a01      	ldr	r2, [sp, #4]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002fe6:	680a      	ldr	r2, [r1, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fe8:	6a59      	ldr	r1, [r3, #36]	; 0x24
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002fea:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fee:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002ff2:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ff6:	6259      	str	r1, [r3, #36]	; 0x24
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002ff8:	d013      	beq.n	8003022 <RCC_SetFlashLatencyFromMSIRange+0x62>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ffa:	2000      	movs	r0, #0
    {
      latency = FLASH_LATENCY_1; /* 1WS */
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ffc:	4a10      	ldr	r2, [pc, #64]	; (8003040 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8002ffe:	6813      	ldr	r3, [r2, #0]
 8003000:	f023 0301 	bic.w	r3, r3, #1
 8003004:	4303      	orrs	r3, r0
 8003006:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003008:	6813      	ldr	r3, [r2, #0]
 800300a:	f003 0301 	and.w	r3, r3, #1
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 800300e:	4058      	eors	r0, r3
 8003010:	b002      	add	sp, #8
 8003012:	4770      	bx	lr
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003014:	4b09      	ldr	r3, [pc, #36]	; (800303c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800301c:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 8003020:	d1eb      	bne.n	8002ffa <RCC_SetFlashLatencyFromMSIRange+0x3a>
 8003022:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8003026:	d1e8      	bne.n	8002ffa <RCC_SetFlashLatencyFromMSIRange+0x3a>
  __HAL_FLASH_SET_LATENCY(latency);
 8003028:	4a05      	ldr	r2, [pc, #20]	; (8003040 <RCC_SetFlashLatencyFromMSIRange+0x80>)
      latency = FLASH_LATENCY_1; /* 1WS */
 800302a:	2001      	movs	r0, #1
  __HAL_FLASH_SET_LATENCY(latency);
 800302c:	6813      	ldr	r3, [r2, #0]
 800302e:	f043 0304 	orr.w	r3, r3, #4
 8003032:	6013      	str	r3, [r2, #0]
 8003034:	e7e2      	b.n	8002ffc <RCC_SetFlashLatencyFromMSIRange+0x3c>
 8003036:	bf00      	nop
 8003038:	40023800 	.word	0x40023800
 800303c:	40007000 	.word	0x40007000
 8003040:	40023c00 	.word	0x40023c00

08003044 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8003044:	2800      	cmp	r0, #0
 8003046:	f000 81f8 	beq.w	800343a <HAL_RCC_OscConfig+0x3f6>
{
 800304a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800304e:	4aa2      	ldr	r2, [pc, #648]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003050:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003052:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003054:	6896      	ldr	r6, [r2, #8]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003056:	07d9      	lsls	r1, r3, #31
 8003058:	4604      	mov	r4, r0
{
 800305a:	b083      	sub	sp, #12
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800305c:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003060:	f406 3680 	and.w	r6, r6, #65536	; 0x10000
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003064:	d52e      	bpl.n	80030c4 <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003066:	2d08      	cmp	r5, #8
 8003068:	f000 8128 	beq.w	80032bc <HAL_RCC_OscConfig+0x278>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800306c:	2d0c      	cmp	r5, #12
 800306e:	f000 8122 	beq.w	80032b6 <HAL_RCC_OscConfig+0x272>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003072:	6863      	ldr	r3, [r4, #4]
 8003074:	2b01      	cmp	r3, #1
 8003076:	d00f      	beq.n	8003098 <HAL_RCC_OscConfig+0x54>
 8003078:	2b00      	cmp	r3, #0
 800307a:	f000 8180 	beq.w	800337e <HAL_RCC_OscConfig+0x33a>
 800307e:	2b05      	cmp	r3, #5
 8003080:	4b95      	ldr	r3, [pc, #596]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	f000 81db 	beq.w	800343e <HAL_RCC_OscConfig+0x3fa>
 8003088:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	e004      	b.n	80030a2 <HAL_RCC_OscConfig+0x5e>
 8003098:	4a8f      	ldr	r2, [pc, #572]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
 800309a:	6813      	ldr	r3, [r2, #0]
 800309c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030a0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80030a2:	f7ff f8a7 	bl	80021f4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030a6:	f8df 8230 	ldr.w	r8, [pc, #560]	; 80032d8 <HAL_RCC_OscConfig+0x294>
        tickstart = HAL_GetTick();
 80030aa:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030ac:	e005      	b.n	80030ba <HAL_RCC_OscConfig+0x76>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030ae:	f7ff f8a1 	bl	80021f4 <HAL_GetTick>
 80030b2:	1bc0      	subs	r0, r0, r7
 80030b4:	2864      	cmp	r0, #100	; 0x64
 80030b6:	f200 815e 	bhi.w	8003376 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030ba:	f8d8 3000 	ldr.w	r3, [r8]
 80030be:	039b      	lsls	r3, r3, #14
 80030c0:	d5f5      	bpl.n	80030ae <HAL_RCC_OscConfig+0x6a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030c2:	6823      	ldr	r3, [r4, #0]
 80030c4:	0799      	lsls	r1, r3, #30
 80030c6:	d522      	bpl.n	800310e <HAL_RCC_OscConfig+0xca>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030c8:	2d04      	cmp	r5, #4
 80030ca:	f000 8114 	beq.w	80032f6 <HAL_RCC_OscConfig+0x2b2>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80030ce:	2d0c      	cmp	r5, #12
 80030d0:	f000 810e 	beq.w	80032f0 <HAL_RCC_OscConfig+0x2ac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030d4:	68e3      	ldr	r3, [r4, #12]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f000 8179 	beq.w	80033ce <HAL_RCC_OscConfig+0x38a>
        __HAL_RCC_HSI_ENABLE();
 80030dc:	2201      	movs	r2, #1
 80030de:	4b7f      	ldr	r3, [pc, #508]	; (80032dc <HAL_RCC_OscConfig+0x298>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030e0:	4f7d      	ldr	r7, [pc, #500]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
        __HAL_RCC_HSI_ENABLE();
 80030e2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80030e4:	f7ff f886 	bl	80021f4 <HAL_GetTick>
 80030e8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030ea:	e005      	b.n	80030f8 <HAL_RCC_OscConfig+0xb4>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030ec:	f7ff f882 	bl	80021f4 <HAL_GetTick>
 80030f0:	1b80      	subs	r0, r0, r6
 80030f2:	2802      	cmp	r0, #2
 80030f4:	f200 813f 	bhi.w	8003376 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	079b      	lsls	r3, r3, #30
 80030fc:	d5f6      	bpl.n	80030ec <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6922      	ldr	r2, [r4, #16]
 8003102:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8003106:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800310a:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800310c:	6823      	ldr	r3, [r4, #0]
 800310e:	06d9      	lsls	r1, r3, #27
 8003110:	d525      	bpl.n	800315e <HAL_RCC_OscConfig+0x11a>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003112:	2d00      	cmp	r5, #0
 8003114:	f000 8098 	beq.w	8003248 <HAL_RCC_OscConfig+0x204>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003118:	69a3      	ldr	r3, [r4, #24]
 800311a:	2b00      	cmp	r3, #0
 800311c:	f000 816a 	beq.w	80033f4 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_MSI_ENABLE();
 8003120:	2201      	movs	r2, #1
 8003122:	4b6e      	ldr	r3, [pc, #440]	; (80032dc <HAL_RCC_OscConfig+0x298>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003124:	4e6c      	ldr	r6, [pc, #432]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
        __HAL_RCC_MSI_ENABLE();
 8003126:	621a      	str	r2, [r3, #32]
        tickstart = HAL_GetTick();
 8003128:	f7ff f864 	bl	80021f4 <HAL_GetTick>
 800312c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800312e:	e005      	b.n	800313c <HAL_RCC_OscConfig+0xf8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003130:	f7ff f860 	bl	80021f4 <HAL_GetTick>
 8003134:	1bc0      	subs	r0, r0, r7
 8003136:	2802      	cmp	r0, #2
 8003138:	f200 811d 	bhi.w	8003376 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800313c:	6833      	ldr	r3, [r6, #0]
 800313e:	059b      	lsls	r3, r3, #22
 8003140:	d5f6      	bpl.n	8003130 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003142:	6873      	ldr	r3, [r6, #4]
 8003144:	6a22      	ldr	r2, [r4, #32]
 8003146:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800314a:	4313      	orrs	r3, r2
 800314c:	6073      	str	r3, [r6, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800314e:	6873      	ldr	r3, [r6, #4]
 8003150:	69e2      	ldr	r2, [r4, #28]
 8003152:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003156:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800315a:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800315c:	6823      	ldr	r3, [r4, #0]
 800315e:	0719      	lsls	r1, r3, #28
 8003160:	d516      	bpl.n	8003190 <HAL_RCC_OscConfig+0x14c>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003162:	6963      	ldr	r3, [r4, #20]
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 8121 	beq.w	80033ac <HAL_RCC_OscConfig+0x368>
      __HAL_RCC_LSI_ENABLE();
 800316a:	2201      	movs	r2, #1
 800316c:	4b5b      	ldr	r3, [pc, #364]	; (80032dc <HAL_RCC_OscConfig+0x298>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800316e:	4f5a      	ldr	r7, [pc, #360]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
      __HAL_RCC_LSI_ENABLE();
 8003170:	f8c3 2680 	str.w	r2, [r3, #1664]	; 0x680
      tickstart = HAL_GetTick();
 8003174:	f7ff f83e 	bl	80021f4 <HAL_GetTick>
 8003178:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800317a:	e005      	b.n	8003188 <HAL_RCC_OscConfig+0x144>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800317c:	f7ff f83a 	bl	80021f4 <HAL_GetTick>
 8003180:	1b80      	subs	r0, r0, r6
 8003182:	2802      	cmp	r0, #2
 8003184:	f200 80f7 	bhi.w	8003376 <HAL_RCC_OscConfig+0x332>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003188:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800318a:	079a      	lsls	r2, r3, #30
 800318c:	d5f6      	bpl.n	800317c <HAL_RCC_OscConfig+0x138>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800318e:	6823      	ldr	r3, [r4, #0]
 8003190:	075e      	lsls	r6, r3, #29
 8003192:	d53b      	bpl.n	800320c <HAL_RCC_OscConfig+0x1c8>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003194:	4b50      	ldr	r3, [pc, #320]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
 8003196:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003198:	00d0      	lsls	r0, r2, #3
 800319a:	f100 8129 	bmi.w	80033f0 <HAL_RCC_OscConfig+0x3ac>
      pwrclkchanged = SET;
 800319e:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80031a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031a2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80031a6:	625a      	str	r2, [r3, #36]	; 0x24
 80031a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ae:	9301      	str	r3, [sp, #4]
 80031b0:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b2:	4f4b      	ldr	r7, [pc, #300]	; (80032e0 <HAL_RCC_OscConfig+0x29c>)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	05d9      	lsls	r1, r3, #23
 80031b8:	f140 80cc 	bpl.w	8003354 <HAL_RCC_OscConfig+0x310>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031bc:	68a3      	ldr	r3, [r4, #8]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	f000 8175 	beq.w	80034ae <HAL_RCC_OscConfig+0x46a>
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 80a9 	beq.w	800331c <HAL_RCC_OscConfig+0x2d8>
 80031ca:	2b05      	cmp	r3, #5
 80031cc:	4b42      	ldr	r3, [pc, #264]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
 80031ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031d0:	f000 818b 	beq.w	80034ea <HAL_RCC_OscConfig+0x4a6>
 80031d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031d8:	635a      	str	r2, [r3, #52]	; 0x34
 80031da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031e0:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 80031e2:	f7ff f807 	bl	80021f4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031e6:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80031ea:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031ec:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 80032d8 <HAL_RCC_OscConfig+0x294>
 80031f0:	e005      	b.n	80031fe <HAL_RCC_OscConfig+0x1ba>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031f2:	f7fe ffff 	bl	80021f4 <HAL_GetTick>
 80031f6:	1bc0      	subs	r0, r0, r7
 80031f8:	4548      	cmp	r0, r9
 80031fa:	f200 80bc 	bhi.w	8003376 <HAL_RCC_OscConfig+0x332>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031fe:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8003202:	059b      	lsls	r3, r3, #22
 8003204:	d5f5      	bpl.n	80031f2 <HAL_RCC_OscConfig+0x1ae>
    if(pwrclkchanged == SET)
 8003206:	2e00      	cmp	r6, #0
 8003208:	f040 814b 	bne.w	80034a2 <HAL_RCC_OscConfig+0x45e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800320c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800320e:	b1b8      	cbz	r0, 8003240 <HAL_RCC_OscConfig+0x1fc>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003210:	2d0c      	cmp	r5, #12
 8003212:	f000 8152 	beq.w	80034ba <HAL_RCC_OscConfig+0x476>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003216:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8003218:	f04f 0200 	mov.w	r2, #0
 800321c:	4b2f      	ldr	r3, [pc, #188]	; (80032dc <HAL_RCC_OscConfig+0x298>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800321e:	f000 8116 	beq.w	800344e <HAL_RCC_OscConfig+0x40a>
        __HAL_RCC_PLL_DISABLE();
 8003222:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003224:	f7fe ffe6 	bl	80021f4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003228:	4d2b      	ldr	r5, [pc, #172]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
        tickstart = HAL_GetTick();
 800322a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800322c:	e005      	b.n	800323a <HAL_RCC_OscConfig+0x1f6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800322e:	f7fe ffe1 	bl	80021f4 <HAL_GetTick>
 8003232:	1b00      	subs	r0, r0, r4
 8003234:	2802      	cmp	r0, #2
 8003236:	f200 809e 	bhi.w	8003376 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800323a:	682b      	ldr	r3, [r5, #0]
 800323c:	019b      	lsls	r3, r3, #6
 800323e:	d4f6      	bmi.n	800322e <HAL_RCC_OscConfig+0x1ea>
  return HAL_OK;
 8003240:	2000      	movs	r0, #0
}
 8003242:	b003      	add	sp, #12
 8003244:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003248:	4b23      	ldr	r3, [pc, #140]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	059a      	lsls	r2, r3, #22
 800324e:	d502      	bpl.n	8003256 <HAL_RCC_OscConfig+0x212>
 8003250:	69a3      	ldr	r3, [r4, #24]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d03b      	beq.n	80032ce <HAL_RCC_OscConfig+0x28a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003256:	4e20      	ldr	r6, [pc, #128]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
 8003258:	6a20      	ldr	r0, [r4, #32]
 800325a:	6873      	ldr	r3, [r6, #4]
 800325c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003260:	4298      	cmp	r0, r3
 8003262:	f240 80d7 	bls.w	8003414 <HAL_RCC_OscConfig+0x3d0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003266:	f7ff feab 	bl	8002fc0 <RCC_SetFlashLatencyFromMSIRange>
 800326a:	2800      	cmp	r0, #0
 800326c:	d12f      	bne.n	80032ce <HAL_RCC_OscConfig+0x28a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800326e:	6872      	ldr	r2, [r6, #4]
 8003270:	6a23      	ldr	r3, [r4, #32]
 8003272:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003276:	431a      	orrs	r2, r3
 8003278:	6072      	str	r2, [r6, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800327a:	6872      	ldr	r2, [r6, #4]
 800327c:	69e1      	ldr	r1, [r4, #28]
 800327e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003282:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003286:	6072      	str	r2, [r6, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003288:	4a13      	ldr	r2, [pc, #76]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800328a:	0b5b      	lsrs	r3, r3, #13
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800328c:	6891      	ldr	r1, [r2, #8]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800328e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003292:	3301      	adds	r3, #1
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003298:	4a12      	ldr	r2, [pc, #72]	; (80032e4 <HAL_RCC_OscConfig+0x2a0>)
 800329a:	f3c1 1103 	ubfx	r1, r1, #4, #4
 800329e:	5c52      	ldrb	r2, [r2, r1]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80032a0:	4811      	ldr	r0, [pc, #68]	; (80032e8 <HAL_RCC_OscConfig+0x2a4>)
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80032a2:	40d3      	lsrs	r3, r2
        status = HAL_InitTick(uwTickPrio);
 80032a4:	4a11      	ldr	r2, [pc, #68]	; (80032ec <HAL_RCC_OscConfig+0x2a8>)
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80032a6:	6003      	str	r3, [r0, #0]
        status = HAL_InitTick(uwTickPrio);
 80032a8:	6810      	ldr	r0, [r2, #0]
 80032aa:	f7fe ff61 	bl	8002170 <HAL_InitTick>
        if(status != HAL_OK)
 80032ae:	2800      	cmp	r0, #0
 80032b0:	d1c7      	bne.n	8003242 <HAL_RCC_OscConfig+0x1fe>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032b2:	6823      	ldr	r3, [r4, #0]
 80032b4:	e753      	b.n	800315e <HAL_RCC_OscConfig+0x11a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80032b6:	2e00      	cmp	r6, #0
 80032b8:	f43f aedb 	beq.w	8003072 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032bc:	4a06      	ldr	r2, [pc, #24]	; (80032d8 <HAL_RCC_OscConfig+0x294>)
 80032be:	6812      	ldr	r2, [r2, #0]
 80032c0:	0392      	lsls	r2, r2, #14
 80032c2:	f57f aeff 	bpl.w	80030c4 <HAL_RCC_OscConfig+0x80>
 80032c6:	6862      	ldr	r2, [r4, #4]
 80032c8:	2a00      	cmp	r2, #0
 80032ca:	f47f aefb 	bne.w	80030c4 <HAL_RCC_OscConfig+0x80>
        return HAL_ERROR;
 80032ce:	2001      	movs	r0, #1
}
 80032d0:	b003      	add	sp, #12
 80032d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80032d6:	bf00      	nop
 80032d8:	40023800 	.word	0x40023800
 80032dc:	42470000 	.word	0x42470000
 80032e0:	40007000 	.word	0x40007000
 80032e4:	08006c68 	.word	0x08006c68
 80032e8:	20000014 	.word	0x20000014
 80032ec:	2000001c 	.word	0x2000001c
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80032f0:	2e00      	cmp	r6, #0
 80032f2:	f47f aeef 	bne.w	80030d4 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032f6:	4a81      	ldr	r2, [pc, #516]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
 80032f8:	6812      	ldr	r2, [r2, #0]
 80032fa:	0792      	lsls	r2, r2, #30
 80032fc:	d502      	bpl.n	8003304 <HAL_RCC_OscConfig+0x2c0>
 80032fe:	68e2      	ldr	r2, [r4, #12]
 8003300:	2a01      	cmp	r2, #1
 8003302:	d1e4      	bne.n	80032ce <HAL_RCC_OscConfig+0x28a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003304:	497d      	ldr	r1, [pc, #500]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
 8003306:	6920      	ldr	r0, [r4, #16]
 8003308:	684a      	ldr	r2, [r1, #4]
 800330a:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 800330e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003312:	604a      	str	r2, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003314:	06d9      	lsls	r1, r3, #27
 8003316:	f57f af22 	bpl.w	800315e <HAL_RCC_OscConfig+0x11a>
 800331a:	e6fa      	b.n	8003112 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800331c:	4f77      	ldr	r7, [pc, #476]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800331e:	f241 3988 	movw	r9, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003322:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003324:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003328:	637b      	str	r3, [r7, #52]	; 0x34
 800332a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800332c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003330:	637b      	str	r3, [r7, #52]	; 0x34
      tickstart = HAL_GetTick();
 8003332:	f7fe ff5f 	bl	80021f4 <HAL_GetTick>
 8003336:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003338:	e005      	b.n	8003346 <HAL_RCC_OscConfig+0x302>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800333a:	f7fe ff5b 	bl	80021f4 <HAL_GetTick>
 800333e:	eba0 0008 	sub.w	r0, r0, r8
 8003342:	4548      	cmp	r0, r9
 8003344:	d817      	bhi.n	8003376 <HAL_RCC_OscConfig+0x332>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003346:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003348:	0598      	lsls	r0, r3, #22
 800334a:	d4f6      	bmi.n	800333a <HAL_RCC_OscConfig+0x2f6>
    if(pwrclkchanged == SET)
 800334c:	2e00      	cmp	r6, #0
 800334e:	f43f af5d 	beq.w	800320c <HAL_RCC_OscConfig+0x1c8>
 8003352:	e0a6      	b.n	80034a2 <HAL_RCC_OscConfig+0x45e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800335a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800335c:	f7fe ff4a 	bl	80021f4 <HAL_GetTick>
 8003360:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	05da      	lsls	r2, r3, #23
 8003366:	f53f af29 	bmi.w	80031bc <HAL_RCC_OscConfig+0x178>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800336a:	f7fe ff43 	bl	80021f4 <HAL_GetTick>
 800336e:	eba0 0008 	sub.w	r0, r0, r8
 8003372:	2864      	cmp	r0, #100	; 0x64
 8003374:	d9f5      	bls.n	8003362 <HAL_RCC_OscConfig+0x31e>
            return HAL_TIMEOUT;
 8003376:	2003      	movs	r0, #3
}
 8003378:	b003      	add	sp, #12
 800337a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800337e:	4f5f      	ldr	r7, [pc, #380]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003386:	603b      	str	r3, [r7, #0]
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800338e:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8003390:	f7fe ff30 	bl	80021f4 <HAL_GetTick>
 8003394:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003396:	e005      	b.n	80033a4 <HAL_RCC_OscConfig+0x360>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003398:	f7fe ff2c 	bl	80021f4 <HAL_GetTick>
 800339c:	eba0 0008 	sub.w	r0, r0, r8
 80033a0:	2864      	cmp	r0, #100	; 0x64
 80033a2:	d8e8      	bhi.n	8003376 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	0398      	lsls	r0, r3, #14
 80033a8:	d4f6      	bmi.n	8003398 <HAL_RCC_OscConfig+0x354>
 80033aa:	e68a      	b.n	80030c2 <HAL_RCC_OscConfig+0x7e>
      __HAL_RCC_LSI_DISABLE();
 80033ac:	4a54      	ldr	r2, [pc, #336]	; (8003500 <HAL_RCC_OscConfig+0x4bc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033ae:	4f53      	ldr	r7, [pc, #332]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
      __HAL_RCC_LSI_DISABLE();
 80033b0:	f8c2 3680 	str.w	r3, [r2, #1664]	; 0x680
      tickstart = HAL_GetTick();
 80033b4:	f7fe ff1e 	bl	80021f4 <HAL_GetTick>
 80033b8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033ba:	e004      	b.n	80033c6 <HAL_RCC_OscConfig+0x382>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033bc:	f7fe ff1a 	bl	80021f4 <HAL_GetTick>
 80033c0:	1b80      	subs	r0, r0, r6
 80033c2:	2802      	cmp	r0, #2
 80033c4:	d8d7      	bhi.n	8003376 <HAL_RCC_OscConfig+0x332>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033c8:	079b      	lsls	r3, r3, #30
 80033ca:	d4f7      	bmi.n	80033bc <HAL_RCC_OscConfig+0x378>
 80033cc:	e6df      	b.n	800318e <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_HSI_DISABLE();
 80033ce:	4a4c      	ldr	r2, [pc, #304]	; (8003500 <HAL_RCC_OscConfig+0x4bc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033d0:	4f4a      	ldr	r7, [pc, #296]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
        __HAL_RCC_HSI_DISABLE();
 80033d2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80033d4:	f7fe ff0e 	bl	80021f4 <HAL_GetTick>
 80033d8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033da:	e004      	b.n	80033e6 <HAL_RCC_OscConfig+0x3a2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033dc:	f7fe ff0a 	bl	80021f4 <HAL_GetTick>
 80033e0:	1b80      	subs	r0, r0, r6
 80033e2:	2802      	cmp	r0, #2
 80033e4:	d8c7      	bhi.n	8003376 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	0798      	lsls	r0, r3, #30
 80033ea:	d4f7      	bmi.n	80033dc <HAL_RCC_OscConfig+0x398>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80033ec:	6823      	ldr	r3, [r4, #0]
 80033ee:	e68e      	b.n	800310e <HAL_RCC_OscConfig+0xca>
    FlagStatus       pwrclkchanged = RESET;
 80033f0:	2600      	movs	r6, #0
 80033f2:	e6de      	b.n	80031b2 <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_MSI_DISABLE();
 80033f4:	4a42      	ldr	r2, [pc, #264]	; (8003500 <HAL_RCC_OscConfig+0x4bc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80033f6:	4f41      	ldr	r7, [pc, #260]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
        __HAL_RCC_MSI_DISABLE();
 80033f8:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 80033fa:	f7fe fefb 	bl	80021f4 <HAL_GetTick>
 80033fe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003400:	e004      	b.n	800340c <HAL_RCC_OscConfig+0x3c8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003402:	f7fe fef7 	bl	80021f4 <HAL_GetTick>
 8003406:	1b80      	subs	r0, r0, r6
 8003408:	2802      	cmp	r0, #2
 800340a:	d8b4      	bhi.n	8003376 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	0598      	lsls	r0, r3, #22
 8003410:	d4f7      	bmi.n	8003402 <HAL_RCC_OscConfig+0x3be>
 8003412:	e74e      	b.n	80032b2 <HAL_RCC_OscConfig+0x26e>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003414:	6873      	ldr	r3, [r6, #4]
 8003416:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800341a:	4303      	orrs	r3, r0
 800341c:	6073      	str	r3, [r6, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800341e:	6873      	ldr	r3, [r6, #4]
 8003420:	69e2      	ldr	r2, [r4, #28]
 8003422:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003426:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800342a:	6073      	str	r3, [r6, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800342c:	f7ff fdc8 	bl	8002fc0 <RCC_SetFlashLatencyFromMSIRange>
 8003430:	2800      	cmp	r0, #0
 8003432:	f47f af4c 	bne.w	80032ce <HAL_RCC_OscConfig+0x28a>
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003436:	6a23      	ldr	r3, [r4, #32]
 8003438:	e726      	b.n	8003288 <HAL_RCC_OscConfig+0x244>
    return HAL_ERROR;
 800343a:	2001      	movs	r0, #1
}
 800343c:	4770      	bx	lr
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800343e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	e629      	b.n	80030a2 <HAL_RCC_OscConfig+0x5e>
        __HAL_RCC_PLL_DISABLE();
 800344e:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003450:	f7fe fed0 	bl	80021f4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003454:	4e29      	ldr	r6, [pc, #164]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
        tickstart = HAL_GetTick();
 8003456:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003458:	e004      	b.n	8003464 <HAL_RCC_OscConfig+0x420>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800345a:	f7fe fecb 	bl	80021f4 <HAL_GetTick>
 800345e:	1b40      	subs	r0, r0, r5
 8003460:	2802      	cmp	r0, #2
 8003462:	d888      	bhi.n	8003376 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003464:	6833      	ldr	r3, [r6, #0]
 8003466:	0199      	lsls	r1, r3, #6
 8003468:	d4f7      	bmi.n	800345a <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800346a:	e9d4 310a 	ldrd	r3, r1, [r4, #40]	; 0x28
 800346e:	430b      	orrs	r3, r1
        __HAL_RCC_PLL_ENABLE();
 8003470:	2101      	movs	r1, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003472:	68b2      	ldr	r2, [r6, #8]
 8003474:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003476:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 800347a:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 800347c:	4a20      	ldr	r2, [pc, #128]	; (8003500 <HAL_RCC_OscConfig+0x4bc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800347e:	4303      	orrs	r3, r0
 8003480:	60b3      	str	r3, [r6, #8]
        __HAL_RCC_PLL_ENABLE();
 8003482:	6611      	str	r1, [r2, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003484:	f7fe feb6 	bl	80021f4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003488:	4d1c      	ldr	r5, [pc, #112]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
        tickstart = HAL_GetTick();
 800348a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800348c:	e005      	b.n	800349a <HAL_RCC_OscConfig+0x456>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800348e:	f7fe feb1 	bl	80021f4 <HAL_GetTick>
 8003492:	1b00      	subs	r0, r0, r4
 8003494:	2802      	cmp	r0, #2
 8003496:	f63f af6e 	bhi.w	8003376 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800349a:	682b      	ldr	r3, [r5, #0]
 800349c:	019a      	lsls	r2, r3, #6
 800349e:	d5f6      	bpl.n	800348e <HAL_RCC_OscConfig+0x44a>
 80034a0:	e6ce      	b.n	8003240 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_PWR_CLK_DISABLE();
 80034a2:	4a16      	ldr	r2, [pc, #88]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
 80034a4:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80034a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034aa:	6253      	str	r3, [r2, #36]	; 0x24
 80034ac:	e6ae      	b.n	800320c <HAL_RCC_OscConfig+0x1c8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034ae:	4a13      	ldr	r2, [pc, #76]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
 80034b0:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80034b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034b6:	6353      	str	r3, [r2, #52]	; 0x34
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034b8:	e693      	b.n	80031e2 <HAL_RCC_OscConfig+0x19e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034ba:	2801      	cmp	r0, #1
 80034bc:	f43f aec1 	beq.w	8003242 <HAL_RCC_OscConfig+0x1fe>
        pll_config = RCC->CFGR;
 80034c0:	4b0e      	ldr	r3, [pc, #56]	; (80034fc <HAL_RCC_OscConfig+0x4b8>)
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034c2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        pll_config = RCC->CFGR;
 80034c4:	689b      	ldr	r3, [r3, #8]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034c6:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80034ca:	4291      	cmp	r1, r2
 80034cc:	f47f aeff 	bne.w	80032ce <HAL_RCC_OscConfig+0x28a>
 80034d0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80034d2:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d6:	4291      	cmp	r1, r2
 80034d8:	f47f aef9 	bne.w	80032ce <HAL_RCC_OscConfig+0x28a>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80034dc:	6b20      	ldr	r0, [r4, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80034de:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
        return HAL_ERROR;
 80034e2:	1a18      	subs	r0, r3, r0
 80034e4:	bf18      	it	ne
 80034e6:	2001      	movne	r0, #1
 80034e8:	e6ab      	b.n	8003242 <HAL_RCC_OscConfig+0x1fe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034ee:	635a      	str	r2, [r3, #52]	; 0x34
 80034f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034f6:	635a      	str	r2, [r3, #52]	; 0x34
 80034f8:	e673      	b.n	80031e2 <HAL_RCC_OscConfig+0x19e>
 80034fa:	bf00      	nop
 80034fc:	40023800 	.word	0x40023800
 8003500:	42470000 	.word	0x42470000

08003504 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003504:	2800      	cmp	r0, #0
 8003506:	f000 80c2 	beq.w	800368e <HAL_RCC_ClockConfig+0x18a>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800350a:	4a7c      	ldr	r2, [pc, #496]	; (80036fc <HAL_RCC_ClockConfig+0x1f8>)
{
 800350c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003510:	6813      	ldr	r3, [r2, #0]
 8003512:	4604      	mov	r4, r0
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	428b      	cmp	r3, r1
 800351a:	460d      	mov	r5, r1
 800351c:	d213      	bcs.n	8003546 <HAL_RCC_ClockConfig+0x42>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800351e:	2901      	cmp	r1, #1
 8003520:	d103      	bne.n	800352a <HAL_RCC_ClockConfig+0x26>
 8003522:	6813      	ldr	r3, [r2, #0]
 8003524:	f043 0304 	orr.w	r3, r3, #4
 8003528:	6013      	str	r3, [r2, #0]
 800352a:	4a74      	ldr	r2, [pc, #464]	; (80036fc <HAL_RCC_ClockConfig+0x1f8>)
 800352c:	6813      	ldr	r3, [r2, #0]
 800352e:	f023 0301 	bic.w	r3, r3, #1
 8003532:	432b      	orrs	r3, r5
 8003534:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003536:	6813      	ldr	r3, [r2, #0]
 8003538:	f003 0301 	and.w	r3, r3, #1
 800353c:	42ab      	cmp	r3, r5
 800353e:	d002      	beq.n	8003546 <HAL_RCC_ClockConfig+0x42>
    return HAL_ERROR;
 8003540:	2001      	movs	r0, #1
}
 8003542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003546:	6823      	ldr	r3, [r4, #0]
 8003548:	0799      	lsls	r1, r3, #30
 800354a:	d506      	bpl.n	800355a <HAL_RCC_ClockConfig+0x56>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800354c:	496c      	ldr	r1, [pc, #432]	; (8003700 <HAL_RCC_ClockConfig+0x1fc>)
 800354e:	68a0      	ldr	r0, [r4, #8]
 8003550:	688a      	ldr	r2, [r1, #8]
 8003552:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003556:	4302      	orrs	r2, r0
 8003558:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800355a:	07da      	lsls	r2, r3, #31
 800355c:	d529      	bpl.n	80035b2 <HAL_RCC_ClockConfig+0xae>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800355e:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003560:	4b67      	ldr	r3, [pc, #412]	; (8003700 <HAL_RCC_ClockConfig+0x1fc>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003562:	2a02      	cmp	r2, #2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003564:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003566:	f000 808e 	beq.w	8003686 <HAL_RCC_ClockConfig+0x182>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800356a:	2a03      	cmp	r2, #3
 800356c:	f000 8085 	beq.w	800367a <HAL_RCC_ClockConfig+0x176>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003570:	2a01      	cmp	r2, #1
 8003572:	f000 80be 	beq.w	80036f2 <HAL_RCC_ClockConfig+0x1ee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003576:	0598      	lsls	r0, r3, #22
 8003578:	d5e2      	bpl.n	8003540 <HAL_RCC_ClockConfig+0x3c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800357a:	4e61      	ldr	r6, [pc, #388]	; (8003700 <HAL_RCC_ClockConfig+0x1fc>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800357c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003580:	68b3      	ldr	r3, [r6, #8]
 8003582:	f023 0303 	bic.w	r3, r3, #3
 8003586:	4313      	orrs	r3, r2
 8003588:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800358a:	f7fe fe33 	bl	80021f4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800358e:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8003590:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003592:	2b02      	cmp	r3, #2
 8003594:	d055      	beq.n	8003642 <HAL_RCC_ClockConfig+0x13e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003596:	2b03      	cmp	r3, #3
 8003598:	d05e      	beq.n	8003658 <HAL_RCC_ClockConfig+0x154>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800359a:	2b01      	cmp	r3, #1
 800359c:	d105      	bne.n	80035aa <HAL_RCC_ClockConfig+0xa6>
 800359e:	e066      	b.n	800366e <HAL_RCC_ClockConfig+0x16a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035a0:	f7fe fe28 	bl	80021f4 <HAL_GetTick>
 80035a4:	1bc0      	subs	r0, r0, r7
 80035a6:	4540      	cmp	r0, r8
 80035a8:	d873      	bhi.n	8003692 <HAL_RCC_ClockConfig+0x18e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80035aa:	68b3      	ldr	r3, [r6, #8]
 80035ac:	f013 0f0c 	tst.w	r3, #12
 80035b0:	d1f6      	bne.n	80035a0 <HAL_RCC_ClockConfig+0x9c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035b2:	4a52      	ldr	r2, [pc, #328]	; (80036fc <HAL_RCC_ClockConfig+0x1f8>)
 80035b4:	6813      	ldr	r3, [r2, #0]
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	42ab      	cmp	r3, r5
 80035bc:	d906      	bls.n	80035cc <HAL_RCC_ClockConfig+0xc8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035be:	6813      	ldr	r3, [r2, #0]
 80035c0:	f023 0301 	bic.w	r3, r3, #1
 80035c4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035c6:	6813      	ldr	r3, [r2, #0]
 80035c8:	07da      	lsls	r2, r3, #31
 80035ca:	d4b9      	bmi.n	8003540 <HAL_RCC_ClockConfig+0x3c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035cc:	6823      	ldr	r3, [r4, #0]
 80035ce:	0759      	lsls	r1, r3, #29
 80035d0:	d506      	bpl.n	80035e0 <HAL_RCC_ClockConfig+0xdc>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035d2:	494b      	ldr	r1, [pc, #300]	; (8003700 <HAL_RCC_ClockConfig+0x1fc>)
 80035d4:	68e0      	ldr	r0, [r4, #12]
 80035d6:	688a      	ldr	r2, [r1, #8]
 80035d8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80035dc:	4302      	orrs	r2, r0
 80035de:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e0:	071b      	lsls	r3, r3, #28
 80035e2:	d420      	bmi.n	8003626 <HAL_RCC_ClockConfig+0x122>
  tmpreg = RCC->CFGR;
 80035e4:	4946      	ldr	r1, [pc, #280]	; (8003700 <HAL_RCC_ClockConfig+0x1fc>)
 80035e6:	688a      	ldr	r2, [r1, #8]
  switch (tmpreg & RCC_CFGR_SWS)
 80035e8:	f002 030c 	and.w	r3, r2, #12
 80035ec:	2b08      	cmp	r3, #8
 80035ee:	d065      	beq.n	80036bc <HAL_RCC_ClockConfig+0x1b8>
 80035f0:	2b0c      	cmp	r3, #12
 80035f2:	d050      	beq.n	8003696 <HAL_RCC_ClockConfig+0x192>
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d044      	beq.n	8003682 <HAL_RCC_ClockConfig+0x17e>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80035f8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80035fc:	684b      	ldr	r3, [r1, #4]
 80035fe:	f3c3 3342 	ubfx	r3, r3, #13, #3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003602:	3301      	adds	r3, #1
 8003604:	4098      	lsls	r0, r3
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003606:	4b3e      	ldr	r3, [pc, #248]	; (8003700 <HAL_RCC_ClockConfig+0x1fc>)
 8003608:	4a3e      	ldr	r2, [pc, #248]	; (8003704 <HAL_RCC_ClockConfig+0x200>)
 800360a:	689b      	ldr	r3, [r3, #8]
  status = HAL_InitTick(uwTickPrio);
 800360c:	493e      	ldr	r1, [pc, #248]	; (8003708 <HAL_RCC_ClockConfig+0x204>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800360e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003612:	5cd3      	ldrb	r3, [r2, r3]
 8003614:	4a3d      	ldr	r2, [pc, #244]	; (800370c <HAL_RCC_ClockConfig+0x208>)
 8003616:	fa20 f303 	lsr.w	r3, r0, r3
}
 800361a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 800361e:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003620:	6013      	str	r3, [r2, #0]
  status = HAL_InitTick(uwTickPrio);
 8003622:	f7fe bda5 	b.w	8002170 <HAL_InitTick>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003626:	4a36      	ldr	r2, [pc, #216]	; (8003700 <HAL_RCC_ClockConfig+0x1fc>)
 8003628:	6921      	ldr	r1, [r4, #16]
 800362a:	6893      	ldr	r3, [r2, #8]
 800362c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003630:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003634:	6093      	str	r3, [r2, #8]
 8003636:	e7d5      	b.n	80035e4 <HAL_RCC_ClockConfig+0xe0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003638:	f7fe fddc 	bl	80021f4 <HAL_GetTick>
 800363c:	1bc3      	subs	r3, r0, r7
 800363e:	4543      	cmp	r3, r8
 8003640:	d827      	bhi.n	8003692 <HAL_RCC_ClockConfig+0x18e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003642:	68b3      	ldr	r3, [r6, #8]
 8003644:	f003 030c 	and.w	r3, r3, #12
 8003648:	2b08      	cmp	r3, #8
 800364a:	d1f5      	bne.n	8003638 <HAL_RCC_ClockConfig+0x134>
 800364c:	e7b1      	b.n	80035b2 <HAL_RCC_ClockConfig+0xae>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800364e:	f7fe fdd1 	bl	80021f4 <HAL_GetTick>
 8003652:	1bc0      	subs	r0, r0, r7
 8003654:	4540      	cmp	r0, r8
 8003656:	d81c      	bhi.n	8003692 <HAL_RCC_ClockConfig+0x18e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003658:	68b3      	ldr	r3, [r6, #8]
 800365a:	f003 030c 	and.w	r3, r3, #12
 800365e:	2b0c      	cmp	r3, #12
 8003660:	d1f5      	bne.n	800364e <HAL_RCC_ClockConfig+0x14a>
 8003662:	e7a6      	b.n	80035b2 <HAL_RCC_ClockConfig+0xae>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003664:	f7fe fdc6 	bl	80021f4 <HAL_GetTick>
 8003668:	1bc0      	subs	r0, r0, r7
 800366a:	4540      	cmp	r0, r8
 800366c:	d811      	bhi.n	8003692 <HAL_RCC_ClockConfig+0x18e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800366e:	68b3      	ldr	r3, [r6, #8]
 8003670:	f003 030c 	and.w	r3, r3, #12
 8003674:	2b04      	cmp	r3, #4
 8003676:	d1f5      	bne.n	8003664 <HAL_RCC_ClockConfig+0x160>
 8003678:	e79b      	b.n	80035b2 <HAL_RCC_ClockConfig+0xae>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800367a:	019f      	lsls	r7, r3, #6
 800367c:	f53f af7d 	bmi.w	800357a <HAL_RCC_ClockConfig+0x76>
 8003680:	e75e      	b.n	8003540 <HAL_RCC_ClockConfig+0x3c>
      sysclockfreq = HSI_VALUE;
 8003682:	4823      	ldr	r0, [pc, #140]	; (8003710 <HAL_RCC_ClockConfig+0x20c>)
 8003684:	e7bf      	b.n	8003606 <HAL_RCC_ClockConfig+0x102>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003686:	039b      	lsls	r3, r3, #14
 8003688:	f53f af77 	bmi.w	800357a <HAL_RCC_ClockConfig+0x76>
 800368c:	e758      	b.n	8003540 <HAL_RCC_ClockConfig+0x3c>
    return HAL_ERROR;
 800368e:	2001      	movs	r0, #1
}
 8003690:	4770      	bx	lr
          return HAL_TIMEOUT;
 8003692:	2003      	movs	r0, #3
 8003694:	e755      	b.n	8003542 <HAL_RCC_ClockConfig+0x3e>
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003696:	688b      	ldr	r3, [r1, #8]
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003698:	481e      	ldr	r0, [pc, #120]	; (8003714 <HAL_RCC_ClockConfig+0x210>)
 800369a:	f3c2 4183 	ubfx	r1, r2, #18, #4
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800369e:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80036a2:	f3c2 5281 	ubfx	r2, r2, #22, #2
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80036a6:	5c40      	ldrb	r0, [r0, r1]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80036a8:	f102 0201 	add.w	r2, r2, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036ac:	d008      	beq.n	80036c0 <HAL_RCC_ClockConfig+0x1bc>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80036ae:	491a      	ldr	r1, [pc, #104]	; (8003718 <HAL_RCC_ClockConfig+0x214>)
 80036b0:	2300      	movs	r3, #0
 80036b2:	fba0 0101 	umull	r0, r1, r0, r1
 80036b6:	f7fd fcf3 	bl	80010a0 <__aeabi_uldivmod>
 80036ba:	e7a4      	b.n	8003606 <HAL_RCC_ClockConfig+0x102>
  switch (tmpreg & RCC_CFGR_SWS)
 80036bc:	4816      	ldr	r0, [pc, #88]	; (8003718 <HAL_RCC_ClockConfig+0x214>)
 80036be:	e7a2      	b.n	8003606 <HAL_RCC_ClockConfig+0x102>
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80036c0:	0141      	lsls	r1, r0, #5
 80036c2:	1a0d      	subs	r5, r1, r0
 80036c4:	eb66 0606 	sbc.w	r6, r6, r6
 80036c8:	01b4      	lsls	r4, r6, #6
 80036ca:	01a9      	lsls	r1, r5, #6
 80036cc:	1b49      	subs	r1, r1, r5
 80036ce:	ea44 6495 	orr.w	r4, r4, r5, lsr #26
 80036d2:	eb64 0406 	sbc.w	r4, r4, r6
 80036d6:	00e4      	lsls	r4, r4, #3
 80036d8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80036dc:	00c9      	lsls	r1, r1, #3
 80036de:	1809      	adds	r1, r1, r0
 80036e0:	f144 0400 	adc.w	r4, r4, #0
 80036e4:	02a4      	lsls	r4, r4, #10
 80036e6:	0288      	lsls	r0, r1, #10
 80036e8:	ea44 5191 	orr.w	r1, r4, r1, lsr #22
 80036ec:	f7fd fcd8 	bl	80010a0 <__aeabi_uldivmod>
 80036f0:	e789      	b.n	8003606 <HAL_RCC_ClockConfig+0x102>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036f2:	079e      	lsls	r6, r3, #30
 80036f4:	f53f af41 	bmi.w	800357a <HAL_RCC_ClockConfig+0x76>
 80036f8:	e722      	b.n	8003540 <HAL_RCC_ClockConfig+0x3c>
 80036fa:	bf00      	nop
 80036fc:	40023c00 	.word	0x40023c00
 8003700:	40023800 	.word	0x40023800
 8003704:	08006c68 	.word	0x08006c68
 8003708:	2000001c 	.word	0x2000001c
 800370c:	20000014 	.word	0x20000014
 8003710:	00f42400 	.word	0x00f42400
 8003714:	08006c80 	.word	0x08006c80
 8003718:	016e3600 	.word	0x016e3600

0800371c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800371c:	4b04      	ldr	r3, [pc, #16]	; (8003730 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 800371e:	4a05      	ldr	r2, [pc, #20]	; (8003734 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	4905      	ldr	r1, [pc, #20]	; (8003738 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003724:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003728:	5ccb      	ldrb	r3, [r1, r3]
 800372a:	6810      	ldr	r0, [r2, #0]
}
 800372c:	40d8      	lsrs	r0, r3
 800372e:	4770      	bx	lr
 8003730:	40023800 	.word	0x40023800
 8003734:	20000014 	.word	0x20000014
 8003738:	08006c78 	.word	0x08006c78

0800373c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800373c:	4b04      	ldr	r3, [pc, #16]	; (8003750 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 800373e:	4a05      	ldr	r2, [pc, #20]	; (8003754 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	4905      	ldr	r1, [pc, #20]	; (8003758 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003744:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003748:	5ccb      	ldrb	r3, [r1, r3]
 800374a:	6810      	ldr	r0, [r2, #0]
}
 800374c:	40d8      	lsrs	r0, r3
 800374e:	4770      	bx	lr
 8003750:	40023800 	.word	0x40023800
 8003754:	20000014 	.word	0x20000014
 8003758:	08006c78 	.word	0x08006c78

0800375c <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 800375c:	2800      	cmp	r0, #0
 800375e:	f000 8081 	beq.w	8003864 <HAL_UART_Init+0x108>
{
 8003762:	b570      	push	{r4, r5, r6, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003764:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003768:	4604      	mov	r4, r0
 800376a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800376e:	2b00      	cmp	r3, #0
 8003770:	d070      	beq.n	8003854 <HAL_UART_Init+0xf8>
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003772:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
  huart->gState = HAL_UART_STATE_BUSY;
 8003776:	2124      	movs	r1, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003778:	6920      	ldr	r0, [r4, #16]
  __HAL_UART_DISABLE(huart);
 800377a:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800377c:	4302      	orrs	r2, r0
 800377e:	6960      	ldr	r0, [r4, #20]
  huart->gState = HAL_UART_STATE_BUSY;
 8003780:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003784:	4302      	orrs	r2, r0
 8003786:	69e0      	ldr	r0, [r4, #28]
 8003788:	4302      	orrs	r2, r0
  __HAL_UART_DISABLE(huart);
 800378a:	68d8      	ldr	r0, [r3, #12]
 800378c:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
 8003790:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003792:	6919      	ldr	r1, [r3, #16]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003794:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003796:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800379a:	4329      	orrs	r1, r5
 800379c:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 800379e:	68d9      	ldr	r1, [r3, #12]
 80037a0:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 80037a4:	f021 010c 	bic.w	r1, r1, #12
 80037a8:	430a      	orrs	r2, r1
 80037aa:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037ac:	695a      	ldr	r2, [r3, #20]


  if((huart->Instance == USART1))
 80037ae:	492e      	ldr	r1, [pc, #184]	; (8003868 <HAL_UART_Init+0x10c>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037b0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80037b4:	4302      	orrs	r2, r0
  if((huart->Instance == USART1))
 80037b6:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037b8:	615a      	str	r2, [r3, #20]
  if((huart->Instance == USART1))
 80037ba:	d050      	beq.n	800385e <HAL_UART_Init+0x102>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80037bc:	f7ff ffae 	bl	800371c <HAL_RCC_GetPCLK1Freq>
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037c0:	69e3      	ldr	r3, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037c2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037ca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80037ce:	6863      	ldr	r3, [r4, #4]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037d0:	d027      	beq.n	8003822 <HAL_UART_Init+0xc6>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80037d8:	2564      	movs	r5, #100	; 0x64
 80037da:	4824      	ldr	r0, [pc, #144]	; (800386c <HAL_UART_Init+0x110>)
 80037dc:	6822      	ldr	r2, [r4, #0]
 80037de:	fba0 6103 	umull	r6, r1, r0, r3
 80037e2:	0949      	lsrs	r1, r1, #5
 80037e4:	fb05 3311 	mls	r3, r5, r1, r3
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	3332      	adds	r3, #50	; 0x32
 80037ec:	fba0 0303 	umull	r0, r3, r0, r3
 80037f0:	0109      	lsls	r1, r1, #4
 80037f2:	eb01 1353 	add.w	r3, r1, r3, lsr #5
 80037f6:	6093      	str	r3, [r2, #8]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037f8:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 80037fa:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037fc:	6913      	ldr	r3, [r2, #16]
  return HAL_OK;
 80037fe:	4628      	mov	r0, r5
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003800:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003804:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003806:	6953      	ldr	r3, [r2, #20]
 8003808:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800380c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800380e:	68d3      	ldr	r3, [r2, #12]
 8003810:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003814:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003816:	6425      	str	r5, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003818:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800381c:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
}
 8003820:	bd70      	pop	{r4, r5, r6, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003822:	005b      	lsls	r3, r3, #1
 8003824:	fbb0 f0f3 	udiv	r0, r0, r3
 8003828:	2364      	movs	r3, #100	; 0x64
 800382a:	4e10      	ldr	r6, [pc, #64]	; (800386c <HAL_UART_Init+0x110>)
 800382c:	6822      	ldr	r2, [r4, #0]
 800382e:	fba6 5100 	umull	r5, r1, r6, r0
 8003832:	094d      	lsrs	r5, r1, #5
 8003834:	fb03 0315 	mls	r3, r3, r5, r0
 8003838:	00db      	lsls	r3, r3, #3
 800383a:	3332      	adds	r3, #50	; 0x32
 800383c:	fba6 1303 	umull	r1, r3, r6, r3
 8003840:	f3c3 1142 	ubfx	r1, r3, #5, #3
 8003844:	091b      	lsrs	r3, r3, #4
 8003846:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800384a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800384e:	440b      	add	r3, r1
 8003850:	6093      	str	r3, [r2, #8]
 8003852:	e7d1      	b.n	80037f8 <HAL_UART_Init+0x9c>
    huart->Lock = HAL_UNLOCKED;
 8003854:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8003858:	f7fe fb68 	bl	8001f2c <HAL_UART_MspInit>
 800385c:	e789      	b.n	8003772 <HAL_UART_Init+0x16>
    pclk = HAL_RCC_GetPCLK2Freq();
 800385e:	f7ff ff6d 	bl	800373c <HAL_RCC_GetPCLK2Freq>
 8003862:	e7ad      	b.n	80037c0 <HAL_UART_Init+0x64>
    return HAL_ERROR;
 8003864:	2001      	movs	r0, #1
}
 8003866:	4770      	bx	lr
 8003868:	40013800 	.word	0x40013800
 800386c:	51eb851f 	.word	0x51eb851f

08003870 <HAL_UART_Transmit_DMA>:
{
 8003870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003872:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8003874:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
 8003878:	2820      	cmp	r0, #32
 800387a:	d12d      	bne.n	80038d8 <HAL_UART_Transmit_DMA+0x68>
    if ((pData == NULL) || (Size == 0U))
 800387c:	b351      	cbz	r1, 80038d4 <HAL_UART_Transmit_DMA+0x64>
 800387e:	b34a      	cbz	r2, 80038d4 <HAL_UART_Transmit_DMA+0x64>
    __HAL_LOCK(huart);
 8003880:	f894 003c 	ldrb.w	r0, [r4, #60]	; 0x3c
 8003884:	2801      	cmp	r0, #1
 8003886:	d027      	beq.n	80038d8 <HAL_UART_Transmit_DMA+0x68>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003888:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 800388a:	f04f 0e01 	mov.w	lr, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800388e:	f04f 0c21 	mov.w	ip, #33	; 0x21
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003892:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003894:	4f11      	ldr	r7, [pc, #68]	; (80038dc <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003896:	4e12      	ldr	r6, [pc, #72]	; (80038e0 <HAL_UART_Transmit_DMA+0x70>)
    huart->TxXferCount = Size;
 8003898:	84e2      	strh	r2, [r4, #38]	; 0x26
    huart->TxXferSize = Size;
 800389a:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800389c:	6425      	str	r5, [r4, #64]	; 0x40
    huart->pTxBuffPtr = pData;
 800389e:	6221      	str	r1, [r4, #32]
    __HAL_LOCK(huart);
 80038a0:	f884 e03c 	strb.w	lr, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038a4:	f884 c03d 	strb.w	ip, [r4, #61]	; 0x3d
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80038a8:	4613      	mov	r3, r2
 80038aa:	6822      	ldr	r2, [r4, #0]
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80038ac:	e9c0 760a 	strd	r7, r6, [r0, #40]	; 0x28
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80038b0:	4e0c      	ldr	r6, [pc, #48]	; (80038e4 <HAL_UART_Transmit_DMA+0x74>)
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80038b2:	3204      	adds	r2, #4
    huart->hdmatx->XferAbortCallback = NULL;
 80038b4:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80038b6:	6306      	str	r6, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80038b8:	f7ff f92c 	bl	8002b14 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80038bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038c0:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 80038c2:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80038c4:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 80038c6:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80038ca:	695a      	ldr	r2, [r3, #20]
 80038cc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80038d0:	615a      	str	r2, [r3, #20]
}
 80038d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 80038d4:	2001      	movs	r0, #1
}
 80038d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80038d8:	2002      	movs	r0, #2
}
 80038da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038dc:	08003989 	.word	0x08003989
 80038e0:	080039b5 	.word	0x080039b5
 80038e4:	080039c5 	.word	0x080039c5

080038e8 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80038e8:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80038ec:	2b20      	cmp	r3, #32
 80038ee:	d13f      	bne.n	8003970 <HAL_UART_Receive_DMA+0x88>
    if ((pData == NULL) || (Size == 0U))
 80038f0:	2900      	cmp	r1, #0
 80038f2:	d03b      	beq.n	800396c <HAL_UART_Receive_DMA+0x84>
 80038f4:	2a00      	cmp	r2, #0
 80038f6:	d039      	beq.n	800396c <HAL_UART_Receive_DMA+0x84>
{
 80038f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    __HAL_LOCK(huart);
 80038fa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80038fe:	4604      	mov	r4, r0
 8003900:	2b01      	cmp	r3, #1
{
 8003902:	b083      	sub	sp, #12
    __HAL_LOCK(huart);
 8003904:	d036      	beq.n	8003974 <HAL_UART_Receive_DMA+0x8c>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003906:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8003908:	f04f 0e01 	mov.w	lr, #1
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800390c:	f04f 0c22 	mov.w	ip, #34	; 0x22
  huart->pRxBuffPtr = pData;
 8003910:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxXferSize = Size;
 8003912:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003914:	4f19      	ldr	r7, [pc, #100]	; (800397c <HAL_UART_Receive_DMA+0x94>)
 8003916:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003918:	4e19      	ldr	r6, [pc, #100]	; (8003980 <HAL_UART_Receive_DMA+0x98>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800391a:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_LOCK(huart);
 800391c:	f884 e03c 	strb.w	lr, [r4, #60]	; 0x3c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003920:	6425      	str	r5, [r4, #64]	; 0x40
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003922:	4613      	mov	r3, r2
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003924:	f884 c03e 	strb.w	ip, [r4, #62]	; 0x3e
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003928:	460a      	mov	r2, r1
 800392a:	6821      	ldr	r1, [r4, #0]
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800392c:	e9c0 760a 	strd	r7, r6, [r0, #40]	; 0x28
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003930:	4e14      	ldr	r6, [pc, #80]	; (8003984 <HAL_UART_Receive_DMA+0x9c>)
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003932:	3104      	adds	r1, #4
  huart->hdmarx->XferAbortCallback = NULL;
 8003934:	6345      	str	r5, [r0, #52]	; 0x34
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003936:	6306      	str	r6, [r0, #48]	; 0x30
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003938:	f7ff f8ec 	bl	8002b14 <HAL_DMA_Start_IT>
    return(UART_Start_Receive_DMA(huart, pData, Size));
 800393c:	4628      	mov	r0, r5
  __HAL_UART_CLEAR_OREFLAG(huart);
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	9501      	str	r5, [sp, #4]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	9201      	str	r2, [sp, #4]
 8003946:	685a      	ldr	r2, [r3, #4]
  __HAL_UNLOCK(huart);
 8003948:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  __HAL_UART_CLEAR_OREFLAG(huart);
 800394c:	9201      	str	r2, [sp, #4]
 800394e:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003950:	68da      	ldr	r2, [r3, #12]
 8003952:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003956:	60da      	str	r2, [r3, #12]
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003958:	695a      	ldr	r2, [r3, #20]
 800395a:	f042 0201 	orr.w	r2, r2, #1
 800395e:	615a      	str	r2, [r3, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003960:	695a      	ldr	r2, [r3, #20]
 8003962:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003966:	615a      	str	r2, [r3, #20]
}
 8003968:	b003      	add	sp, #12
 800396a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800396c:	2001      	movs	r0, #1
}
 800396e:	4770      	bx	lr
    return HAL_BUSY;
 8003970:	2002      	movs	r0, #2
 8003972:	4770      	bx	lr
 8003974:	2002      	movs	r0, #2
}
 8003976:	b003      	add	sp, #12
 8003978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800397a:	bf00      	nop
 800397c:	08003a71 	.word	0x08003a71
 8003980:	08003a55 	.word	0x08003a55
 8003984:	080039c5 	.word	0x080039c5

08003988 <UART_DMATransmitCplt>:
{
 8003988:	b508      	push	{r3, lr}
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800398a:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800398c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f013 0320 	ands.w	r3, r3, #32
 8003994:	d10a      	bne.n	80039ac <UART_DMATransmitCplt+0x24>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003996:	6802      	ldr	r2, [r0, #0]
    huart->TxXferCount = 0x00U;
 8003998:	84c3      	strh	r3, [r0, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800399a:	6953      	ldr	r3, [r2, #20]
 800399c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039a0:	6153      	str	r3, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80039a2:	68d3      	ldr	r3, [r2, #12]
 80039a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039a8:	60d3      	str	r3, [r2, #12]
}
 80039aa:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80039ac:	f7fe f88c 	bl	8001ac8 <HAL_UART_TxCpltCallback>
}
 80039b0:	bd08      	pop	{r3, pc}
 80039b2:	bf00      	nop

080039b4 <UART_DMATxHalfCplt>:
{
 80039b4:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80039b6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80039b8:	f7fe f884 	bl	8001ac4 <HAL_UART_TxHalfCpltCallback>
}
 80039bc:	bd08      	pop	{r3, pc}
 80039be:	bf00      	nop

080039c0 <HAL_UART_ErrorCallback>:
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop

080039c4 <UART_DMAError>:
{
 80039c4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039c6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80039c8:	6803      	ldr	r3, [r0, #0]
 80039ca:	6959      	ldr	r1, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80039cc:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80039d0:	2a21      	cmp	r2, #33	; 0x21
 80039d2:	d00b      	beq.n	80039ec <UART_DMAError+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039d4:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80039d6:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80039da:	2a22      	cmp	r2, #34	; 0x22
 80039dc:	d016      	beq.n	8003a0c <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80039de:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80039e0:	f043 0310 	orr.w	r3, r3, #16
 80039e4:	6403      	str	r3, [r0, #64]	; 0x40
  HAL_UART_ErrorCallback(huart);
 80039e6:	f7ff ffeb 	bl	80039c0 <HAL_UART_ErrorCallback>
}
 80039ea:	bd08      	pop	{r3, pc}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80039ec:	0609      	lsls	r1, r1, #24
 80039ee:	d5f1      	bpl.n	80039d4 <UART_DMAError+0x10>
    huart->TxXferCount = 0x00U;
 80039f0:	2200      	movs	r2, #0
  huart->gState = HAL_UART_STATE_READY;
 80039f2:	2120      	movs	r1, #32
    huart->TxXferCount = 0x00U;
 80039f4:	84c2      	strh	r2, [r0, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80039f6:	68da      	ldr	r2, [r3, #12]
 80039f8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80039fc:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80039fe:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a02:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003a04:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8003a08:	2a22      	cmp	r2, #34	; 0x22
 8003a0a:	d1e8      	bne.n	80039de <UART_DMAError+0x1a>
 8003a0c:	064a      	lsls	r2, r1, #25
 8003a0e:	d5e6      	bpl.n	80039de <UART_DMAError+0x1a>
    huart->RxXferCount = 0x00U;
 8003a10:	2200      	movs	r2, #0
 8003a12:	85c2      	strh	r2, [r0, #46]	; 0x2e
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003a1a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a1c:	695a      	ldr	r2, [r3, #20]
 8003a1e:	f022 0201 	bic.w	r2, r2, #1
 8003a22:	615a      	str	r2, [r3, #20]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a24:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003a26:	2a01      	cmp	r2, #1
 8003a28:	d103      	bne.n	8003a32 <UART_DMAError+0x6e>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a2a:	68da      	ldr	r2, [r3, #12]
 8003a2c:	f022 0210 	bic.w	r2, r2, #16
 8003a30:	60da      	str	r2, [r3, #12]
  huart->RxState = HAL_UART_STATE_READY;
 8003a32:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a34:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003a36:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a3a:	6303      	str	r3, [r0, #48]	; 0x30
}
 8003a3c:	e7cf      	b.n	80039de <UART_DMAError+0x1a>
 8003a3e:	bf00      	nop

08003a40 <UART_DMAAbortOnError>:
{
 8003a40:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8003a42:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a44:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003a46:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003a48:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003a4a:	f7ff ffb9 	bl	80039c0 <HAL_UART_ErrorCallback>
}
 8003a4e:	bd08      	pop	{r3, pc}

08003a50 <HAL_UARTEx_RxEventCallback>:
}
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop

08003a54 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a54:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8003a56:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a58:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d002      	beq.n	8003a64 <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 8003a5e:	f7fe f869 	bl	8001b34 <HAL_UART_RxHalfCpltCallback>
}
 8003a62:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8003a64:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003a66:	0849      	lsrs	r1, r1, #1
 8003a68:	f7ff fff2 	bl	8003a50 <HAL_UARTEx_RxEventCallback>
}
 8003a6c:	bd08      	pop	{r3, pc}
 8003a6e:	bf00      	nop

08003a70 <UART_DMAReceiveCplt>:
{
 8003a70:	b508      	push	{r3, lr}
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a72:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a74:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f013 0320 	ands.w	r3, r3, #32
 8003a7c:	d113      	bne.n	8003aa6 <UART_DMAReceiveCplt+0x36>
    huart->RxState = HAL_UART_STATE_READY;
 8003a7e:	2120      	movs	r1, #32
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a80:	6802      	ldr	r2, [r0, #0]
    huart->RxXferCount = 0U;
 8003a82:	85c3      	strh	r3, [r0, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a84:	68d3      	ldr	r3, [r2, #12]
 8003a86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a8a:	60d3      	str	r3, [r2, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a8c:	6953      	ldr	r3, [r2, #20]
 8003a8e:	f023 0301 	bic.w	r3, r3, #1
 8003a92:	6153      	str	r3, [r2, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a94:	6953      	ldr	r3, [r2, #20]
 8003a96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a9a:	6153      	str	r3, [r2, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8003a9c:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003aa0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d009      	beq.n	8003aba <UART_DMAReceiveCplt+0x4a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003aa6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d002      	beq.n	8003ab2 <UART_DMAReceiveCplt+0x42>
    HAL_UART_RxCpltCallback(huart);
 8003aac:	f7fe f844 	bl	8001b38 <HAL_UART_RxCpltCallback>
}
 8003ab0:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ab2:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003ab4:	f7ff ffcc 	bl	8003a50 <HAL_UARTEx_RxEventCallback>
}
 8003ab8:	bd08      	pop	{r3, pc}
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aba:	68d3      	ldr	r3, [r2, #12]
 8003abc:	f023 0310 	bic.w	r3, r3, #16
 8003ac0:	60d3      	str	r3, [r2, #12]
 8003ac2:	e7f0      	b.n	8003aa6 <UART_DMAReceiveCplt+0x36>

08003ac4 <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ac4:	6883      	ldr	r3, [r0, #8]
 8003ac6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003aca:	d03b      	beq.n	8003b44 <UART_Receive_IT.part.0.isra.0+0x80>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003acc:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d030      	beq.n	8003b34 <UART_Receive_IT.part.0.isra.0+0x70>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003ad2:	6803      	ldr	r3, [r0, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ada:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8003adc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003ade:	3301      	adds	r3, #1
 8003ae0:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8003ae2:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8003ae4:	3b01      	subs	r3, #1
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8003aea:	bb53      	cbnz	r3, 8003b42 <UART_Receive_IT.part.0.isra.0+0x7e>
      huart->RxState = HAL_UART_STATE_READY;
 8003aec:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003af0:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8003af2:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003af4:	68d1      	ldr	r1, [r2, #12]
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8003af6:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003af8:	f021 0120 	bic.w	r1, r1, #32
 8003afc:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003afe:	68d1      	ldr	r1, [r2, #12]
 8003b00:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8003b04:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003b06:	6951      	ldr	r1, [r2, #20]
 8003b08:	f021 0101 	bic.w	r1, r1, #1
 8003b0c:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003b0e:	f880 c03e 	strb.w	ip, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b12:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8003b14:	2901      	cmp	r1, #1
 8003b16:	d120      	bne.n	8003b5a <UART_Receive_IT.part.0.isra.0+0x96>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b18:	6303      	str	r3, [r0, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b1a:	68d1      	ldr	r1, [r2, #12]
 8003b1c:	f021 0110 	bic.w	r1, r1, #16
 8003b20:	60d1      	str	r1, [r2, #12]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003b22:	6811      	ldr	r1, [r2, #0]
 8003b24:	06c9      	lsls	r1, r1, #27
 8003b26:	d422      	bmi.n	8003b6e <UART_Receive_IT.part.0.isra.0+0xaa>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b28:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003b2a:	f7ff ff91 	bl	8003a50 <HAL_UARTEx_RxEventCallback>
}
 8003b2e:	b003      	add	sp, #12
 8003b30:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003b34:	6903      	ldr	r3, [r0, #16]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1cb      	bne.n	8003ad2 <UART_Receive_IT.part.0.isra.0+0xe>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b3a:	6803      	ldr	r3, [r0, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	7013      	strb	r3, [r2, #0]
 8003b40:	e7cc      	b.n	8003adc <UART_Receive_IT.part.0.isra.0+0x18>
 8003b42:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b44:	6903      	ldr	r3, [r0, #16]
 8003b46:	b96b      	cbnz	r3, 8003b64 <UART_Receive_IT.part.0.isra.0+0xa0>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003b48:	6802      	ldr	r2, [r0, #0]
 8003b4a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003b4c:	6852      	ldr	r2, [r2, #4]
 8003b4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b52:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8003b56:	6283      	str	r3, [r0, #40]	; 0x28
 8003b58:	e7c3      	b.n	8003ae2 <UART_Receive_IT.part.0.isra.0+0x1e>
       HAL_UART_RxCpltCallback(huart);
 8003b5a:	f7fd ffed 	bl	8001b38 <HAL_UART_RxCpltCallback>
}
 8003b5e:	b003      	add	sp, #12
 8003b60:	f85d fb04 	ldr.w	pc, [sp], #4
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b64:	6803      	ldr	r3, [r0, #0]
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003b66:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	7013      	strb	r3, [r2, #0]
 8003b6c:	e7b6      	b.n	8003adc <UART_Receive_IT.part.0.isra.0+0x18>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b6e:	9301      	str	r3, [sp, #4]
 8003b70:	6813      	ldr	r3, [r2, #0]
 8003b72:	9301      	str	r3, [sp, #4]
 8003b74:	6853      	ldr	r3, [r2, #4]
 8003b76:	9301      	str	r3, [sp, #4]
 8003b78:	9b01      	ldr	r3, [sp, #4]
 8003b7a:	e7d5      	b.n	8003b28 <UART_Receive_IT.part.0.isra.0+0x64>

08003b7c <HAL_UART_IRQHandler>:
{
 8003b7c:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b7e:	6803      	ldr	r3, [r0, #0]
{
 8003b80:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b82:	681a      	ldr	r2, [r3, #0]
{
 8003b84:	b083      	sub	sp, #12
  if (errorflags == RESET)
 8003b86:	f012 0f0f 	tst.w	r2, #15
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b8a:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b8c:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8003b8e:	d14e      	bne.n	8003c2e <HAL_UART_IRQHandler+0xb2>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b90:	0695      	lsls	r5, r2, #26
 8003b92:	d502      	bpl.n	8003b9a <HAL_UART_IRQHandler+0x1e>
 8003b94:	068d      	lsls	r5, r1, #26
 8003b96:	f100 8090 	bmi.w	8003cba <HAL_UART_IRQHandler+0x13e>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b9a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003b9c:	2801      	cmp	r0, #1
 8003b9e:	d00b      	beq.n	8003bb8 <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ba0:	0610      	lsls	r0, r2, #24
 8003ba2:	d502      	bpl.n	8003baa <HAL_UART_IRQHandler+0x2e>
 8003ba4:	060d      	lsls	r5, r1, #24
 8003ba6:	f100 8092 	bmi.w	8003cce <HAL_UART_IRQHandler+0x152>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003baa:	0650      	lsls	r0, r2, #25
 8003bac:	d502      	bpl.n	8003bb4 <HAL_UART_IRQHandler+0x38>
 8003bae:	064a      	lsls	r2, r1, #25
 8003bb0:	f100 80ab 	bmi.w	8003d0a <HAL_UART_IRQHandler+0x18e>
}
 8003bb4:	b003      	add	sp, #12
 8003bb6:	bd30      	pop	{r4, r5, pc}
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003bb8:	06d0      	lsls	r0, r2, #27
 8003bba:	d5f1      	bpl.n	8003ba0 <HAL_UART_IRQHandler+0x24>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003bbc:	06cd      	lsls	r5, r1, #27
 8003bbe:	d5ef      	bpl.n	8003ba0 <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003bc0:	2100      	movs	r1, #0
 8003bc2:	9101      	str	r1, [sp, #4]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	9201      	str	r2, [sp, #4]
 8003bc8:	685a      	ldr	r2, [r3, #4]
 8003bca:	9201      	str	r2, [sp, #4]
 8003bcc:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bce:	695a      	ldr	r2, [r3, #20]
 8003bd0:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8003bd4:	f000 80d2 	beq.w	8003d7c <HAL_UART_IRQHandler+0x200>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003bd8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003bda:	6802      	ldr	r2, [r0, #0]
 8003bdc:	6852      	ldr	r2, [r2, #4]
 8003bde:	b292      	uxth	r2, r2
      if (  (nb_remaining_rx_data > 0U)
 8003be0:	2a00      	cmp	r2, #0
 8003be2:	d0e7      	beq.n	8003bb4 <HAL_UART_IRQHandler+0x38>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003be4:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
 8003be6:	4295      	cmp	r5, r2
 8003be8:	d9e4      	bls.n	8003bb4 <HAL_UART_IRQHandler+0x38>
        huart->RxXferCount = nb_remaining_rx_data;
 8003bea:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bec:	6982      	ldr	r2, [r0, #24]
 8003bee:	2a20      	cmp	r2, #32
 8003bf0:	d016      	beq.n	8003c20 <HAL_UART_IRQHandler+0xa4>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bf2:	68da      	ldr	r2, [r3, #12]
 8003bf4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003bf8:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bfa:	695a      	ldr	r2, [r3, #20]
 8003bfc:	f022 0201 	bic.w	r2, r2, #1
 8003c00:	615a      	str	r2, [r3, #20]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c02:	695a      	ldr	r2, [r3, #20]
 8003c04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c08:	615a      	str	r2, [r3, #20]
          huart->RxState = HAL_UART_STATE_READY;
 8003c0a:	2220      	movs	r2, #32
 8003c0c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c10:	6321      	str	r1, [r4, #48]	; 0x30
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c12:	68da      	ldr	r2, [r3, #12]
 8003c14:	f022 0210 	bic.w	r2, r2, #16
 8003c18:	60da      	str	r2, [r3, #12]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c1a:	f7fe ffc5 	bl	8002ba8 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c1e:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
 8003c20:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 8003c22:	4620      	mov	r0, r4
 8003c24:	1a69      	subs	r1, r5, r1
 8003c26:	b289      	uxth	r1, r1
 8003c28:	f7ff ff12 	bl	8003a50 <HAL_UARTEx_RxEventCallback>
 8003c2c:	e7c2      	b.n	8003bb4 <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c2e:	f005 0501 	and.w	r5, r5, #1
 8003c32:	f401 7090 	and.w	r0, r1, #288	; 0x120
 8003c36:	4328      	orrs	r0, r5
 8003c38:	d0af      	beq.n	8003b9a <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c3a:	07d0      	lsls	r0, r2, #31
 8003c3c:	d505      	bpl.n	8003c4a <HAL_UART_IRQHandler+0xce>
 8003c3e:	05c8      	lsls	r0, r1, #23
 8003c40:	d503      	bpl.n	8003c4a <HAL_UART_IRQHandler+0xce>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c42:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003c44:	f040 0001 	orr.w	r0, r0, #1
 8003c48:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c4a:	0750      	lsls	r0, r2, #29
 8003c4c:	d530      	bpl.n	8003cb0 <HAL_UART_IRQHandler+0x134>
 8003c4e:	b14d      	cbz	r5, 8003c64 <HAL_UART_IRQHandler+0xe8>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c50:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003c52:	f040 0002 	orr.w	r0, r0, #2
 8003c56:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c58:	0790      	lsls	r0, r2, #30
 8003c5a:	d503      	bpl.n	8003c64 <HAL_UART_IRQHandler+0xe8>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c5c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003c5e:	f040 0004 	orr.w	r0, r0, #4
 8003c62:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003c64:	0710      	lsls	r0, r2, #28
 8003c66:	d507      	bpl.n	8003c78 <HAL_UART_IRQHandler+0xfc>
 8003c68:	f001 0020 	and.w	r0, r1, #32
 8003c6c:	4328      	orrs	r0, r5
 8003c6e:	d003      	beq.n	8003c78 <HAL_UART_IRQHandler+0xfc>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c70:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003c72:	f040 0008 	orr.w	r0, r0, #8
 8003c76:	6420      	str	r0, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c78:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003c7a:	2800      	cmp	r0, #0
 8003c7c:	d09a      	beq.n	8003bb4 <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c7e:	0690      	lsls	r0, r2, #26
 8003c80:	d509      	bpl.n	8003c96 <HAL_UART_IRQHandler+0x11a>
 8003c82:	068a      	lsls	r2, r1, #26
 8003c84:	d507      	bpl.n	8003c96 <HAL_UART_IRQHandler+0x11a>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c86:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003c8a:	2a22      	cmp	r2, #34	; 0x22
 8003c8c:	d103      	bne.n	8003c96 <HAL_UART_IRQHandler+0x11a>
 8003c8e:	4620      	mov	r0, r4
 8003c90:	f7ff ff18 	bl	8003ac4 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c94:	6823      	ldr	r3, [r4, #0]
 8003c96:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c98:	6c25      	ldr	r5, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c9a:	f002 0240 	and.w	r2, r2, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c9e:	f005 0508 	and.w	r5, r5, #8
 8003ca2:	4315      	orrs	r5, r2
 8003ca4:	d13c      	bne.n	8003d20 <HAL_UART_IRQHandler+0x1a4>
        HAL_UART_ErrorCallback(huart);
 8003ca6:	4620      	mov	r0, r4
 8003ca8:	f7ff fe8a 	bl	80039c0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cac:	6425      	str	r5, [r4, #64]	; 0x40
 8003cae:	e781      	b.n	8003bb4 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cb0:	0790      	lsls	r0, r2, #30
 8003cb2:	d5d7      	bpl.n	8003c64 <HAL_UART_IRQHandler+0xe8>
 8003cb4:	2d00      	cmp	r5, #0
 8003cb6:	d1d1      	bne.n	8003c5c <HAL_UART_IRQHandler+0xe0>
 8003cb8:	e7d4      	b.n	8003c64 <HAL_UART_IRQHandler+0xe8>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cba:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8003cbe:	2b22      	cmp	r3, #34	; 0x22
 8003cc0:	f47f af78 	bne.w	8003bb4 <HAL_UART_IRQHandler+0x38>
}
 8003cc4:	b003      	add	sp, #12
 8003cc6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003cca:	f7ff befb 	b.w	8003ac4 <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003cce:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003cd2:	2a21      	cmp	r2, #33	; 0x21
 8003cd4:	f47f af6e 	bne.w	8003bb4 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cd8:	68a2      	ldr	r2, [r4, #8]
 8003cda:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003cde:	d06e      	beq.n	8003dbe <HAL_UART_IRQHandler+0x242>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003ce0:	6a22      	ldr	r2, [r4, #32]
 8003ce2:	1c51      	adds	r1, r2, #1
 8003ce4:	6221      	str	r1, [r4, #32]
 8003ce6:	7812      	ldrb	r2, [r2, #0]
 8003ce8:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8003cea:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003cec:	3a01      	subs	r2, #1
 8003cee:	b292      	uxth	r2, r2
 8003cf0:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003cf2:	2a00      	cmp	r2, #0
 8003cf4:	f47f af5e 	bne.w	8003bb4 <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003cf8:	68da      	ldr	r2, [r3, #12]
 8003cfa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cfe:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003d00:	68da      	ldr	r2, [r3, #12]
 8003d02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d06:	60da      	str	r2, [r3, #12]
 8003d08:	e754      	b.n	8003bb4 <HAL_UART_IRQHandler+0x38>
  huart->gState = HAL_UART_STATE_READY;
 8003d0a:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d0c:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8003d0e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d14:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003d16:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 8003d1a:	f7fd fed5 	bl	8001ac8 <HAL_UART_TxCpltCallback>
    return;
 8003d1e:	e749      	b.n	8003bb4 <HAL_UART_IRQHandler+0x38>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d20:	68da      	ldr	r2, [r3, #12]
 8003d22:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003d26:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d28:	695a      	ldr	r2, [r3, #20]
 8003d2a:	f022 0201 	bic.w	r2, r2, #1
 8003d2e:	615a      	str	r2, [r3, #20]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d30:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003d32:	2a01      	cmp	r2, #1
 8003d34:	d103      	bne.n	8003d3e <HAL_UART_IRQHandler+0x1c2>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d36:	68da      	ldr	r2, [r3, #12]
 8003d38:	f022 0210 	bic.w	r2, r2, #16
 8003d3c:	60da      	str	r2, [r3, #12]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d3e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003d40:	2120      	movs	r1, #32
 8003d42:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d46:	6322      	str	r2, [r4, #48]	; 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d48:	695a      	ldr	r2, [r3, #20]
 8003d4a:	0655      	lsls	r5, r2, #25
 8003d4c:	d512      	bpl.n	8003d74 <HAL_UART_IRQHandler+0x1f8>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d4e:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003d50:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d56:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003d58:	b160      	cbz	r0, 8003d74 <HAL_UART_IRQHandler+0x1f8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d5a:	4b1e      	ldr	r3, [pc, #120]	; (8003dd4 <HAL_UART_IRQHandler+0x258>)
 8003d5c:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d5e:	f7fe ff4b 	bl	8002bf8 <HAL_DMA_Abort_IT>
 8003d62:	2800      	cmp	r0, #0
 8003d64:	f43f af26 	beq.w	8003bb4 <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d68:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003d6a:	6b43      	ldr	r3, [r0, #52]	; 0x34
}
 8003d6c:	b003      	add	sp, #12
 8003d6e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d72:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003d74:	4620      	mov	r0, r4
 8003d76:	f7ff fe23 	bl	80039c0 <HAL_UART_ErrorCallback>
 8003d7a:	e71b      	b.n	8003bb4 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d7c:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
      if (  (huart->RxXferCount > 0U)
 8003d7e:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d80:	b280      	uxth	r0, r0
      if (  (huart->RxXferCount > 0U)
 8003d82:	b289      	uxth	r1, r1
 8003d84:	2900      	cmp	r1, #0
 8003d86:	f43f af15 	beq.w	8003bb4 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d8a:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8003d8c:	1a08      	subs	r0, r1, r0
 8003d8e:	b281      	uxth	r1, r0
          &&(nb_rx_data > 0U) )
 8003d90:	2900      	cmp	r1, #0
 8003d92:	f43f af0f 	beq.w	8003bb4 <HAL_UART_IRQHandler+0x38>
        huart->RxState = HAL_UART_STATE_READY;
 8003d96:	2520      	movs	r5, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d98:	68d8      	ldr	r0, [r3, #12]
 8003d9a:	f420 7090 	bic.w	r0, r0, #288	; 0x120
 8003d9e:	60d8      	str	r0, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003da0:	6958      	ldr	r0, [r3, #20]
 8003da2:	f020 0001 	bic.w	r0, r0, #1
 8003da6:	6158      	str	r0, [r3, #20]
        huart->RxState = HAL_UART_STATE_READY;
 8003da8:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dac:	6322      	str	r2, [r4, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dae:	68da      	ldr	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003db0:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003db2:	f022 0210 	bic.w	r2, r2, #16
 8003db6:	60da      	str	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003db8:	f7ff fe4a 	bl	8003a50 <HAL_UARTEx_RxEventCallback>
 8003dbc:	e6fa      	b.n	8003bb4 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dbe:	6922      	ldr	r2, [r4, #16]
 8003dc0:	2a00      	cmp	r2, #0
 8003dc2:	d18d      	bne.n	8003ce0 <HAL_UART_IRQHandler+0x164>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003dc4:	6a22      	ldr	r2, [r4, #32]
 8003dc6:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003dca:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003dce:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003dd0:	6222      	str	r2, [r4, #32]
 8003dd2:	e78a      	b.n	8003cea <HAL_UART_IRQHandler+0x16e>
 8003dd4:	08003a41 	.word	0x08003a41

08003dd8 <__errno>:
 8003dd8:	4b01      	ldr	r3, [pc, #4]	; (8003de0 <__errno+0x8>)
 8003dda:	6818      	ldr	r0, [r3, #0]
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	20000020 	.word	0x20000020

08003de4 <__libc_init_array>:
 8003de4:	b570      	push	{r4, r5, r6, lr}
 8003de6:	2600      	movs	r6, #0
 8003de8:	4d0c      	ldr	r5, [pc, #48]	; (8003e1c <__libc_init_array+0x38>)
 8003dea:	4c0d      	ldr	r4, [pc, #52]	; (8003e20 <__libc_init_array+0x3c>)
 8003dec:	1b64      	subs	r4, r4, r5
 8003dee:	10a4      	asrs	r4, r4, #2
 8003df0:	42a6      	cmp	r6, r4
 8003df2:	d109      	bne.n	8003e08 <__libc_init_array+0x24>
 8003df4:	f002 ff10 	bl	8006c18 <_init>
 8003df8:	2600      	movs	r6, #0
 8003dfa:	4d0a      	ldr	r5, [pc, #40]	; (8003e24 <__libc_init_array+0x40>)
 8003dfc:	4c0a      	ldr	r4, [pc, #40]	; (8003e28 <__libc_init_array+0x44>)
 8003dfe:	1b64      	subs	r4, r4, r5
 8003e00:	10a4      	asrs	r4, r4, #2
 8003e02:	42a6      	cmp	r6, r4
 8003e04:	d105      	bne.n	8003e12 <__libc_init_array+0x2e>
 8003e06:	bd70      	pop	{r4, r5, r6, pc}
 8003e08:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e0c:	4798      	blx	r3
 8003e0e:	3601      	adds	r6, #1
 8003e10:	e7ee      	b.n	8003df0 <__libc_init_array+0xc>
 8003e12:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e16:	4798      	blx	r3
 8003e18:	3601      	adds	r6, #1
 8003e1a:	e7f2      	b.n	8003e02 <__libc_init_array+0x1e>
 8003e1c:	0800706c 	.word	0x0800706c
 8003e20:	0800706c 	.word	0x0800706c
 8003e24:	0800706c 	.word	0x0800706c
 8003e28:	08007070 	.word	0x08007070

08003e2c <memset>:
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	4402      	add	r2, r0
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d100      	bne.n	8003e36 <memset+0xa>
 8003e34:	4770      	bx	lr
 8003e36:	f803 1b01 	strb.w	r1, [r3], #1
 8003e3a:	e7f9      	b.n	8003e30 <memset+0x4>

08003e3c <__cvt>:
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e42:	461f      	mov	r7, r3
 8003e44:	bfbb      	ittet	lt
 8003e46:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003e4a:	461f      	movlt	r7, r3
 8003e4c:	2300      	movge	r3, #0
 8003e4e:	232d      	movlt	r3, #45	; 0x2d
 8003e50:	b088      	sub	sp, #32
 8003e52:	4614      	mov	r4, r2
 8003e54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003e56:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003e58:	7013      	strb	r3, [r2, #0]
 8003e5a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003e5c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003e60:	f023 0820 	bic.w	r8, r3, #32
 8003e64:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e68:	d005      	beq.n	8003e76 <__cvt+0x3a>
 8003e6a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003e6e:	d100      	bne.n	8003e72 <__cvt+0x36>
 8003e70:	3501      	adds	r5, #1
 8003e72:	2302      	movs	r3, #2
 8003e74:	e000      	b.n	8003e78 <__cvt+0x3c>
 8003e76:	2303      	movs	r3, #3
 8003e78:	aa07      	add	r2, sp, #28
 8003e7a:	9204      	str	r2, [sp, #16]
 8003e7c:	aa06      	add	r2, sp, #24
 8003e7e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003e82:	e9cd 3500 	strd	r3, r5, [sp]
 8003e86:	4622      	mov	r2, r4
 8003e88:	463b      	mov	r3, r7
 8003e8a:	f000 fcf9 	bl	8004880 <_dtoa_r>
 8003e8e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003e92:	4606      	mov	r6, r0
 8003e94:	d102      	bne.n	8003e9c <__cvt+0x60>
 8003e96:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003e98:	07db      	lsls	r3, r3, #31
 8003e9a:	d522      	bpl.n	8003ee2 <__cvt+0xa6>
 8003e9c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003ea0:	eb06 0905 	add.w	r9, r6, r5
 8003ea4:	d110      	bne.n	8003ec8 <__cvt+0x8c>
 8003ea6:	7833      	ldrb	r3, [r6, #0]
 8003ea8:	2b30      	cmp	r3, #48	; 0x30
 8003eaa:	d10a      	bne.n	8003ec2 <__cvt+0x86>
 8003eac:	2200      	movs	r2, #0
 8003eae:	2300      	movs	r3, #0
 8003eb0:	4620      	mov	r0, r4
 8003eb2:	4639      	mov	r1, r7
 8003eb4:	f7fc fd90 	bl	80009d8 <__aeabi_dcmpeq>
 8003eb8:	b918      	cbnz	r0, 8003ec2 <__cvt+0x86>
 8003eba:	f1c5 0501 	rsb	r5, r5, #1
 8003ebe:	f8ca 5000 	str.w	r5, [sl]
 8003ec2:	f8da 3000 	ldr.w	r3, [sl]
 8003ec6:	4499      	add	r9, r3
 8003ec8:	2200      	movs	r2, #0
 8003eca:	2300      	movs	r3, #0
 8003ecc:	4620      	mov	r0, r4
 8003ece:	4639      	mov	r1, r7
 8003ed0:	f7fc fd82 	bl	80009d8 <__aeabi_dcmpeq>
 8003ed4:	b108      	cbz	r0, 8003eda <__cvt+0x9e>
 8003ed6:	f8cd 901c 	str.w	r9, [sp, #28]
 8003eda:	2230      	movs	r2, #48	; 0x30
 8003edc:	9b07      	ldr	r3, [sp, #28]
 8003ede:	454b      	cmp	r3, r9
 8003ee0:	d307      	bcc.n	8003ef2 <__cvt+0xb6>
 8003ee2:	4630      	mov	r0, r6
 8003ee4:	9b07      	ldr	r3, [sp, #28]
 8003ee6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003ee8:	1b9b      	subs	r3, r3, r6
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	b008      	add	sp, #32
 8003eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ef2:	1c59      	adds	r1, r3, #1
 8003ef4:	9107      	str	r1, [sp, #28]
 8003ef6:	701a      	strb	r2, [r3, #0]
 8003ef8:	e7f0      	b.n	8003edc <__cvt+0xa0>

08003efa <__exponent>:
 8003efa:	4603      	mov	r3, r0
 8003efc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003efe:	2900      	cmp	r1, #0
 8003f00:	f803 2b02 	strb.w	r2, [r3], #2
 8003f04:	bfb6      	itet	lt
 8003f06:	222d      	movlt	r2, #45	; 0x2d
 8003f08:	222b      	movge	r2, #43	; 0x2b
 8003f0a:	4249      	neglt	r1, r1
 8003f0c:	2909      	cmp	r1, #9
 8003f0e:	7042      	strb	r2, [r0, #1]
 8003f10:	dd2b      	ble.n	8003f6a <__exponent+0x70>
 8003f12:	f10d 0407 	add.w	r4, sp, #7
 8003f16:	46a4      	mov	ip, r4
 8003f18:	270a      	movs	r7, #10
 8003f1a:	fb91 f6f7 	sdiv	r6, r1, r7
 8003f1e:	460a      	mov	r2, r1
 8003f20:	46a6      	mov	lr, r4
 8003f22:	fb07 1516 	mls	r5, r7, r6, r1
 8003f26:	2a63      	cmp	r2, #99	; 0x63
 8003f28:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003f2c:	4631      	mov	r1, r6
 8003f2e:	f104 34ff 	add.w	r4, r4, #4294967295
 8003f32:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003f36:	dcf0      	bgt.n	8003f1a <__exponent+0x20>
 8003f38:	3130      	adds	r1, #48	; 0x30
 8003f3a:	f1ae 0502 	sub.w	r5, lr, #2
 8003f3e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003f42:	4629      	mov	r1, r5
 8003f44:	1c44      	adds	r4, r0, #1
 8003f46:	4561      	cmp	r1, ip
 8003f48:	d30a      	bcc.n	8003f60 <__exponent+0x66>
 8003f4a:	f10d 0209 	add.w	r2, sp, #9
 8003f4e:	eba2 020e 	sub.w	r2, r2, lr
 8003f52:	4565      	cmp	r5, ip
 8003f54:	bf88      	it	hi
 8003f56:	2200      	movhi	r2, #0
 8003f58:	4413      	add	r3, r2
 8003f5a:	1a18      	subs	r0, r3, r0
 8003f5c:	b003      	add	sp, #12
 8003f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f60:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f64:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003f68:	e7ed      	b.n	8003f46 <__exponent+0x4c>
 8003f6a:	2330      	movs	r3, #48	; 0x30
 8003f6c:	3130      	adds	r1, #48	; 0x30
 8003f6e:	7083      	strb	r3, [r0, #2]
 8003f70:	70c1      	strb	r1, [r0, #3]
 8003f72:	1d03      	adds	r3, r0, #4
 8003f74:	e7f1      	b.n	8003f5a <__exponent+0x60>
	...

08003f78 <_printf_float>:
 8003f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f7c:	b091      	sub	sp, #68	; 0x44
 8003f7e:	460c      	mov	r4, r1
 8003f80:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003f84:	4616      	mov	r6, r2
 8003f86:	461f      	mov	r7, r3
 8003f88:	4605      	mov	r5, r0
 8003f8a:	f001 fa67 	bl	800545c <_localeconv_r>
 8003f8e:	6803      	ldr	r3, [r0, #0]
 8003f90:	4618      	mov	r0, r3
 8003f92:	9309      	str	r3, [sp, #36]	; 0x24
 8003f94:	f7fc f8f4 	bl	8000180 <strlen>
 8003f98:	2300      	movs	r3, #0
 8003f9a:	930e      	str	r3, [sp, #56]	; 0x38
 8003f9c:	f8d8 3000 	ldr.w	r3, [r8]
 8003fa0:	900a      	str	r0, [sp, #40]	; 0x28
 8003fa2:	3307      	adds	r3, #7
 8003fa4:	f023 0307 	bic.w	r3, r3, #7
 8003fa8:	f103 0208 	add.w	r2, r3, #8
 8003fac:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003fb0:	f8d4 b000 	ldr.w	fp, [r4]
 8003fb4:	f8c8 2000 	str.w	r2, [r8]
 8003fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fbc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003fc0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003fc4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003fc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8003fca:	f04f 32ff 	mov.w	r2, #4294967295
 8003fce:	4640      	mov	r0, r8
 8003fd0:	4b9c      	ldr	r3, [pc, #624]	; (8004244 <_printf_float+0x2cc>)
 8003fd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003fd4:	f7fc fd32 	bl	8000a3c <__aeabi_dcmpun>
 8003fd8:	bb70      	cbnz	r0, 8004038 <_printf_float+0xc0>
 8003fda:	f04f 32ff 	mov.w	r2, #4294967295
 8003fde:	4640      	mov	r0, r8
 8003fe0:	4b98      	ldr	r3, [pc, #608]	; (8004244 <_printf_float+0x2cc>)
 8003fe2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003fe4:	f7fc fd0c 	bl	8000a00 <__aeabi_dcmple>
 8003fe8:	bb30      	cbnz	r0, 8004038 <_printf_float+0xc0>
 8003fea:	2200      	movs	r2, #0
 8003fec:	2300      	movs	r3, #0
 8003fee:	4640      	mov	r0, r8
 8003ff0:	4651      	mov	r1, sl
 8003ff2:	f7fc fcfb 	bl	80009ec <__aeabi_dcmplt>
 8003ff6:	b110      	cbz	r0, 8003ffe <_printf_float+0x86>
 8003ff8:	232d      	movs	r3, #45	; 0x2d
 8003ffa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ffe:	4b92      	ldr	r3, [pc, #584]	; (8004248 <_printf_float+0x2d0>)
 8004000:	4892      	ldr	r0, [pc, #584]	; (800424c <_printf_float+0x2d4>)
 8004002:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004006:	bf94      	ite	ls
 8004008:	4698      	movls	r8, r3
 800400a:	4680      	movhi	r8, r0
 800400c:	2303      	movs	r3, #3
 800400e:	f04f 0a00 	mov.w	sl, #0
 8004012:	6123      	str	r3, [r4, #16]
 8004014:	f02b 0304 	bic.w	r3, fp, #4
 8004018:	6023      	str	r3, [r4, #0]
 800401a:	4633      	mov	r3, r6
 800401c:	4621      	mov	r1, r4
 800401e:	4628      	mov	r0, r5
 8004020:	9700      	str	r7, [sp, #0]
 8004022:	aa0f      	add	r2, sp, #60	; 0x3c
 8004024:	f000 f9d4 	bl	80043d0 <_printf_common>
 8004028:	3001      	adds	r0, #1
 800402a:	f040 8090 	bne.w	800414e <_printf_float+0x1d6>
 800402e:	f04f 30ff 	mov.w	r0, #4294967295
 8004032:	b011      	add	sp, #68	; 0x44
 8004034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004038:	4642      	mov	r2, r8
 800403a:	4653      	mov	r3, sl
 800403c:	4640      	mov	r0, r8
 800403e:	4651      	mov	r1, sl
 8004040:	f7fc fcfc 	bl	8000a3c <__aeabi_dcmpun>
 8004044:	b148      	cbz	r0, 800405a <_printf_float+0xe2>
 8004046:	f1ba 0f00 	cmp.w	sl, #0
 800404a:	bfb8      	it	lt
 800404c:	232d      	movlt	r3, #45	; 0x2d
 800404e:	4880      	ldr	r0, [pc, #512]	; (8004250 <_printf_float+0x2d8>)
 8004050:	bfb8      	it	lt
 8004052:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004056:	4b7f      	ldr	r3, [pc, #508]	; (8004254 <_printf_float+0x2dc>)
 8004058:	e7d3      	b.n	8004002 <_printf_float+0x8a>
 800405a:	6863      	ldr	r3, [r4, #4]
 800405c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004060:	1c5a      	adds	r2, r3, #1
 8004062:	d142      	bne.n	80040ea <_printf_float+0x172>
 8004064:	2306      	movs	r3, #6
 8004066:	6063      	str	r3, [r4, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	9206      	str	r2, [sp, #24]
 800406c:	aa0e      	add	r2, sp, #56	; 0x38
 800406e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004072:	aa0d      	add	r2, sp, #52	; 0x34
 8004074:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004078:	9203      	str	r2, [sp, #12]
 800407a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800407e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004082:	6023      	str	r3, [r4, #0]
 8004084:	6863      	ldr	r3, [r4, #4]
 8004086:	4642      	mov	r2, r8
 8004088:	9300      	str	r3, [sp, #0]
 800408a:	4628      	mov	r0, r5
 800408c:	4653      	mov	r3, sl
 800408e:	910b      	str	r1, [sp, #44]	; 0x2c
 8004090:	f7ff fed4 	bl	8003e3c <__cvt>
 8004094:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004096:	4680      	mov	r8, r0
 8004098:	2947      	cmp	r1, #71	; 0x47
 800409a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800409c:	d108      	bne.n	80040b0 <_printf_float+0x138>
 800409e:	1cc8      	adds	r0, r1, #3
 80040a0:	db02      	blt.n	80040a8 <_printf_float+0x130>
 80040a2:	6863      	ldr	r3, [r4, #4]
 80040a4:	4299      	cmp	r1, r3
 80040a6:	dd40      	ble.n	800412a <_printf_float+0x1b2>
 80040a8:	f1a9 0902 	sub.w	r9, r9, #2
 80040ac:	fa5f f989 	uxtb.w	r9, r9
 80040b0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80040b4:	d81f      	bhi.n	80040f6 <_printf_float+0x17e>
 80040b6:	464a      	mov	r2, r9
 80040b8:	3901      	subs	r1, #1
 80040ba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80040be:	910d      	str	r1, [sp, #52]	; 0x34
 80040c0:	f7ff ff1b 	bl	8003efa <__exponent>
 80040c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040c6:	4682      	mov	sl, r0
 80040c8:	1813      	adds	r3, r2, r0
 80040ca:	2a01      	cmp	r2, #1
 80040cc:	6123      	str	r3, [r4, #16]
 80040ce:	dc02      	bgt.n	80040d6 <_printf_float+0x15e>
 80040d0:	6822      	ldr	r2, [r4, #0]
 80040d2:	07d2      	lsls	r2, r2, #31
 80040d4:	d501      	bpl.n	80040da <_printf_float+0x162>
 80040d6:	3301      	adds	r3, #1
 80040d8:	6123      	str	r3, [r4, #16]
 80040da:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d09b      	beq.n	800401a <_printf_float+0xa2>
 80040e2:	232d      	movs	r3, #45	; 0x2d
 80040e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040e8:	e797      	b.n	800401a <_printf_float+0xa2>
 80040ea:	2947      	cmp	r1, #71	; 0x47
 80040ec:	d1bc      	bne.n	8004068 <_printf_float+0xf0>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1ba      	bne.n	8004068 <_printf_float+0xf0>
 80040f2:	2301      	movs	r3, #1
 80040f4:	e7b7      	b.n	8004066 <_printf_float+0xee>
 80040f6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80040fa:	d118      	bne.n	800412e <_printf_float+0x1b6>
 80040fc:	2900      	cmp	r1, #0
 80040fe:	6863      	ldr	r3, [r4, #4]
 8004100:	dd0b      	ble.n	800411a <_printf_float+0x1a2>
 8004102:	6121      	str	r1, [r4, #16]
 8004104:	b913      	cbnz	r3, 800410c <_printf_float+0x194>
 8004106:	6822      	ldr	r2, [r4, #0]
 8004108:	07d0      	lsls	r0, r2, #31
 800410a:	d502      	bpl.n	8004112 <_printf_float+0x19a>
 800410c:	3301      	adds	r3, #1
 800410e:	440b      	add	r3, r1
 8004110:	6123      	str	r3, [r4, #16]
 8004112:	f04f 0a00 	mov.w	sl, #0
 8004116:	65a1      	str	r1, [r4, #88]	; 0x58
 8004118:	e7df      	b.n	80040da <_printf_float+0x162>
 800411a:	b913      	cbnz	r3, 8004122 <_printf_float+0x1aa>
 800411c:	6822      	ldr	r2, [r4, #0]
 800411e:	07d2      	lsls	r2, r2, #31
 8004120:	d501      	bpl.n	8004126 <_printf_float+0x1ae>
 8004122:	3302      	adds	r3, #2
 8004124:	e7f4      	b.n	8004110 <_printf_float+0x198>
 8004126:	2301      	movs	r3, #1
 8004128:	e7f2      	b.n	8004110 <_printf_float+0x198>
 800412a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800412e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004130:	4299      	cmp	r1, r3
 8004132:	db05      	blt.n	8004140 <_printf_float+0x1c8>
 8004134:	6823      	ldr	r3, [r4, #0]
 8004136:	6121      	str	r1, [r4, #16]
 8004138:	07d8      	lsls	r0, r3, #31
 800413a:	d5ea      	bpl.n	8004112 <_printf_float+0x19a>
 800413c:	1c4b      	adds	r3, r1, #1
 800413e:	e7e7      	b.n	8004110 <_printf_float+0x198>
 8004140:	2900      	cmp	r1, #0
 8004142:	bfcc      	ite	gt
 8004144:	2201      	movgt	r2, #1
 8004146:	f1c1 0202 	rsble	r2, r1, #2
 800414a:	4413      	add	r3, r2
 800414c:	e7e0      	b.n	8004110 <_printf_float+0x198>
 800414e:	6823      	ldr	r3, [r4, #0]
 8004150:	055a      	lsls	r2, r3, #21
 8004152:	d407      	bmi.n	8004164 <_printf_float+0x1ec>
 8004154:	6923      	ldr	r3, [r4, #16]
 8004156:	4642      	mov	r2, r8
 8004158:	4631      	mov	r1, r6
 800415a:	4628      	mov	r0, r5
 800415c:	47b8      	blx	r7
 800415e:	3001      	adds	r0, #1
 8004160:	d12b      	bne.n	80041ba <_printf_float+0x242>
 8004162:	e764      	b.n	800402e <_printf_float+0xb6>
 8004164:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004168:	f240 80dd 	bls.w	8004326 <_printf_float+0x3ae>
 800416c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004170:	2200      	movs	r2, #0
 8004172:	2300      	movs	r3, #0
 8004174:	f7fc fc30 	bl	80009d8 <__aeabi_dcmpeq>
 8004178:	2800      	cmp	r0, #0
 800417a:	d033      	beq.n	80041e4 <_printf_float+0x26c>
 800417c:	2301      	movs	r3, #1
 800417e:	4631      	mov	r1, r6
 8004180:	4628      	mov	r0, r5
 8004182:	4a35      	ldr	r2, [pc, #212]	; (8004258 <_printf_float+0x2e0>)
 8004184:	47b8      	blx	r7
 8004186:	3001      	adds	r0, #1
 8004188:	f43f af51 	beq.w	800402e <_printf_float+0xb6>
 800418c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004190:	429a      	cmp	r2, r3
 8004192:	db02      	blt.n	800419a <_printf_float+0x222>
 8004194:	6823      	ldr	r3, [r4, #0]
 8004196:	07d8      	lsls	r0, r3, #31
 8004198:	d50f      	bpl.n	80041ba <_printf_float+0x242>
 800419a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800419e:	4631      	mov	r1, r6
 80041a0:	4628      	mov	r0, r5
 80041a2:	47b8      	blx	r7
 80041a4:	3001      	adds	r0, #1
 80041a6:	f43f af42 	beq.w	800402e <_printf_float+0xb6>
 80041aa:	f04f 0800 	mov.w	r8, #0
 80041ae:	f104 091a 	add.w	r9, r4, #26
 80041b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041b4:	3b01      	subs	r3, #1
 80041b6:	4543      	cmp	r3, r8
 80041b8:	dc09      	bgt.n	80041ce <_printf_float+0x256>
 80041ba:	6823      	ldr	r3, [r4, #0]
 80041bc:	079b      	lsls	r3, r3, #30
 80041be:	f100 8102 	bmi.w	80043c6 <_printf_float+0x44e>
 80041c2:	68e0      	ldr	r0, [r4, #12]
 80041c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80041c6:	4298      	cmp	r0, r3
 80041c8:	bfb8      	it	lt
 80041ca:	4618      	movlt	r0, r3
 80041cc:	e731      	b.n	8004032 <_printf_float+0xba>
 80041ce:	2301      	movs	r3, #1
 80041d0:	464a      	mov	r2, r9
 80041d2:	4631      	mov	r1, r6
 80041d4:	4628      	mov	r0, r5
 80041d6:	47b8      	blx	r7
 80041d8:	3001      	adds	r0, #1
 80041da:	f43f af28 	beq.w	800402e <_printf_float+0xb6>
 80041de:	f108 0801 	add.w	r8, r8, #1
 80041e2:	e7e6      	b.n	80041b2 <_printf_float+0x23a>
 80041e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	dc38      	bgt.n	800425c <_printf_float+0x2e4>
 80041ea:	2301      	movs	r3, #1
 80041ec:	4631      	mov	r1, r6
 80041ee:	4628      	mov	r0, r5
 80041f0:	4a19      	ldr	r2, [pc, #100]	; (8004258 <_printf_float+0x2e0>)
 80041f2:	47b8      	blx	r7
 80041f4:	3001      	adds	r0, #1
 80041f6:	f43f af1a 	beq.w	800402e <_printf_float+0xb6>
 80041fa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80041fe:	4313      	orrs	r3, r2
 8004200:	d102      	bne.n	8004208 <_printf_float+0x290>
 8004202:	6823      	ldr	r3, [r4, #0]
 8004204:	07d9      	lsls	r1, r3, #31
 8004206:	d5d8      	bpl.n	80041ba <_printf_float+0x242>
 8004208:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800420c:	4631      	mov	r1, r6
 800420e:	4628      	mov	r0, r5
 8004210:	47b8      	blx	r7
 8004212:	3001      	adds	r0, #1
 8004214:	f43f af0b 	beq.w	800402e <_printf_float+0xb6>
 8004218:	f04f 0900 	mov.w	r9, #0
 800421c:	f104 0a1a 	add.w	sl, r4, #26
 8004220:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004222:	425b      	negs	r3, r3
 8004224:	454b      	cmp	r3, r9
 8004226:	dc01      	bgt.n	800422c <_printf_float+0x2b4>
 8004228:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800422a:	e794      	b.n	8004156 <_printf_float+0x1de>
 800422c:	2301      	movs	r3, #1
 800422e:	4652      	mov	r2, sl
 8004230:	4631      	mov	r1, r6
 8004232:	4628      	mov	r0, r5
 8004234:	47b8      	blx	r7
 8004236:	3001      	adds	r0, #1
 8004238:	f43f aef9 	beq.w	800402e <_printf_float+0xb6>
 800423c:	f109 0901 	add.w	r9, r9, #1
 8004240:	e7ee      	b.n	8004220 <_printf_float+0x2a8>
 8004242:	bf00      	nop
 8004244:	7fefffff 	.word	0x7fefffff
 8004248:	08006c90 	.word	0x08006c90
 800424c:	08006c94 	.word	0x08006c94
 8004250:	08006c9c 	.word	0x08006c9c
 8004254:	08006c98 	.word	0x08006c98
 8004258:	08006ca0 	.word	0x08006ca0
 800425c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800425e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004260:	429a      	cmp	r2, r3
 8004262:	bfa8      	it	ge
 8004264:	461a      	movge	r2, r3
 8004266:	2a00      	cmp	r2, #0
 8004268:	4691      	mov	r9, r2
 800426a:	dc37      	bgt.n	80042dc <_printf_float+0x364>
 800426c:	f04f 0b00 	mov.w	fp, #0
 8004270:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004274:	f104 021a 	add.w	r2, r4, #26
 8004278:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800427c:	ebaa 0309 	sub.w	r3, sl, r9
 8004280:	455b      	cmp	r3, fp
 8004282:	dc33      	bgt.n	80042ec <_printf_float+0x374>
 8004284:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004288:	429a      	cmp	r2, r3
 800428a:	db3b      	blt.n	8004304 <_printf_float+0x38c>
 800428c:	6823      	ldr	r3, [r4, #0]
 800428e:	07da      	lsls	r2, r3, #31
 8004290:	d438      	bmi.n	8004304 <_printf_float+0x38c>
 8004292:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004294:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004296:	eba3 020a 	sub.w	r2, r3, sl
 800429a:	eba3 0901 	sub.w	r9, r3, r1
 800429e:	4591      	cmp	r9, r2
 80042a0:	bfa8      	it	ge
 80042a2:	4691      	movge	r9, r2
 80042a4:	f1b9 0f00 	cmp.w	r9, #0
 80042a8:	dc34      	bgt.n	8004314 <_printf_float+0x39c>
 80042aa:	f04f 0800 	mov.w	r8, #0
 80042ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80042b2:	f104 0a1a 	add.w	sl, r4, #26
 80042b6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80042ba:	1a9b      	subs	r3, r3, r2
 80042bc:	eba3 0309 	sub.w	r3, r3, r9
 80042c0:	4543      	cmp	r3, r8
 80042c2:	f77f af7a 	ble.w	80041ba <_printf_float+0x242>
 80042c6:	2301      	movs	r3, #1
 80042c8:	4652      	mov	r2, sl
 80042ca:	4631      	mov	r1, r6
 80042cc:	4628      	mov	r0, r5
 80042ce:	47b8      	blx	r7
 80042d0:	3001      	adds	r0, #1
 80042d2:	f43f aeac 	beq.w	800402e <_printf_float+0xb6>
 80042d6:	f108 0801 	add.w	r8, r8, #1
 80042da:	e7ec      	b.n	80042b6 <_printf_float+0x33e>
 80042dc:	4613      	mov	r3, r2
 80042de:	4631      	mov	r1, r6
 80042e0:	4642      	mov	r2, r8
 80042e2:	4628      	mov	r0, r5
 80042e4:	47b8      	blx	r7
 80042e6:	3001      	adds	r0, #1
 80042e8:	d1c0      	bne.n	800426c <_printf_float+0x2f4>
 80042ea:	e6a0      	b.n	800402e <_printf_float+0xb6>
 80042ec:	2301      	movs	r3, #1
 80042ee:	4631      	mov	r1, r6
 80042f0:	4628      	mov	r0, r5
 80042f2:	920b      	str	r2, [sp, #44]	; 0x2c
 80042f4:	47b8      	blx	r7
 80042f6:	3001      	adds	r0, #1
 80042f8:	f43f ae99 	beq.w	800402e <_printf_float+0xb6>
 80042fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80042fe:	f10b 0b01 	add.w	fp, fp, #1
 8004302:	e7b9      	b.n	8004278 <_printf_float+0x300>
 8004304:	4631      	mov	r1, r6
 8004306:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800430a:	4628      	mov	r0, r5
 800430c:	47b8      	blx	r7
 800430e:	3001      	adds	r0, #1
 8004310:	d1bf      	bne.n	8004292 <_printf_float+0x31a>
 8004312:	e68c      	b.n	800402e <_printf_float+0xb6>
 8004314:	464b      	mov	r3, r9
 8004316:	4631      	mov	r1, r6
 8004318:	4628      	mov	r0, r5
 800431a:	eb08 020a 	add.w	r2, r8, sl
 800431e:	47b8      	blx	r7
 8004320:	3001      	adds	r0, #1
 8004322:	d1c2      	bne.n	80042aa <_printf_float+0x332>
 8004324:	e683      	b.n	800402e <_printf_float+0xb6>
 8004326:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004328:	2a01      	cmp	r2, #1
 800432a:	dc01      	bgt.n	8004330 <_printf_float+0x3b8>
 800432c:	07db      	lsls	r3, r3, #31
 800432e:	d537      	bpl.n	80043a0 <_printf_float+0x428>
 8004330:	2301      	movs	r3, #1
 8004332:	4642      	mov	r2, r8
 8004334:	4631      	mov	r1, r6
 8004336:	4628      	mov	r0, r5
 8004338:	47b8      	blx	r7
 800433a:	3001      	adds	r0, #1
 800433c:	f43f ae77 	beq.w	800402e <_printf_float+0xb6>
 8004340:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004344:	4631      	mov	r1, r6
 8004346:	4628      	mov	r0, r5
 8004348:	47b8      	blx	r7
 800434a:	3001      	adds	r0, #1
 800434c:	f43f ae6f 	beq.w	800402e <_printf_float+0xb6>
 8004350:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004354:	2200      	movs	r2, #0
 8004356:	2300      	movs	r3, #0
 8004358:	f7fc fb3e 	bl	80009d8 <__aeabi_dcmpeq>
 800435c:	b9d8      	cbnz	r0, 8004396 <_printf_float+0x41e>
 800435e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004360:	f108 0201 	add.w	r2, r8, #1
 8004364:	3b01      	subs	r3, #1
 8004366:	4631      	mov	r1, r6
 8004368:	4628      	mov	r0, r5
 800436a:	47b8      	blx	r7
 800436c:	3001      	adds	r0, #1
 800436e:	d10e      	bne.n	800438e <_printf_float+0x416>
 8004370:	e65d      	b.n	800402e <_printf_float+0xb6>
 8004372:	2301      	movs	r3, #1
 8004374:	464a      	mov	r2, r9
 8004376:	4631      	mov	r1, r6
 8004378:	4628      	mov	r0, r5
 800437a:	47b8      	blx	r7
 800437c:	3001      	adds	r0, #1
 800437e:	f43f ae56 	beq.w	800402e <_printf_float+0xb6>
 8004382:	f108 0801 	add.w	r8, r8, #1
 8004386:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004388:	3b01      	subs	r3, #1
 800438a:	4543      	cmp	r3, r8
 800438c:	dcf1      	bgt.n	8004372 <_printf_float+0x3fa>
 800438e:	4653      	mov	r3, sl
 8004390:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004394:	e6e0      	b.n	8004158 <_printf_float+0x1e0>
 8004396:	f04f 0800 	mov.w	r8, #0
 800439a:	f104 091a 	add.w	r9, r4, #26
 800439e:	e7f2      	b.n	8004386 <_printf_float+0x40e>
 80043a0:	2301      	movs	r3, #1
 80043a2:	4642      	mov	r2, r8
 80043a4:	e7df      	b.n	8004366 <_printf_float+0x3ee>
 80043a6:	2301      	movs	r3, #1
 80043a8:	464a      	mov	r2, r9
 80043aa:	4631      	mov	r1, r6
 80043ac:	4628      	mov	r0, r5
 80043ae:	47b8      	blx	r7
 80043b0:	3001      	adds	r0, #1
 80043b2:	f43f ae3c 	beq.w	800402e <_printf_float+0xb6>
 80043b6:	f108 0801 	add.w	r8, r8, #1
 80043ba:	68e3      	ldr	r3, [r4, #12]
 80043bc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80043be:	1a5b      	subs	r3, r3, r1
 80043c0:	4543      	cmp	r3, r8
 80043c2:	dcf0      	bgt.n	80043a6 <_printf_float+0x42e>
 80043c4:	e6fd      	b.n	80041c2 <_printf_float+0x24a>
 80043c6:	f04f 0800 	mov.w	r8, #0
 80043ca:	f104 0919 	add.w	r9, r4, #25
 80043ce:	e7f4      	b.n	80043ba <_printf_float+0x442>

080043d0 <_printf_common>:
 80043d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043d4:	4616      	mov	r6, r2
 80043d6:	4699      	mov	r9, r3
 80043d8:	688a      	ldr	r2, [r1, #8]
 80043da:	690b      	ldr	r3, [r1, #16]
 80043dc:	4607      	mov	r7, r0
 80043de:	4293      	cmp	r3, r2
 80043e0:	bfb8      	it	lt
 80043e2:	4613      	movlt	r3, r2
 80043e4:	6033      	str	r3, [r6, #0]
 80043e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80043ea:	460c      	mov	r4, r1
 80043ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80043f0:	b10a      	cbz	r2, 80043f6 <_printf_common+0x26>
 80043f2:	3301      	adds	r3, #1
 80043f4:	6033      	str	r3, [r6, #0]
 80043f6:	6823      	ldr	r3, [r4, #0]
 80043f8:	0699      	lsls	r1, r3, #26
 80043fa:	bf42      	ittt	mi
 80043fc:	6833      	ldrmi	r3, [r6, #0]
 80043fe:	3302      	addmi	r3, #2
 8004400:	6033      	strmi	r3, [r6, #0]
 8004402:	6825      	ldr	r5, [r4, #0]
 8004404:	f015 0506 	ands.w	r5, r5, #6
 8004408:	d106      	bne.n	8004418 <_printf_common+0x48>
 800440a:	f104 0a19 	add.w	sl, r4, #25
 800440e:	68e3      	ldr	r3, [r4, #12]
 8004410:	6832      	ldr	r2, [r6, #0]
 8004412:	1a9b      	subs	r3, r3, r2
 8004414:	42ab      	cmp	r3, r5
 8004416:	dc28      	bgt.n	800446a <_printf_common+0x9a>
 8004418:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800441c:	1e13      	subs	r3, r2, #0
 800441e:	6822      	ldr	r2, [r4, #0]
 8004420:	bf18      	it	ne
 8004422:	2301      	movne	r3, #1
 8004424:	0692      	lsls	r2, r2, #26
 8004426:	d42d      	bmi.n	8004484 <_printf_common+0xb4>
 8004428:	4649      	mov	r1, r9
 800442a:	4638      	mov	r0, r7
 800442c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004430:	47c0      	blx	r8
 8004432:	3001      	adds	r0, #1
 8004434:	d020      	beq.n	8004478 <_printf_common+0xa8>
 8004436:	6823      	ldr	r3, [r4, #0]
 8004438:	68e5      	ldr	r5, [r4, #12]
 800443a:	f003 0306 	and.w	r3, r3, #6
 800443e:	2b04      	cmp	r3, #4
 8004440:	bf18      	it	ne
 8004442:	2500      	movne	r5, #0
 8004444:	6832      	ldr	r2, [r6, #0]
 8004446:	f04f 0600 	mov.w	r6, #0
 800444a:	68a3      	ldr	r3, [r4, #8]
 800444c:	bf08      	it	eq
 800444e:	1aad      	subeq	r5, r5, r2
 8004450:	6922      	ldr	r2, [r4, #16]
 8004452:	bf08      	it	eq
 8004454:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004458:	4293      	cmp	r3, r2
 800445a:	bfc4      	itt	gt
 800445c:	1a9b      	subgt	r3, r3, r2
 800445e:	18ed      	addgt	r5, r5, r3
 8004460:	341a      	adds	r4, #26
 8004462:	42b5      	cmp	r5, r6
 8004464:	d11a      	bne.n	800449c <_printf_common+0xcc>
 8004466:	2000      	movs	r0, #0
 8004468:	e008      	b.n	800447c <_printf_common+0xac>
 800446a:	2301      	movs	r3, #1
 800446c:	4652      	mov	r2, sl
 800446e:	4649      	mov	r1, r9
 8004470:	4638      	mov	r0, r7
 8004472:	47c0      	blx	r8
 8004474:	3001      	adds	r0, #1
 8004476:	d103      	bne.n	8004480 <_printf_common+0xb0>
 8004478:	f04f 30ff 	mov.w	r0, #4294967295
 800447c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004480:	3501      	adds	r5, #1
 8004482:	e7c4      	b.n	800440e <_printf_common+0x3e>
 8004484:	2030      	movs	r0, #48	; 0x30
 8004486:	18e1      	adds	r1, r4, r3
 8004488:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800448c:	1c5a      	adds	r2, r3, #1
 800448e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004492:	4422      	add	r2, r4
 8004494:	3302      	adds	r3, #2
 8004496:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800449a:	e7c5      	b.n	8004428 <_printf_common+0x58>
 800449c:	2301      	movs	r3, #1
 800449e:	4622      	mov	r2, r4
 80044a0:	4649      	mov	r1, r9
 80044a2:	4638      	mov	r0, r7
 80044a4:	47c0      	blx	r8
 80044a6:	3001      	adds	r0, #1
 80044a8:	d0e6      	beq.n	8004478 <_printf_common+0xa8>
 80044aa:	3601      	adds	r6, #1
 80044ac:	e7d9      	b.n	8004462 <_printf_common+0x92>
	...

080044b0 <_printf_i>:
 80044b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044b4:	7e0f      	ldrb	r7, [r1, #24]
 80044b6:	4691      	mov	r9, r2
 80044b8:	2f78      	cmp	r7, #120	; 0x78
 80044ba:	4680      	mov	r8, r0
 80044bc:	460c      	mov	r4, r1
 80044be:	469a      	mov	sl, r3
 80044c0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80044c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80044c6:	d807      	bhi.n	80044d8 <_printf_i+0x28>
 80044c8:	2f62      	cmp	r7, #98	; 0x62
 80044ca:	d80a      	bhi.n	80044e2 <_printf_i+0x32>
 80044cc:	2f00      	cmp	r7, #0
 80044ce:	f000 80d9 	beq.w	8004684 <_printf_i+0x1d4>
 80044d2:	2f58      	cmp	r7, #88	; 0x58
 80044d4:	f000 80a4 	beq.w	8004620 <_printf_i+0x170>
 80044d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80044e0:	e03a      	b.n	8004558 <_printf_i+0xa8>
 80044e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80044e6:	2b15      	cmp	r3, #21
 80044e8:	d8f6      	bhi.n	80044d8 <_printf_i+0x28>
 80044ea:	a101      	add	r1, pc, #4	; (adr r1, 80044f0 <_printf_i+0x40>)
 80044ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044f0:	08004549 	.word	0x08004549
 80044f4:	0800455d 	.word	0x0800455d
 80044f8:	080044d9 	.word	0x080044d9
 80044fc:	080044d9 	.word	0x080044d9
 8004500:	080044d9 	.word	0x080044d9
 8004504:	080044d9 	.word	0x080044d9
 8004508:	0800455d 	.word	0x0800455d
 800450c:	080044d9 	.word	0x080044d9
 8004510:	080044d9 	.word	0x080044d9
 8004514:	080044d9 	.word	0x080044d9
 8004518:	080044d9 	.word	0x080044d9
 800451c:	0800466b 	.word	0x0800466b
 8004520:	0800458d 	.word	0x0800458d
 8004524:	0800464d 	.word	0x0800464d
 8004528:	080044d9 	.word	0x080044d9
 800452c:	080044d9 	.word	0x080044d9
 8004530:	0800468d 	.word	0x0800468d
 8004534:	080044d9 	.word	0x080044d9
 8004538:	0800458d 	.word	0x0800458d
 800453c:	080044d9 	.word	0x080044d9
 8004540:	080044d9 	.word	0x080044d9
 8004544:	08004655 	.word	0x08004655
 8004548:	682b      	ldr	r3, [r5, #0]
 800454a:	1d1a      	adds	r2, r3, #4
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	602a      	str	r2, [r5, #0]
 8004550:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004554:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004558:	2301      	movs	r3, #1
 800455a:	e0a4      	b.n	80046a6 <_printf_i+0x1f6>
 800455c:	6820      	ldr	r0, [r4, #0]
 800455e:	6829      	ldr	r1, [r5, #0]
 8004560:	0606      	lsls	r6, r0, #24
 8004562:	f101 0304 	add.w	r3, r1, #4
 8004566:	d50a      	bpl.n	800457e <_printf_i+0xce>
 8004568:	680e      	ldr	r6, [r1, #0]
 800456a:	602b      	str	r3, [r5, #0]
 800456c:	2e00      	cmp	r6, #0
 800456e:	da03      	bge.n	8004578 <_printf_i+0xc8>
 8004570:	232d      	movs	r3, #45	; 0x2d
 8004572:	4276      	negs	r6, r6
 8004574:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004578:	230a      	movs	r3, #10
 800457a:	485e      	ldr	r0, [pc, #376]	; (80046f4 <_printf_i+0x244>)
 800457c:	e019      	b.n	80045b2 <_printf_i+0x102>
 800457e:	680e      	ldr	r6, [r1, #0]
 8004580:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004584:	602b      	str	r3, [r5, #0]
 8004586:	bf18      	it	ne
 8004588:	b236      	sxthne	r6, r6
 800458a:	e7ef      	b.n	800456c <_printf_i+0xbc>
 800458c:	682b      	ldr	r3, [r5, #0]
 800458e:	6820      	ldr	r0, [r4, #0]
 8004590:	1d19      	adds	r1, r3, #4
 8004592:	6029      	str	r1, [r5, #0]
 8004594:	0601      	lsls	r1, r0, #24
 8004596:	d501      	bpl.n	800459c <_printf_i+0xec>
 8004598:	681e      	ldr	r6, [r3, #0]
 800459a:	e002      	b.n	80045a2 <_printf_i+0xf2>
 800459c:	0646      	lsls	r6, r0, #25
 800459e:	d5fb      	bpl.n	8004598 <_printf_i+0xe8>
 80045a0:	881e      	ldrh	r6, [r3, #0]
 80045a2:	2f6f      	cmp	r7, #111	; 0x6f
 80045a4:	bf0c      	ite	eq
 80045a6:	2308      	moveq	r3, #8
 80045a8:	230a      	movne	r3, #10
 80045aa:	4852      	ldr	r0, [pc, #328]	; (80046f4 <_printf_i+0x244>)
 80045ac:	2100      	movs	r1, #0
 80045ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045b2:	6865      	ldr	r5, [r4, #4]
 80045b4:	2d00      	cmp	r5, #0
 80045b6:	bfa8      	it	ge
 80045b8:	6821      	ldrge	r1, [r4, #0]
 80045ba:	60a5      	str	r5, [r4, #8]
 80045bc:	bfa4      	itt	ge
 80045be:	f021 0104 	bicge.w	r1, r1, #4
 80045c2:	6021      	strge	r1, [r4, #0]
 80045c4:	b90e      	cbnz	r6, 80045ca <_printf_i+0x11a>
 80045c6:	2d00      	cmp	r5, #0
 80045c8:	d04d      	beq.n	8004666 <_printf_i+0x1b6>
 80045ca:	4615      	mov	r5, r2
 80045cc:	fbb6 f1f3 	udiv	r1, r6, r3
 80045d0:	fb03 6711 	mls	r7, r3, r1, r6
 80045d4:	5dc7      	ldrb	r7, [r0, r7]
 80045d6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80045da:	4637      	mov	r7, r6
 80045dc:	42bb      	cmp	r3, r7
 80045de:	460e      	mov	r6, r1
 80045e0:	d9f4      	bls.n	80045cc <_printf_i+0x11c>
 80045e2:	2b08      	cmp	r3, #8
 80045e4:	d10b      	bne.n	80045fe <_printf_i+0x14e>
 80045e6:	6823      	ldr	r3, [r4, #0]
 80045e8:	07de      	lsls	r6, r3, #31
 80045ea:	d508      	bpl.n	80045fe <_printf_i+0x14e>
 80045ec:	6923      	ldr	r3, [r4, #16]
 80045ee:	6861      	ldr	r1, [r4, #4]
 80045f0:	4299      	cmp	r1, r3
 80045f2:	bfde      	ittt	le
 80045f4:	2330      	movle	r3, #48	; 0x30
 80045f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80045fa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80045fe:	1b52      	subs	r2, r2, r5
 8004600:	6122      	str	r2, [r4, #16]
 8004602:	464b      	mov	r3, r9
 8004604:	4621      	mov	r1, r4
 8004606:	4640      	mov	r0, r8
 8004608:	f8cd a000 	str.w	sl, [sp]
 800460c:	aa03      	add	r2, sp, #12
 800460e:	f7ff fedf 	bl	80043d0 <_printf_common>
 8004612:	3001      	adds	r0, #1
 8004614:	d14c      	bne.n	80046b0 <_printf_i+0x200>
 8004616:	f04f 30ff 	mov.w	r0, #4294967295
 800461a:	b004      	add	sp, #16
 800461c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004620:	4834      	ldr	r0, [pc, #208]	; (80046f4 <_printf_i+0x244>)
 8004622:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004626:	6829      	ldr	r1, [r5, #0]
 8004628:	6823      	ldr	r3, [r4, #0]
 800462a:	f851 6b04 	ldr.w	r6, [r1], #4
 800462e:	6029      	str	r1, [r5, #0]
 8004630:	061d      	lsls	r5, r3, #24
 8004632:	d514      	bpl.n	800465e <_printf_i+0x1ae>
 8004634:	07df      	lsls	r7, r3, #31
 8004636:	bf44      	itt	mi
 8004638:	f043 0320 	orrmi.w	r3, r3, #32
 800463c:	6023      	strmi	r3, [r4, #0]
 800463e:	b91e      	cbnz	r6, 8004648 <_printf_i+0x198>
 8004640:	6823      	ldr	r3, [r4, #0]
 8004642:	f023 0320 	bic.w	r3, r3, #32
 8004646:	6023      	str	r3, [r4, #0]
 8004648:	2310      	movs	r3, #16
 800464a:	e7af      	b.n	80045ac <_printf_i+0xfc>
 800464c:	6823      	ldr	r3, [r4, #0]
 800464e:	f043 0320 	orr.w	r3, r3, #32
 8004652:	6023      	str	r3, [r4, #0]
 8004654:	2378      	movs	r3, #120	; 0x78
 8004656:	4828      	ldr	r0, [pc, #160]	; (80046f8 <_printf_i+0x248>)
 8004658:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800465c:	e7e3      	b.n	8004626 <_printf_i+0x176>
 800465e:	0659      	lsls	r1, r3, #25
 8004660:	bf48      	it	mi
 8004662:	b2b6      	uxthmi	r6, r6
 8004664:	e7e6      	b.n	8004634 <_printf_i+0x184>
 8004666:	4615      	mov	r5, r2
 8004668:	e7bb      	b.n	80045e2 <_printf_i+0x132>
 800466a:	682b      	ldr	r3, [r5, #0]
 800466c:	6826      	ldr	r6, [r4, #0]
 800466e:	1d18      	adds	r0, r3, #4
 8004670:	6961      	ldr	r1, [r4, #20]
 8004672:	6028      	str	r0, [r5, #0]
 8004674:	0635      	lsls	r5, r6, #24
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	d501      	bpl.n	800467e <_printf_i+0x1ce>
 800467a:	6019      	str	r1, [r3, #0]
 800467c:	e002      	b.n	8004684 <_printf_i+0x1d4>
 800467e:	0670      	lsls	r0, r6, #25
 8004680:	d5fb      	bpl.n	800467a <_printf_i+0x1ca>
 8004682:	8019      	strh	r1, [r3, #0]
 8004684:	2300      	movs	r3, #0
 8004686:	4615      	mov	r5, r2
 8004688:	6123      	str	r3, [r4, #16]
 800468a:	e7ba      	b.n	8004602 <_printf_i+0x152>
 800468c:	682b      	ldr	r3, [r5, #0]
 800468e:	2100      	movs	r1, #0
 8004690:	1d1a      	adds	r2, r3, #4
 8004692:	602a      	str	r2, [r5, #0]
 8004694:	681d      	ldr	r5, [r3, #0]
 8004696:	6862      	ldr	r2, [r4, #4]
 8004698:	4628      	mov	r0, r5
 800469a:	f000 feeb 	bl	8005474 <memchr>
 800469e:	b108      	cbz	r0, 80046a4 <_printf_i+0x1f4>
 80046a0:	1b40      	subs	r0, r0, r5
 80046a2:	6060      	str	r0, [r4, #4]
 80046a4:	6863      	ldr	r3, [r4, #4]
 80046a6:	6123      	str	r3, [r4, #16]
 80046a8:	2300      	movs	r3, #0
 80046aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046ae:	e7a8      	b.n	8004602 <_printf_i+0x152>
 80046b0:	462a      	mov	r2, r5
 80046b2:	4649      	mov	r1, r9
 80046b4:	4640      	mov	r0, r8
 80046b6:	6923      	ldr	r3, [r4, #16]
 80046b8:	47d0      	blx	sl
 80046ba:	3001      	adds	r0, #1
 80046bc:	d0ab      	beq.n	8004616 <_printf_i+0x166>
 80046be:	6823      	ldr	r3, [r4, #0]
 80046c0:	079b      	lsls	r3, r3, #30
 80046c2:	d413      	bmi.n	80046ec <_printf_i+0x23c>
 80046c4:	68e0      	ldr	r0, [r4, #12]
 80046c6:	9b03      	ldr	r3, [sp, #12]
 80046c8:	4298      	cmp	r0, r3
 80046ca:	bfb8      	it	lt
 80046cc:	4618      	movlt	r0, r3
 80046ce:	e7a4      	b.n	800461a <_printf_i+0x16a>
 80046d0:	2301      	movs	r3, #1
 80046d2:	4632      	mov	r2, r6
 80046d4:	4649      	mov	r1, r9
 80046d6:	4640      	mov	r0, r8
 80046d8:	47d0      	blx	sl
 80046da:	3001      	adds	r0, #1
 80046dc:	d09b      	beq.n	8004616 <_printf_i+0x166>
 80046de:	3501      	adds	r5, #1
 80046e0:	68e3      	ldr	r3, [r4, #12]
 80046e2:	9903      	ldr	r1, [sp, #12]
 80046e4:	1a5b      	subs	r3, r3, r1
 80046e6:	42ab      	cmp	r3, r5
 80046e8:	dcf2      	bgt.n	80046d0 <_printf_i+0x220>
 80046ea:	e7eb      	b.n	80046c4 <_printf_i+0x214>
 80046ec:	2500      	movs	r5, #0
 80046ee:	f104 0619 	add.w	r6, r4, #25
 80046f2:	e7f5      	b.n	80046e0 <_printf_i+0x230>
 80046f4:	08006ca2 	.word	0x08006ca2
 80046f8:	08006cb3 	.word	0x08006cb3

080046fc <sniprintf>:
 80046fc:	b40c      	push	{r2, r3}
 80046fe:	b530      	push	{r4, r5, lr}
 8004700:	4b17      	ldr	r3, [pc, #92]	; (8004760 <sniprintf+0x64>)
 8004702:	1e0c      	subs	r4, r1, #0
 8004704:	681d      	ldr	r5, [r3, #0]
 8004706:	b09d      	sub	sp, #116	; 0x74
 8004708:	da08      	bge.n	800471c <sniprintf+0x20>
 800470a:	238b      	movs	r3, #139	; 0x8b
 800470c:	f04f 30ff 	mov.w	r0, #4294967295
 8004710:	602b      	str	r3, [r5, #0]
 8004712:	b01d      	add	sp, #116	; 0x74
 8004714:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004718:	b002      	add	sp, #8
 800471a:	4770      	bx	lr
 800471c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004720:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004724:	bf0c      	ite	eq
 8004726:	4623      	moveq	r3, r4
 8004728:	f104 33ff 	addne.w	r3, r4, #4294967295
 800472c:	9304      	str	r3, [sp, #16]
 800472e:	9307      	str	r3, [sp, #28]
 8004730:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004734:	9002      	str	r0, [sp, #8]
 8004736:	9006      	str	r0, [sp, #24]
 8004738:	f8ad 3016 	strh.w	r3, [sp, #22]
 800473c:	4628      	mov	r0, r5
 800473e:	ab21      	add	r3, sp, #132	; 0x84
 8004740:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004742:	a902      	add	r1, sp, #8
 8004744:	9301      	str	r3, [sp, #4]
 8004746:	f001 fb7f 	bl	8005e48 <_svfiprintf_r>
 800474a:	1c43      	adds	r3, r0, #1
 800474c:	bfbc      	itt	lt
 800474e:	238b      	movlt	r3, #139	; 0x8b
 8004750:	602b      	strlt	r3, [r5, #0]
 8004752:	2c00      	cmp	r4, #0
 8004754:	d0dd      	beq.n	8004712 <sniprintf+0x16>
 8004756:	2200      	movs	r2, #0
 8004758:	9b02      	ldr	r3, [sp, #8]
 800475a:	701a      	strb	r2, [r3, #0]
 800475c:	e7d9      	b.n	8004712 <sniprintf+0x16>
 800475e:	bf00      	nop
 8004760:	20000020 	.word	0x20000020

08004764 <quorem>:
 8004764:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004768:	6903      	ldr	r3, [r0, #16]
 800476a:	690c      	ldr	r4, [r1, #16]
 800476c:	4607      	mov	r7, r0
 800476e:	42a3      	cmp	r3, r4
 8004770:	f2c0 8082 	blt.w	8004878 <quorem+0x114>
 8004774:	3c01      	subs	r4, #1
 8004776:	f100 0514 	add.w	r5, r0, #20
 800477a:	f101 0814 	add.w	r8, r1, #20
 800477e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004782:	9301      	str	r3, [sp, #4]
 8004784:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004788:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800478c:	3301      	adds	r3, #1
 800478e:	429a      	cmp	r2, r3
 8004790:	fbb2 f6f3 	udiv	r6, r2, r3
 8004794:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004798:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800479c:	d331      	bcc.n	8004802 <quorem+0x9e>
 800479e:	f04f 0e00 	mov.w	lr, #0
 80047a2:	4640      	mov	r0, r8
 80047a4:	46ac      	mov	ip, r5
 80047a6:	46f2      	mov	sl, lr
 80047a8:	f850 2b04 	ldr.w	r2, [r0], #4
 80047ac:	b293      	uxth	r3, r2
 80047ae:	fb06 e303 	mla	r3, r6, r3, lr
 80047b2:	0c12      	lsrs	r2, r2, #16
 80047b4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	fb06 e202 	mla	r2, r6, r2, lr
 80047be:	ebaa 0303 	sub.w	r3, sl, r3
 80047c2:	f8dc a000 	ldr.w	sl, [ip]
 80047c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80047ca:	fa1f fa8a 	uxth.w	sl, sl
 80047ce:	4453      	add	r3, sl
 80047d0:	f8dc a000 	ldr.w	sl, [ip]
 80047d4:	b292      	uxth	r2, r2
 80047d6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80047da:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80047de:	b29b      	uxth	r3, r3
 80047e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047e4:	4581      	cmp	r9, r0
 80047e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80047ea:	f84c 3b04 	str.w	r3, [ip], #4
 80047ee:	d2db      	bcs.n	80047a8 <quorem+0x44>
 80047f0:	f855 300b 	ldr.w	r3, [r5, fp]
 80047f4:	b92b      	cbnz	r3, 8004802 <quorem+0x9e>
 80047f6:	9b01      	ldr	r3, [sp, #4]
 80047f8:	3b04      	subs	r3, #4
 80047fa:	429d      	cmp	r5, r3
 80047fc:	461a      	mov	r2, r3
 80047fe:	d32f      	bcc.n	8004860 <quorem+0xfc>
 8004800:	613c      	str	r4, [r7, #16]
 8004802:	4638      	mov	r0, r7
 8004804:	f001 f8d0 	bl	80059a8 <__mcmp>
 8004808:	2800      	cmp	r0, #0
 800480a:	db25      	blt.n	8004858 <quorem+0xf4>
 800480c:	4628      	mov	r0, r5
 800480e:	f04f 0c00 	mov.w	ip, #0
 8004812:	3601      	adds	r6, #1
 8004814:	f858 1b04 	ldr.w	r1, [r8], #4
 8004818:	f8d0 e000 	ldr.w	lr, [r0]
 800481c:	b28b      	uxth	r3, r1
 800481e:	ebac 0303 	sub.w	r3, ip, r3
 8004822:	fa1f f28e 	uxth.w	r2, lr
 8004826:	4413      	add	r3, r2
 8004828:	0c0a      	lsrs	r2, r1, #16
 800482a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800482e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004832:	b29b      	uxth	r3, r3
 8004834:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004838:	45c1      	cmp	r9, r8
 800483a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800483e:	f840 3b04 	str.w	r3, [r0], #4
 8004842:	d2e7      	bcs.n	8004814 <quorem+0xb0>
 8004844:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004848:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800484c:	b922      	cbnz	r2, 8004858 <quorem+0xf4>
 800484e:	3b04      	subs	r3, #4
 8004850:	429d      	cmp	r5, r3
 8004852:	461a      	mov	r2, r3
 8004854:	d30a      	bcc.n	800486c <quorem+0x108>
 8004856:	613c      	str	r4, [r7, #16]
 8004858:	4630      	mov	r0, r6
 800485a:	b003      	add	sp, #12
 800485c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004860:	6812      	ldr	r2, [r2, #0]
 8004862:	3b04      	subs	r3, #4
 8004864:	2a00      	cmp	r2, #0
 8004866:	d1cb      	bne.n	8004800 <quorem+0x9c>
 8004868:	3c01      	subs	r4, #1
 800486a:	e7c6      	b.n	80047fa <quorem+0x96>
 800486c:	6812      	ldr	r2, [r2, #0]
 800486e:	3b04      	subs	r3, #4
 8004870:	2a00      	cmp	r2, #0
 8004872:	d1f0      	bne.n	8004856 <quorem+0xf2>
 8004874:	3c01      	subs	r4, #1
 8004876:	e7eb      	b.n	8004850 <quorem+0xec>
 8004878:	2000      	movs	r0, #0
 800487a:	e7ee      	b.n	800485a <quorem+0xf6>
 800487c:	0000      	movs	r0, r0
	...

08004880 <_dtoa_r>:
 8004880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004884:	4616      	mov	r6, r2
 8004886:	461f      	mov	r7, r3
 8004888:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800488a:	b099      	sub	sp, #100	; 0x64
 800488c:	4605      	mov	r5, r0
 800488e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004892:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004896:	b974      	cbnz	r4, 80048b6 <_dtoa_r+0x36>
 8004898:	2010      	movs	r0, #16
 800489a:	f000 fde3 	bl	8005464 <malloc>
 800489e:	4602      	mov	r2, r0
 80048a0:	6268      	str	r0, [r5, #36]	; 0x24
 80048a2:	b920      	cbnz	r0, 80048ae <_dtoa_r+0x2e>
 80048a4:	21ea      	movs	r1, #234	; 0xea
 80048a6:	4ba8      	ldr	r3, [pc, #672]	; (8004b48 <_dtoa_r+0x2c8>)
 80048a8:	48a8      	ldr	r0, [pc, #672]	; (8004b4c <_dtoa_r+0x2cc>)
 80048aa:	f001 fbdd 	bl	8006068 <__assert_func>
 80048ae:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80048b2:	6004      	str	r4, [r0, #0]
 80048b4:	60c4      	str	r4, [r0, #12]
 80048b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80048b8:	6819      	ldr	r1, [r3, #0]
 80048ba:	b151      	cbz	r1, 80048d2 <_dtoa_r+0x52>
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	2301      	movs	r3, #1
 80048c0:	4093      	lsls	r3, r2
 80048c2:	604a      	str	r2, [r1, #4]
 80048c4:	608b      	str	r3, [r1, #8]
 80048c6:	4628      	mov	r0, r5
 80048c8:	f000 fe30 	bl	800552c <_Bfree>
 80048cc:	2200      	movs	r2, #0
 80048ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	1e3b      	subs	r3, r7, #0
 80048d4:	bfaf      	iteee	ge
 80048d6:	2300      	movge	r3, #0
 80048d8:	2201      	movlt	r2, #1
 80048da:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80048de:	9305      	strlt	r3, [sp, #20]
 80048e0:	bfa8      	it	ge
 80048e2:	f8c8 3000 	strge.w	r3, [r8]
 80048e6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80048ea:	4b99      	ldr	r3, [pc, #612]	; (8004b50 <_dtoa_r+0x2d0>)
 80048ec:	bfb8      	it	lt
 80048ee:	f8c8 2000 	strlt.w	r2, [r8]
 80048f2:	ea33 0309 	bics.w	r3, r3, r9
 80048f6:	d119      	bne.n	800492c <_dtoa_r+0xac>
 80048f8:	f242 730f 	movw	r3, #9999	; 0x270f
 80048fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80048fe:	6013      	str	r3, [r2, #0]
 8004900:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004904:	4333      	orrs	r3, r6
 8004906:	f000 857f 	beq.w	8005408 <_dtoa_r+0xb88>
 800490a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800490c:	b953      	cbnz	r3, 8004924 <_dtoa_r+0xa4>
 800490e:	4b91      	ldr	r3, [pc, #580]	; (8004b54 <_dtoa_r+0x2d4>)
 8004910:	e022      	b.n	8004958 <_dtoa_r+0xd8>
 8004912:	4b91      	ldr	r3, [pc, #580]	; (8004b58 <_dtoa_r+0x2d8>)
 8004914:	9303      	str	r3, [sp, #12]
 8004916:	3308      	adds	r3, #8
 8004918:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800491a:	6013      	str	r3, [r2, #0]
 800491c:	9803      	ldr	r0, [sp, #12]
 800491e:	b019      	add	sp, #100	; 0x64
 8004920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004924:	4b8b      	ldr	r3, [pc, #556]	; (8004b54 <_dtoa_r+0x2d4>)
 8004926:	9303      	str	r3, [sp, #12]
 8004928:	3303      	adds	r3, #3
 800492a:	e7f5      	b.n	8004918 <_dtoa_r+0x98>
 800492c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004930:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004934:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004938:	2200      	movs	r2, #0
 800493a:	2300      	movs	r3, #0
 800493c:	f7fc f84c 	bl	80009d8 <__aeabi_dcmpeq>
 8004940:	4680      	mov	r8, r0
 8004942:	b158      	cbz	r0, 800495c <_dtoa_r+0xdc>
 8004944:	2301      	movs	r3, #1
 8004946:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004948:	6013      	str	r3, [r2, #0]
 800494a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800494c:	2b00      	cmp	r3, #0
 800494e:	f000 8558 	beq.w	8005402 <_dtoa_r+0xb82>
 8004952:	4882      	ldr	r0, [pc, #520]	; (8004b5c <_dtoa_r+0x2dc>)
 8004954:	6018      	str	r0, [r3, #0]
 8004956:	1e43      	subs	r3, r0, #1
 8004958:	9303      	str	r3, [sp, #12]
 800495a:	e7df      	b.n	800491c <_dtoa_r+0x9c>
 800495c:	ab16      	add	r3, sp, #88	; 0x58
 800495e:	9301      	str	r3, [sp, #4]
 8004960:	ab17      	add	r3, sp, #92	; 0x5c
 8004962:	9300      	str	r3, [sp, #0]
 8004964:	4628      	mov	r0, r5
 8004966:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800496a:	f001 f8c5 	bl	8005af8 <__d2b>
 800496e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004972:	4683      	mov	fp, r0
 8004974:	2c00      	cmp	r4, #0
 8004976:	d07f      	beq.n	8004a78 <_dtoa_r+0x1f8>
 8004978:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800497c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800497e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004982:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004986:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800498a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800498e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004992:	2200      	movs	r2, #0
 8004994:	4b72      	ldr	r3, [pc, #456]	; (8004b60 <_dtoa_r+0x2e0>)
 8004996:	f7fb fbff 	bl	8000198 <__aeabi_dsub>
 800499a:	a365      	add	r3, pc, #404	; (adr r3, 8004b30 <_dtoa_r+0x2b0>)
 800499c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a0:	f7fb fdb2 	bl	8000508 <__aeabi_dmul>
 80049a4:	a364      	add	r3, pc, #400	; (adr r3, 8004b38 <_dtoa_r+0x2b8>)
 80049a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049aa:	f7fb fbf7 	bl	800019c <__adddf3>
 80049ae:	4606      	mov	r6, r0
 80049b0:	4620      	mov	r0, r4
 80049b2:	460f      	mov	r7, r1
 80049b4:	f7fb fd3e 	bl	8000434 <__aeabi_i2d>
 80049b8:	a361      	add	r3, pc, #388	; (adr r3, 8004b40 <_dtoa_r+0x2c0>)
 80049ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049be:	f7fb fda3 	bl	8000508 <__aeabi_dmul>
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	4630      	mov	r0, r6
 80049c8:	4639      	mov	r1, r7
 80049ca:	f7fb fbe7 	bl	800019c <__adddf3>
 80049ce:	4606      	mov	r6, r0
 80049d0:	460f      	mov	r7, r1
 80049d2:	f7fc f849 	bl	8000a68 <__aeabi_d2iz>
 80049d6:	2200      	movs	r2, #0
 80049d8:	4682      	mov	sl, r0
 80049da:	2300      	movs	r3, #0
 80049dc:	4630      	mov	r0, r6
 80049de:	4639      	mov	r1, r7
 80049e0:	f7fc f804 	bl	80009ec <__aeabi_dcmplt>
 80049e4:	b148      	cbz	r0, 80049fa <_dtoa_r+0x17a>
 80049e6:	4650      	mov	r0, sl
 80049e8:	f7fb fd24 	bl	8000434 <__aeabi_i2d>
 80049ec:	4632      	mov	r2, r6
 80049ee:	463b      	mov	r3, r7
 80049f0:	f7fb fff2 	bl	80009d8 <__aeabi_dcmpeq>
 80049f4:	b908      	cbnz	r0, 80049fa <_dtoa_r+0x17a>
 80049f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80049fa:	f1ba 0f16 	cmp.w	sl, #22
 80049fe:	d858      	bhi.n	8004ab2 <_dtoa_r+0x232>
 8004a00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a04:	4b57      	ldr	r3, [pc, #348]	; (8004b64 <_dtoa_r+0x2e4>)
 8004a06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a0e:	f7fb ffed 	bl	80009ec <__aeabi_dcmplt>
 8004a12:	2800      	cmp	r0, #0
 8004a14:	d04f      	beq.n	8004ab6 <_dtoa_r+0x236>
 8004a16:	2300      	movs	r3, #0
 8004a18:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a1c:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a1e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004a20:	1b1c      	subs	r4, r3, r4
 8004a22:	1e63      	subs	r3, r4, #1
 8004a24:	9309      	str	r3, [sp, #36]	; 0x24
 8004a26:	bf49      	itett	mi
 8004a28:	f1c4 0301 	rsbmi	r3, r4, #1
 8004a2c:	2300      	movpl	r3, #0
 8004a2e:	9306      	strmi	r3, [sp, #24]
 8004a30:	2300      	movmi	r3, #0
 8004a32:	bf54      	ite	pl
 8004a34:	9306      	strpl	r3, [sp, #24]
 8004a36:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004a38:	f1ba 0f00 	cmp.w	sl, #0
 8004a3c:	db3d      	blt.n	8004aba <_dtoa_r+0x23a>
 8004a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a40:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004a44:	4453      	add	r3, sl
 8004a46:	9309      	str	r3, [sp, #36]	; 0x24
 8004a48:	2300      	movs	r3, #0
 8004a4a:	930a      	str	r3, [sp, #40]	; 0x28
 8004a4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a4e:	2b09      	cmp	r3, #9
 8004a50:	f200 808c 	bhi.w	8004b6c <_dtoa_r+0x2ec>
 8004a54:	2b05      	cmp	r3, #5
 8004a56:	bfc4      	itt	gt
 8004a58:	3b04      	subgt	r3, #4
 8004a5a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004a5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a5e:	bfc8      	it	gt
 8004a60:	2400      	movgt	r4, #0
 8004a62:	f1a3 0302 	sub.w	r3, r3, #2
 8004a66:	bfd8      	it	le
 8004a68:	2401      	movle	r4, #1
 8004a6a:	2b03      	cmp	r3, #3
 8004a6c:	f200 808a 	bhi.w	8004b84 <_dtoa_r+0x304>
 8004a70:	e8df f003 	tbb	[pc, r3]
 8004a74:	5b4d4f2d 	.word	0x5b4d4f2d
 8004a78:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004a7c:	441c      	add	r4, r3
 8004a7e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004a82:	2b20      	cmp	r3, #32
 8004a84:	bfc3      	ittte	gt
 8004a86:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004a8a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004a8e:	fa09 f303 	lslgt.w	r3, r9, r3
 8004a92:	f1c3 0320 	rsble	r3, r3, #32
 8004a96:	bfc6      	itte	gt
 8004a98:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004a9c:	4318      	orrgt	r0, r3
 8004a9e:	fa06 f003 	lslle.w	r0, r6, r3
 8004aa2:	f7fb fcb7 	bl	8000414 <__aeabi_ui2d>
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004aac:	3c01      	subs	r4, #1
 8004aae:	9313      	str	r3, [sp, #76]	; 0x4c
 8004ab0:	e76f      	b.n	8004992 <_dtoa_r+0x112>
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e7b2      	b.n	8004a1c <_dtoa_r+0x19c>
 8004ab6:	900f      	str	r0, [sp, #60]	; 0x3c
 8004ab8:	e7b1      	b.n	8004a1e <_dtoa_r+0x19e>
 8004aba:	9b06      	ldr	r3, [sp, #24]
 8004abc:	eba3 030a 	sub.w	r3, r3, sl
 8004ac0:	9306      	str	r3, [sp, #24]
 8004ac2:	f1ca 0300 	rsb	r3, sl, #0
 8004ac6:	930a      	str	r3, [sp, #40]	; 0x28
 8004ac8:	2300      	movs	r3, #0
 8004aca:	930e      	str	r3, [sp, #56]	; 0x38
 8004acc:	e7be      	b.n	8004a4c <_dtoa_r+0x1cc>
 8004ace:	2300      	movs	r3, #0
 8004ad0:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ad2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	dc58      	bgt.n	8004b8a <_dtoa_r+0x30a>
 8004ad8:	f04f 0901 	mov.w	r9, #1
 8004adc:	464b      	mov	r3, r9
 8004ade:	f8cd 9020 	str.w	r9, [sp, #32]
 8004ae2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004aea:	6042      	str	r2, [r0, #4]
 8004aec:	2204      	movs	r2, #4
 8004aee:	f102 0614 	add.w	r6, r2, #20
 8004af2:	429e      	cmp	r6, r3
 8004af4:	6841      	ldr	r1, [r0, #4]
 8004af6:	d94e      	bls.n	8004b96 <_dtoa_r+0x316>
 8004af8:	4628      	mov	r0, r5
 8004afa:	f000 fcd7 	bl	80054ac <_Balloc>
 8004afe:	9003      	str	r0, [sp, #12]
 8004b00:	2800      	cmp	r0, #0
 8004b02:	d14c      	bne.n	8004b9e <_dtoa_r+0x31e>
 8004b04:	4602      	mov	r2, r0
 8004b06:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004b0a:	4b17      	ldr	r3, [pc, #92]	; (8004b68 <_dtoa_r+0x2e8>)
 8004b0c:	e6cc      	b.n	80048a8 <_dtoa_r+0x28>
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e7de      	b.n	8004ad0 <_dtoa_r+0x250>
 8004b12:	2300      	movs	r3, #0
 8004b14:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b16:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b18:	eb0a 0903 	add.w	r9, sl, r3
 8004b1c:	f109 0301 	add.w	r3, r9, #1
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	9308      	str	r3, [sp, #32]
 8004b24:	bfb8      	it	lt
 8004b26:	2301      	movlt	r3, #1
 8004b28:	e7dd      	b.n	8004ae6 <_dtoa_r+0x266>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e7f2      	b.n	8004b14 <_dtoa_r+0x294>
 8004b2e:	bf00      	nop
 8004b30:	636f4361 	.word	0x636f4361
 8004b34:	3fd287a7 	.word	0x3fd287a7
 8004b38:	8b60c8b3 	.word	0x8b60c8b3
 8004b3c:	3fc68a28 	.word	0x3fc68a28
 8004b40:	509f79fb 	.word	0x509f79fb
 8004b44:	3fd34413 	.word	0x3fd34413
 8004b48:	08006cd1 	.word	0x08006cd1
 8004b4c:	08006ce8 	.word	0x08006ce8
 8004b50:	7ff00000 	.word	0x7ff00000
 8004b54:	08006ccd 	.word	0x08006ccd
 8004b58:	08006cc4 	.word	0x08006cc4
 8004b5c:	08006ca1 	.word	0x08006ca1
 8004b60:	3ff80000 	.word	0x3ff80000
 8004b64:	08006dd8 	.word	0x08006dd8
 8004b68:	08006d43 	.word	0x08006d43
 8004b6c:	2401      	movs	r4, #1
 8004b6e:	2300      	movs	r3, #0
 8004b70:	940b      	str	r4, [sp, #44]	; 0x2c
 8004b72:	9322      	str	r3, [sp, #136]	; 0x88
 8004b74:	f04f 39ff 	mov.w	r9, #4294967295
 8004b78:	2200      	movs	r2, #0
 8004b7a:	2312      	movs	r3, #18
 8004b7c:	f8cd 9020 	str.w	r9, [sp, #32]
 8004b80:	9223      	str	r2, [sp, #140]	; 0x8c
 8004b82:	e7b0      	b.n	8004ae6 <_dtoa_r+0x266>
 8004b84:	2301      	movs	r3, #1
 8004b86:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b88:	e7f4      	b.n	8004b74 <_dtoa_r+0x2f4>
 8004b8a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8004b8e:	464b      	mov	r3, r9
 8004b90:	f8cd 9020 	str.w	r9, [sp, #32]
 8004b94:	e7a7      	b.n	8004ae6 <_dtoa_r+0x266>
 8004b96:	3101      	adds	r1, #1
 8004b98:	6041      	str	r1, [r0, #4]
 8004b9a:	0052      	lsls	r2, r2, #1
 8004b9c:	e7a7      	b.n	8004aee <_dtoa_r+0x26e>
 8004b9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004ba0:	9a03      	ldr	r2, [sp, #12]
 8004ba2:	601a      	str	r2, [r3, #0]
 8004ba4:	9b08      	ldr	r3, [sp, #32]
 8004ba6:	2b0e      	cmp	r3, #14
 8004ba8:	f200 80a8 	bhi.w	8004cfc <_dtoa_r+0x47c>
 8004bac:	2c00      	cmp	r4, #0
 8004bae:	f000 80a5 	beq.w	8004cfc <_dtoa_r+0x47c>
 8004bb2:	f1ba 0f00 	cmp.w	sl, #0
 8004bb6:	dd34      	ble.n	8004c22 <_dtoa_r+0x3a2>
 8004bb8:	4a9a      	ldr	r2, [pc, #616]	; (8004e24 <_dtoa_r+0x5a4>)
 8004bba:	f00a 030f 	and.w	r3, sl, #15
 8004bbe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004bc2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004bc6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004bca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004bce:	ea4f 142a 	mov.w	r4, sl, asr #4
 8004bd2:	d016      	beq.n	8004c02 <_dtoa_r+0x382>
 8004bd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004bd8:	4b93      	ldr	r3, [pc, #588]	; (8004e28 <_dtoa_r+0x5a8>)
 8004bda:	2703      	movs	r7, #3
 8004bdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004be0:	f7fb fdbc 	bl	800075c <__aeabi_ddiv>
 8004be4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004be8:	f004 040f 	and.w	r4, r4, #15
 8004bec:	4e8e      	ldr	r6, [pc, #568]	; (8004e28 <_dtoa_r+0x5a8>)
 8004bee:	b954      	cbnz	r4, 8004c06 <_dtoa_r+0x386>
 8004bf0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004bf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bf8:	f7fb fdb0 	bl	800075c <__aeabi_ddiv>
 8004bfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c00:	e029      	b.n	8004c56 <_dtoa_r+0x3d6>
 8004c02:	2702      	movs	r7, #2
 8004c04:	e7f2      	b.n	8004bec <_dtoa_r+0x36c>
 8004c06:	07e1      	lsls	r1, r4, #31
 8004c08:	d508      	bpl.n	8004c1c <_dtoa_r+0x39c>
 8004c0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c0e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004c12:	f7fb fc79 	bl	8000508 <__aeabi_dmul>
 8004c16:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c1a:	3701      	adds	r7, #1
 8004c1c:	1064      	asrs	r4, r4, #1
 8004c1e:	3608      	adds	r6, #8
 8004c20:	e7e5      	b.n	8004bee <_dtoa_r+0x36e>
 8004c22:	f000 80a5 	beq.w	8004d70 <_dtoa_r+0x4f0>
 8004c26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c2a:	f1ca 0400 	rsb	r4, sl, #0
 8004c2e:	4b7d      	ldr	r3, [pc, #500]	; (8004e24 <_dtoa_r+0x5a4>)
 8004c30:	f004 020f 	and.w	r2, r4, #15
 8004c34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c3c:	f7fb fc64 	bl	8000508 <__aeabi_dmul>
 8004c40:	2702      	movs	r7, #2
 8004c42:	2300      	movs	r3, #0
 8004c44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c48:	4e77      	ldr	r6, [pc, #476]	; (8004e28 <_dtoa_r+0x5a8>)
 8004c4a:	1124      	asrs	r4, r4, #4
 8004c4c:	2c00      	cmp	r4, #0
 8004c4e:	f040 8084 	bne.w	8004d5a <_dtoa_r+0x4da>
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1d2      	bne.n	8004bfc <_dtoa_r+0x37c>
 8004c56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	f000 808b 	beq.w	8004d74 <_dtoa_r+0x4f4>
 8004c5e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004c62:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004c66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	4b6f      	ldr	r3, [pc, #444]	; (8004e2c <_dtoa_r+0x5ac>)
 8004c6e:	f7fb febd 	bl	80009ec <__aeabi_dcmplt>
 8004c72:	2800      	cmp	r0, #0
 8004c74:	d07e      	beq.n	8004d74 <_dtoa_r+0x4f4>
 8004c76:	9b08      	ldr	r3, [sp, #32]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d07b      	beq.n	8004d74 <_dtoa_r+0x4f4>
 8004c7c:	f1b9 0f00 	cmp.w	r9, #0
 8004c80:	dd38      	ble.n	8004cf4 <_dtoa_r+0x474>
 8004c82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c86:	2200      	movs	r2, #0
 8004c88:	4b69      	ldr	r3, [pc, #420]	; (8004e30 <_dtoa_r+0x5b0>)
 8004c8a:	f7fb fc3d 	bl	8000508 <__aeabi_dmul>
 8004c8e:	464c      	mov	r4, r9
 8004c90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c94:	f10a 38ff 	add.w	r8, sl, #4294967295
 8004c98:	3701      	adds	r7, #1
 8004c9a:	4638      	mov	r0, r7
 8004c9c:	f7fb fbca 	bl	8000434 <__aeabi_i2d>
 8004ca0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ca4:	f7fb fc30 	bl	8000508 <__aeabi_dmul>
 8004ca8:	2200      	movs	r2, #0
 8004caa:	4b62      	ldr	r3, [pc, #392]	; (8004e34 <_dtoa_r+0x5b4>)
 8004cac:	f7fb fa76 	bl	800019c <__adddf3>
 8004cb0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004cb4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004cb8:	9611      	str	r6, [sp, #68]	; 0x44
 8004cba:	2c00      	cmp	r4, #0
 8004cbc:	d15d      	bne.n	8004d7a <_dtoa_r+0x4fa>
 8004cbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	4b5c      	ldr	r3, [pc, #368]	; (8004e38 <_dtoa_r+0x5b8>)
 8004cc6:	f7fb fa67 	bl	8000198 <__aeabi_dsub>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	460b      	mov	r3, r1
 8004cce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004cd2:	4633      	mov	r3, r6
 8004cd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004cd6:	f7fb fea7 	bl	8000a28 <__aeabi_dcmpgt>
 8004cda:	2800      	cmp	r0, #0
 8004cdc:	f040 829c 	bne.w	8005218 <_dtoa_r+0x998>
 8004ce0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ce4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004ce6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004cea:	f7fb fe7f 	bl	80009ec <__aeabi_dcmplt>
 8004cee:	2800      	cmp	r0, #0
 8004cf0:	f040 8290 	bne.w	8005214 <_dtoa_r+0x994>
 8004cf4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004cf8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004cfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f2c0 8152 	blt.w	8004fa8 <_dtoa_r+0x728>
 8004d04:	f1ba 0f0e 	cmp.w	sl, #14
 8004d08:	f300 814e 	bgt.w	8004fa8 <_dtoa_r+0x728>
 8004d0c:	4b45      	ldr	r3, [pc, #276]	; (8004e24 <_dtoa_r+0x5a4>)
 8004d0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004d12:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004d16:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004d1a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f280 80db 	bge.w	8004ed8 <_dtoa_r+0x658>
 8004d22:	9b08      	ldr	r3, [sp, #32]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f300 80d7 	bgt.w	8004ed8 <_dtoa_r+0x658>
 8004d2a:	f040 8272 	bne.w	8005212 <_dtoa_r+0x992>
 8004d2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d32:	2200      	movs	r2, #0
 8004d34:	4b40      	ldr	r3, [pc, #256]	; (8004e38 <_dtoa_r+0x5b8>)
 8004d36:	f7fb fbe7 	bl	8000508 <__aeabi_dmul>
 8004d3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d3e:	f7fb fe69 	bl	8000a14 <__aeabi_dcmpge>
 8004d42:	9c08      	ldr	r4, [sp, #32]
 8004d44:	4626      	mov	r6, r4
 8004d46:	2800      	cmp	r0, #0
 8004d48:	f040 8248 	bne.w	80051dc <_dtoa_r+0x95c>
 8004d4c:	2331      	movs	r3, #49	; 0x31
 8004d4e:	9f03      	ldr	r7, [sp, #12]
 8004d50:	f10a 0a01 	add.w	sl, sl, #1
 8004d54:	f807 3b01 	strb.w	r3, [r7], #1
 8004d58:	e244      	b.n	80051e4 <_dtoa_r+0x964>
 8004d5a:	07e2      	lsls	r2, r4, #31
 8004d5c:	d505      	bpl.n	8004d6a <_dtoa_r+0x4ea>
 8004d5e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004d62:	f7fb fbd1 	bl	8000508 <__aeabi_dmul>
 8004d66:	2301      	movs	r3, #1
 8004d68:	3701      	adds	r7, #1
 8004d6a:	1064      	asrs	r4, r4, #1
 8004d6c:	3608      	adds	r6, #8
 8004d6e:	e76d      	b.n	8004c4c <_dtoa_r+0x3cc>
 8004d70:	2702      	movs	r7, #2
 8004d72:	e770      	b.n	8004c56 <_dtoa_r+0x3d6>
 8004d74:	46d0      	mov	r8, sl
 8004d76:	9c08      	ldr	r4, [sp, #32]
 8004d78:	e78f      	b.n	8004c9a <_dtoa_r+0x41a>
 8004d7a:	9903      	ldr	r1, [sp, #12]
 8004d7c:	4b29      	ldr	r3, [pc, #164]	; (8004e24 <_dtoa_r+0x5a4>)
 8004d7e:	4421      	add	r1, r4
 8004d80:	9112      	str	r1, [sp, #72]	; 0x48
 8004d82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004d88:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004d8c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004d90:	2900      	cmp	r1, #0
 8004d92:	d055      	beq.n	8004e40 <_dtoa_r+0x5c0>
 8004d94:	2000      	movs	r0, #0
 8004d96:	4929      	ldr	r1, [pc, #164]	; (8004e3c <_dtoa_r+0x5bc>)
 8004d98:	f7fb fce0 	bl	800075c <__aeabi_ddiv>
 8004d9c:	463b      	mov	r3, r7
 8004d9e:	4632      	mov	r2, r6
 8004da0:	f7fb f9fa 	bl	8000198 <__aeabi_dsub>
 8004da4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004da8:	9f03      	ldr	r7, [sp, #12]
 8004daa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004dae:	f7fb fe5b 	bl	8000a68 <__aeabi_d2iz>
 8004db2:	4604      	mov	r4, r0
 8004db4:	f7fb fb3e 	bl	8000434 <__aeabi_i2d>
 8004db8:	4602      	mov	r2, r0
 8004dba:	460b      	mov	r3, r1
 8004dbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004dc0:	f7fb f9ea 	bl	8000198 <__aeabi_dsub>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	3430      	adds	r4, #48	; 0x30
 8004dca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004dce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004dd2:	f807 4b01 	strb.w	r4, [r7], #1
 8004dd6:	f7fb fe09 	bl	80009ec <__aeabi_dcmplt>
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	d174      	bne.n	8004ec8 <_dtoa_r+0x648>
 8004dde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004de2:	2000      	movs	r0, #0
 8004de4:	4911      	ldr	r1, [pc, #68]	; (8004e2c <_dtoa_r+0x5ac>)
 8004de6:	f7fb f9d7 	bl	8000198 <__aeabi_dsub>
 8004dea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004dee:	f7fb fdfd 	bl	80009ec <__aeabi_dcmplt>
 8004df2:	2800      	cmp	r0, #0
 8004df4:	f040 80b7 	bne.w	8004f66 <_dtoa_r+0x6e6>
 8004df8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004dfa:	429f      	cmp	r7, r3
 8004dfc:	f43f af7a 	beq.w	8004cf4 <_dtoa_r+0x474>
 8004e00:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004e04:	2200      	movs	r2, #0
 8004e06:	4b0a      	ldr	r3, [pc, #40]	; (8004e30 <_dtoa_r+0x5b0>)
 8004e08:	f7fb fb7e 	bl	8000508 <__aeabi_dmul>
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e16:	4b06      	ldr	r3, [pc, #24]	; (8004e30 <_dtoa_r+0x5b0>)
 8004e18:	f7fb fb76 	bl	8000508 <__aeabi_dmul>
 8004e1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e20:	e7c3      	b.n	8004daa <_dtoa_r+0x52a>
 8004e22:	bf00      	nop
 8004e24:	08006dd8 	.word	0x08006dd8
 8004e28:	08006db0 	.word	0x08006db0
 8004e2c:	3ff00000 	.word	0x3ff00000
 8004e30:	40240000 	.word	0x40240000
 8004e34:	401c0000 	.word	0x401c0000
 8004e38:	40140000 	.word	0x40140000
 8004e3c:	3fe00000 	.word	0x3fe00000
 8004e40:	4630      	mov	r0, r6
 8004e42:	4639      	mov	r1, r7
 8004e44:	f7fb fb60 	bl	8000508 <__aeabi_dmul>
 8004e48:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e4a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e4e:	9c03      	ldr	r4, [sp, #12]
 8004e50:	9314      	str	r3, [sp, #80]	; 0x50
 8004e52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e56:	f7fb fe07 	bl	8000a68 <__aeabi_d2iz>
 8004e5a:	9015      	str	r0, [sp, #84]	; 0x54
 8004e5c:	f7fb faea 	bl	8000434 <__aeabi_i2d>
 8004e60:	4602      	mov	r2, r0
 8004e62:	460b      	mov	r3, r1
 8004e64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e68:	f7fb f996 	bl	8000198 <__aeabi_dsub>
 8004e6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004e6e:	4606      	mov	r6, r0
 8004e70:	3330      	adds	r3, #48	; 0x30
 8004e72:	f804 3b01 	strb.w	r3, [r4], #1
 8004e76:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e78:	460f      	mov	r7, r1
 8004e7a:	429c      	cmp	r4, r3
 8004e7c:	f04f 0200 	mov.w	r2, #0
 8004e80:	d124      	bne.n	8004ecc <_dtoa_r+0x64c>
 8004e82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004e86:	4bb0      	ldr	r3, [pc, #704]	; (8005148 <_dtoa_r+0x8c8>)
 8004e88:	f7fb f988 	bl	800019c <__adddf3>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	460b      	mov	r3, r1
 8004e90:	4630      	mov	r0, r6
 8004e92:	4639      	mov	r1, r7
 8004e94:	f7fb fdc8 	bl	8000a28 <__aeabi_dcmpgt>
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	d163      	bne.n	8004f64 <_dtoa_r+0x6e4>
 8004e9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004ea0:	2000      	movs	r0, #0
 8004ea2:	49a9      	ldr	r1, [pc, #676]	; (8005148 <_dtoa_r+0x8c8>)
 8004ea4:	f7fb f978 	bl	8000198 <__aeabi_dsub>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	460b      	mov	r3, r1
 8004eac:	4630      	mov	r0, r6
 8004eae:	4639      	mov	r1, r7
 8004eb0:	f7fb fd9c 	bl	80009ec <__aeabi_dcmplt>
 8004eb4:	2800      	cmp	r0, #0
 8004eb6:	f43f af1d 	beq.w	8004cf4 <_dtoa_r+0x474>
 8004eba:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004ebc:	1e7b      	subs	r3, r7, #1
 8004ebe:	9314      	str	r3, [sp, #80]	; 0x50
 8004ec0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004ec4:	2b30      	cmp	r3, #48	; 0x30
 8004ec6:	d0f8      	beq.n	8004eba <_dtoa_r+0x63a>
 8004ec8:	46c2      	mov	sl, r8
 8004eca:	e03b      	b.n	8004f44 <_dtoa_r+0x6c4>
 8004ecc:	4b9f      	ldr	r3, [pc, #636]	; (800514c <_dtoa_r+0x8cc>)
 8004ece:	f7fb fb1b 	bl	8000508 <__aeabi_dmul>
 8004ed2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ed6:	e7bc      	b.n	8004e52 <_dtoa_r+0x5d2>
 8004ed8:	9f03      	ldr	r7, [sp, #12]
 8004eda:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004ede:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ee2:	4640      	mov	r0, r8
 8004ee4:	4649      	mov	r1, r9
 8004ee6:	f7fb fc39 	bl	800075c <__aeabi_ddiv>
 8004eea:	f7fb fdbd 	bl	8000a68 <__aeabi_d2iz>
 8004eee:	4604      	mov	r4, r0
 8004ef0:	f7fb faa0 	bl	8000434 <__aeabi_i2d>
 8004ef4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ef8:	f7fb fb06 	bl	8000508 <__aeabi_dmul>
 8004efc:	4602      	mov	r2, r0
 8004efe:	460b      	mov	r3, r1
 8004f00:	4640      	mov	r0, r8
 8004f02:	4649      	mov	r1, r9
 8004f04:	f7fb f948 	bl	8000198 <__aeabi_dsub>
 8004f08:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004f0c:	f807 6b01 	strb.w	r6, [r7], #1
 8004f10:	9e03      	ldr	r6, [sp, #12]
 8004f12:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004f16:	1bbe      	subs	r6, r7, r6
 8004f18:	45b4      	cmp	ip, r6
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	d136      	bne.n	8004f8e <_dtoa_r+0x70e>
 8004f20:	f7fb f93c 	bl	800019c <__adddf3>
 8004f24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f28:	4680      	mov	r8, r0
 8004f2a:	4689      	mov	r9, r1
 8004f2c:	f7fb fd7c 	bl	8000a28 <__aeabi_dcmpgt>
 8004f30:	bb58      	cbnz	r0, 8004f8a <_dtoa_r+0x70a>
 8004f32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f36:	4640      	mov	r0, r8
 8004f38:	4649      	mov	r1, r9
 8004f3a:	f7fb fd4d 	bl	80009d8 <__aeabi_dcmpeq>
 8004f3e:	b108      	cbz	r0, 8004f44 <_dtoa_r+0x6c4>
 8004f40:	07e1      	lsls	r1, r4, #31
 8004f42:	d422      	bmi.n	8004f8a <_dtoa_r+0x70a>
 8004f44:	4628      	mov	r0, r5
 8004f46:	4659      	mov	r1, fp
 8004f48:	f000 faf0 	bl	800552c <_Bfree>
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	703b      	strb	r3, [r7, #0]
 8004f50:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004f52:	f10a 0001 	add.w	r0, sl, #1
 8004f56:	6018      	str	r0, [r3, #0]
 8004f58:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	f43f acde 	beq.w	800491c <_dtoa_r+0x9c>
 8004f60:	601f      	str	r7, [r3, #0]
 8004f62:	e4db      	b.n	800491c <_dtoa_r+0x9c>
 8004f64:	4627      	mov	r7, r4
 8004f66:	463b      	mov	r3, r7
 8004f68:	461f      	mov	r7, r3
 8004f6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f6e:	2a39      	cmp	r2, #57	; 0x39
 8004f70:	d107      	bne.n	8004f82 <_dtoa_r+0x702>
 8004f72:	9a03      	ldr	r2, [sp, #12]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d1f7      	bne.n	8004f68 <_dtoa_r+0x6e8>
 8004f78:	2230      	movs	r2, #48	; 0x30
 8004f7a:	9903      	ldr	r1, [sp, #12]
 8004f7c:	f108 0801 	add.w	r8, r8, #1
 8004f80:	700a      	strb	r2, [r1, #0]
 8004f82:	781a      	ldrb	r2, [r3, #0]
 8004f84:	3201      	adds	r2, #1
 8004f86:	701a      	strb	r2, [r3, #0]
 8004f88:	e79e      	b.n	8004ec8 <_dtoa_r+0x648>
 8004f8a:	46d0      	mov	r8, sl
 8004f8c:	e7eb      	b.n	8004f66 <_dtoa_r+0x6e6>
 8004f8e:	2200      	movs	r2, #0
 8004f90:	4b6e      	ldr	r3, [pc, #440]	; (800514c <_dtoa_r+0x8cc>)
 8004f92:	f7fb fab9 	bl	8000508 <__aeabi_dmul>
 8004f96:	2200      	movs	r2, #0
 8004f98:	2300      	movs	r3, #0
 8004f9a:	4680      	mov	r8, r0
 8004f9c:	4689      	mov	r9, r1
 8004f9e:	f7fb fd1b 	bl	80009d8 <__aeabi_dcmpeq>
 8004fa2:	2800      	cmp	r0, #0
 8004fa4:	d09b      	beq.n	8004ede <_dtoa_r+0x65e>
 8004fa6:	e7cd      	b.n	8004f44 <_dtoa_r+0x6c4>
 8004fa8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004faa:	2a00      	cmp	r2, #0
 8004fac:	f000 80d0 	beq.w	8005150 <_dtoa_r+0x8d0>
 8004fb0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004fb2:	2a01      	cmp	r2, #1
 8004fb4:	f300 80ae 	bgt.w	8005114 <_dtoa_r+0x894>
 8004fb8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004fba:	2a00      	cmp	r2, #0
 8004fbc:	f000 80a6 	beq.w	800510c <_dtoa_r+0x88c>
 8004fc0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004fc4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004fc6:	9f06      	ldr	r7, [sp, #24]
 8004fc8:	9a06      	ldr	r2, [sp, #24]
 8004fca:	2101      	movs	r1, #1
 8004fcc:	441a      	add	r2, r3
 8004fce:	9206      	str	r2, [sp, #24]
 8004fd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fd2:	4628      	mov	r0, r5
 8004fd4:	441a      	add	r2, r3
 8004fd6:	9209      	str	r2, [sp, #36]	; 0x24
 8004fd8:	f000 fb5e 	bl	8005698 <__i2b>
 8004fdc:	4606      	mov	r6, r0
 8004fde:	2f00      	cmp	r7, #0
 8004fe0:	dd0c      	ble.n	8004ffc <_dtoa_r+0x77c>
 8004fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	dd09      	ble.n	8004ffc <_dtoa_r+0x77c>
 8004fe8:	42bb      	cmp	r3, r7
 8004fea:	bfa8      	it	ge
 8004fec:	463b      	movge	r3, r7
 8004fee:	9a06      	ldr	r2, [sp, #24]
 8004ff0:	1aff      	subs	r7, r7, r3
 8004ff2:	1ad2      	subs	r2, r2, r3
 8004ff4:	9206      	str	r2, [sp, #24]
 8004ff6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	9309      	str	r3, [sp, #36]	; 0x24
 8004ffc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ffe:	b1f3      	cbz	r3, 800503e <_dtoa_r+0x7be>
 8005000:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005002:	2b00      	cmp	r3, #0
 8005004:	f000 80a8 	beq.w	8005158 <_dtoa_r+0x8d8>
 8005008:	2c00      	cmp	r4, #0
 800500a:	dd10      	ble.n	800502e <_dtoa_r+0x7ae>
 800500c:	4631      	mov	r1, r6
 800500e:	4622      	mov	r2, r4
 8005010:	4628      	mov	r0, r5
 8005012:	f000 fbff 	bl	8005814 <__pow5mult>
 8005016:	465a      	mov	r2, fp
 8005018:	4601      	mov	r1, r0
 800501a:	4606      	mov	r6, r0
 800501c:	4628      	mov	r0, r5
 800501e:	f000 fb51 	bl	80056c4 <__multiply>
 8005022:	4680      	mov	r8, r0
 8005024:	4659      	mov	r1, fp
 8005026:	4628      	mov	r0, r5
 8005028:	f000 fa80 	bl	800552c <_Bfree>
 800502c:	46c3      	mov	fp, r8
 800502e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005030:	1b1a      	subs	r2, r3, r4
 8005032:	d004      	beq.n	800503e <_dtoa_r+0x7be>
 8005034:	4659      	mov	r1, fp
 8005036:	4628      	mov	r0, r5
 8005038:	f000 fbec 	bl	8005814 <__pow5mult>
 800503c:	4683      	mov	fp, r0
 800503e:	2101      	movs	r1, #1
 8005040:	4628      	mov	r0, r5
 8005042:	f000 fb29 	bl	8005698 <__i2b>
 8005046:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005048:	4604      	mov	r4, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	f340 8086 	ble.w	800515c <_dtoa_r+0x8dc>
 8005050:	461a      	mov	r2, r3
 8005052:	4601      	mov	r1, r0
 8005054:	4628      	mov	r0, r5
 8005056:	f000 fbdd 	bl	8005814 <__pow5mult>
 800505a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800505c:	4604      	mov	r4, r0
 800505e:	2b01      	cmp	r3, #1
 8005060:	dd7f      	ble.n	8005162 <_dtoa_r+0x8e2>
 8005062:	f04f 0800 	mov.w	r8, #0
 8005066:	6923      	ldr	r3, [r4, #16]
 8005068:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800506c:	6918      	ldr	r0, [r3, #16]
 800506e:	f000 fac5 	bl	80055fc <__hi0bits>
 8005072:	f1c0 0020 	rsb	r0, r0, #32
 8005076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005078:	4418      	add	r0, r3
 800507a:	f010 001f 	ands.w	r0, r0, #31
 800507e:	f000 8092 	beq.w	80051a6 <_dtoa_r+0x926>
 8005082:	f1c0 0320 	rsb	r3, r0, #32
 8005086:	2b04      	cmp	r3, #4
 8005088:	f340 808a 	ble.w	80051a0 <_dtoa_r+0x920>
 800508c:	f1c0 001c 	rsb	r0, r0, #28
 8005090:	9b06      	ldr	r3, [sp, #24]
 8005092:	4407      	add	r7, r0
 8005094:	4403      	add	r3, r0
 8005096:	9306      	str	r3, [sp, #24]
 8005098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800509a:	4403      	add	r3, r0
 800509c:	9309      	str	r3, [sp, #36]	; 0x24
 800509e:	9b06      	ldr	r3, [sp, #24]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	dd05      	ble.n	80050b0 <_dtoa_r+0x830>
 80050a4:	4659      	mov	r1, fp
 80050a6:	461a      	mov	r2, r3
 80050a8:	4628      	mov	r0, r5
 80050aa:	f000 fc0d 	bl	80058c8 <__lshift>
 80050ae:	4683      	mov	fp, r0
 80050b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	dd05      	ble.n	80050c2 <_dtoa_r+0x842>
 80050b6:	4621      	mov	r1, r4
 80050b8:	461a      	mov	r2, r3
 80050ba:	4628      	mov	r0, r5
 80050bc:	f000 fc04 	bl	80058c8 <__lshift>
 80050c0:	4604      	mov	r4, r0
 80050c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d070      	beq.n	80051aa <_dtoa_r+0x92a>
 80050c8:	4621      	mov	r1, r4
 80050ca:	4658      	mov	r0, fp
 80050cc:	f000 fc6c 	bl	80059a8 <__mcmp>
 80050d0:	2800      	cmp	r0, #0
 80050d2:	da6a      	bge.n	80051aa <_dtoa_r+0x92a>
 80050d4:	2300      	movs	r3, #0
 80050d6:	4659      	mov	r1, fp
 80050d8:	220a      	movs	r2, #10
 80050da:	4628      	mov	r0, r5
 80050dc:	f000 fa48 	bl	8005570 <__multadd>
 80050e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050e2:	4683      	mov	fp, r0
 80050e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	f000 8194 	beq.w	8005416 <_dtoa_r+0xb96>
 80050ee:	4631      	mov	r1, r6
 80050f0:	2300      	movs	r3, #0
 80050f2:	220a      	movs	r2, #10
 80050f4:	4628      	mov	r0, r5
 80050f6:	f000 fa3b 	bl	8005570 <__multadd>
 80050fa:	f1b9 0f00 	cmp.w	r9, #0
 80050fe:	4606      	mov	r6, r0
 8005100:	f300 8093 	bgt.w	800522a <_dtoa_r+0x9aa>
 8005104:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005106:	2b02      	cmp	r3, #2
 8005108:	dc57      	bgt.n	80051ba <_dtoa_r+0x93a>
 800510a:	e08e      	b.n	800522a <_dtoa_r+0x9aa>
 800510c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800510e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005112:	e757      	b.n	8004fc4 <_dtoa_r+0x744>
 8005114:	9b08      	ldr	r3, [sp, #32]
 8005116:	1e5c      	subs	r4, r3, #1
 8005118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800511a:	42a3      	cmp	r3, r4
 800511c:	bfb7      	itett	lt
 800511e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005120:	1b1c      	subge	r4, r3, r4
 8005122:	1ae2      	sublt	r2, r4, r3
 8005124:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005126:	bfbe      	ittt	lt
 8005128:	940a      	strlt	r4, [sp, #40]	; 0x28
 800512a:	189b      	addlt	r3, r3, r2
 800512c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800512e:	9b08      	ldr	r3, [sp, #32]
 8005130:	bfb8      	it	lt
 8005132:	2400      	movlt	r4, #0
 8005134:	2b00      	cmp	r3, #0
 8005136:	bfbb      	ittet	lt
 8005138:	9b06      	ldrlt	r3, [sp, #24]
 800513a:	9a08      	ldrlt	r2, [sp, #32]
 800513c:	9f06      	ldrge	r7, [sp, #24]
 800513e:	1a9f      	sublt	r7, r3, r2
 8005140:	bfac      	ite	ge
 8005142:	9b08      	ldrge	r3, [sp, #32]
 8005144:	2300      	movlt	r3, #0
 8005146:	e73f      	b.n	8004fc8 <_dtoa_r+0x748>
 8005148:	3fe00000 	.word	0x3fe00000
 800514c:	40240000 	.word	0x40240000
 8005150:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005152:	9f06      	ldr	r7, [sp, #24]
 8005154:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005156:	e742      	b.n	8004fde <_dtoa_r+0x75e>
 8005158:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800515a:	e76b      	b.n	8005034 <_dtoa_r+0x7b4>
 800515c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800515e:	2b01      	cmp	r3, #1
 8005160:	dc19      	bgt.n	8005196 <_dtoa_r+0x916>
 8005162:	9b04      	ldr	r3, [sp, #16]
 8005164:	b9bb      	cbnz	r3, 8005196 <_dtoa_r+0x916>
 8005166:	9b05      	ldr	r3, [sp, #20]
 8005168:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800516c:	b99b      	cbnz	r3, 8005196 <_dtoa_r+0x916>
 800516e:	9b05      	ldr	r3, [sp, #20]
 8005170:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005174:	0d1b      	lsrs	r3, r3, #20
 8005176:	051b      	lsls	r3, r3, #20
 8005178:	b183      	cbz	r3, 800519c <_dtoa_r+0x91c>
 800517a:	f04f 0801 	mov.w	r8, #1
 800517e:	9b06      	ldr	r3, [sp, #24]
 8005180:	3301      	adds	r3, #1
 8005182:	9306      	str	r3, [sp, #24]
 8005184:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005186:	3301      	adds	r3, #1
 8005188:	9309      	str	r3, [sp, #36]	; 0x24
 800518a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800518c:	2b00      	cmp	r3, #0
 800518e:	f47f af6a 	bne.w	8005066 <_dtoa_r+0x7e6>
 8005192:	2001      	movs	r0, #1
 8005194:	e76f      	b.n	8005076 <_dtoa_r+0x7f6>
 8005196:	f04f 0800 	mov.w	r8, #0
 800519a:	e7f6      	b.n	800518a <_dtoa_r+0x90a>
 800519c:	4698      	mov	r8, r3
 800519e:	e7f4      	b.n	800518a <_dtoa_r+0x90a>
 80051a0:	f43f af7d 	beq.w	800509e <_dtoa_r+0x81e>
 80051a4:	4618      	mov	r0, r3
 80051a6:	301c      	adds	r0, #28
 80051a8:	e772      	b.n	8005090 <_dtoa_r+0x810>
 80051aa:	9b08      	ldr	r3, [sp, #32]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	dc36      	bgt.n	800521e <_dtoa_r+0x99e>
 80051b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	dd33      	ble.n	800521e <_dtoa_r+0x99e>
 80051b6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80051ba:	f1b9 0f00 	cmp.w	r9, #0
 80051be:	d10d      	bne.n	80051dc <_dtoa_r+0x95c>
 80051c0:	4621      	mov	r1, r4
 80051c2:	464b      	mov	r3, r9
 80051c4:	2205      	movs	r2, #5
 80051c6:	4628      	mov	r0, r5
 80051c8:	f000 f9d2 	bl	8005570 <__multadd>
 80051cc:	4601      	mov	r1, r0
 80051ce:	4604      	mov	r4, r0
 80051d0:	4658      	mov	r0, fp
 80051d2:	f000 fbe9 	bl	80059a8 <__mcmp>
 80051d6:	2800      	cmp	r0, #0
 80051d8:	f73f adb8 	bgt.w	8004d4c <_dtoa_r+0x4cc>
 80051dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051de:	9f03      	ldr	r7, [sp, #12]
 80051e0:	ea6f 0a03 	mvn.w	sl, r3
 80051e4:	f04f 0800 	mov.w	r8, #0
 80051e8:	4621      	mov	r1, r4
 80051ea:	4628      	mov	r0, r5
 80051ec:	f000 f99e 	bl	800552c <_Bfree>
 80051f0:	2e00      	cmp	r6, #0
 80051f2:	f43f aea7 	beq.w	8004f44 <_dtoa_r+0x6c4>
 80051f6:	f1b8 0f00 	cmp.w	r8, #0
 80051fa:	d005      	beq.n	8005208 <_dtoa_r+0x988>
 80051fc:	45b0      	cmp	r8, r6
 80051fe:	d003      	beq.n	8005208 <_dtoa_r+0x988>
 8005200:	4641      	mov	r1, r8
 8005202:	4628      	mov	r0, r5
 8005204:	f000 f992 	bl	800552c <_Bfree>
 8005208:	4631      	mov	r1, r6
 800520a:	4628      	mov	r0, r5
 800520c:	f000 f98e 	bl	800552c <_Bfree>
 8005210:	e698      	b.n	8004f44 <_dtoa_r+0x6c4>
 8005212:	2400      	movs	r4, #0
 8005214:	4626      	mov	r6, r4
 8005216:	e7e1      	b.n	80051dc <_dtoa_r+0x95c>
 8005218:	46c2      	mov	sl, r8
 800521a:	4626      	mov	r6, r4
 800521c:	e596      	b.n	8004d4c <_dtoa_r+0x4cc>
 800521e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005220:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005224:	2b00      	cmp	r3, #0
 8005226:	f000 80fd 	beq.w	8005424 <_dtoa_r+0xba4>
 800522a:	2f00      	cmp	r7, #0
 800522c:	dd05      	ble.n	800523a <_dtoa_r+0x9ba>
 800522e:	4631      	mov	r1, r6
 8005230:	463a      	mov	r2, r7
 8005232:	4628      	mov	r0, r5
 8005234:	f000 fb48 	bl	80058c8 <__lshift>
 8005238:	4606      	mov	r6, r0
 800523a:	f1b8 0f00 	cmp.w	r8, #0
 800523e:	d05c      	beq.n	80052fa <_dtoa_r+0xa7a>
 8005240:	4628      	mov	r0, r5
 8005242:	6871      	ldr	r1, [r6, #4]
 8005244:	f000 f932 	bl	80054ac <_Balloc>
 8005248:	4607      	mov	r7, r0
 800524a:	b928      	cbnz	r0, 8005258 <_dtoa_r+0x9d8>
 800524c:	4602      	mov	r2, r0
 800524e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005252:	4b7f      	ldr	r3, [pc, #508]	; (8005450 <_dtoa_r+0xbd0>)
 8005254:	f7ff bb28 	b.w	80048a8 <_dtoa_r+0x28>
 8005258:	6932      	ldr	r2, [r6, #16]
 800525a:	f106 010c 	add.w	r1, r6, #12
 800525e:	3202      	adds	r2, #2
 8005260:	0092      	lsls	r2, r2, #2
 8005262:	300c      	adds	r0, #12
 8005264:	f000 f914 	bl	8005490 <memcpy>
 8005268:	2201      	movs	r2, #1
 800526a:	4639      	mov	r1, r7
 800526c:	4628      	mov	r0, r5
 800526e:	f000 fb2b 	bl	80058c8 <__lshift>
 8005272:	46b0      	mov	r8, r6
 8005274:	4606      	mov	r6, r0
 8005276:	9b03      	ldr	r3, [sp, #12]
 8005278:	3301      	adds	r3, #1
 800527a:	9308      	str	r3, [sp, #32]
 800527c:	9b03      	ldr	r3, [sp, #12]
 800527e:	444b      	add	r3, r9
 8005280:	930a      	str	r3, [sp, #40]	; 0x28
 8005282:	9b04      	ldr	r3, [sp, #16]
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	9309      	str	r3, [sp, #36]	; 0x24
 800528a:	9b08      	ldr	r3, [sp, #32]
 800528c:	4621      	mov	r1, r4
 800528e:	3b01      	subs	r3, #1
 8005290:	4658      	mov	r0, fp
 8005292:	9304      	str	r3, [sp, #16]
 8005294:	f7ff fa66 	bl	8004764 <quorem>
 8005298:	4603      	mov	r3, r0
 800529a:	4641      	mov	r1, r8
 800529c:	3330      	adds	r3, #48	; 0x30
 800529e:	9006      	str	r0, [sp, #24]
 80052a0:	4658      	mov	r0, fp
 80052a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80052a4:	f000 fb80 	bl	80059a8 <__mcmp>
 80052a8:	4632      	mov	r2, r6
 80052aa:	4681      	mov	r9, r0
 80052ac:	4621      	mov	r1, r4
 80052ae:	4628      	mov	r0, r5
 80052b0:	f000 fb96 	bl	80059e0 <__mdiff>
 80052b4:	68c2      	ldr	r2, [r0, #12]
 80052b6:	4607      	mov	r7, r0
 80052b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052ba:	bb02      	cbnz	r2, 80052fe <_dtoa_r+0xa7e>
 80052bc:	4601      	mov	r1, r0
 80052be:	4658      	mov	r0, fp
 80052c0:	f000 fb72 	bl	80059a8 <__mcmp>
 80052c4:	4602      	mov	r2, r0
 80052c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052c8:	4639      	mov	r1, r7
 80052ca:	4628      	mov	r0, r5
 80052cc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80052d0:	f000 f92c 	bl	800552c <_Bfree>
 80052d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052d8:	9f08      	ldr	r7, [sp, #32]
 80052da:	ea43 0102 	orr.w	r1, r3, r2
 80052de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052e0:	430b      	orrs	r3, r1
 80052e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052e4:	d10d      	bne.n	8005302 <_dtoa_r+0xa82>
 80052e6:	2b39      	cmp	r3, #57	; 0x39
 80052e8:	d029      	beq.n	800533e <_dtoa_r+0xabe>
 80052ea:	f1b9 0f00 	cmp.w	r9, #0
 80052ee:	dd01      	ble.n	80052f4 <_dtoa_r+0xa74>
 80052f0:	9b06      	ldr	r3, [sp, #24]
 80052f2:	3331      	adds	r3, #49	; 0x31
 80052f4:	9a04      	ldr	r2, [sp, #16]
 80052f6:	7013      	strb	r3, [r2, #0]
 80052f8:	e776      	b.n	80051e8 <_dtoa_r+0x968>
 80052fa:	4630      	mov	r0, r6
 80052fc:	e7b9      	b.n	8005272 <_dtoa_r+0x9f2>
 80052fe:	2201      	movs	r2, #1
 8005300:	e7e2      	b.n	80052c8 <_dtoa_r+0xa48>
 8005302:	f1b9 0f00 	cmp.w	r9, #0
 8005306:	db06      	blt.n	8005316 <_dtoa_r+0xa96>
 8005308:	9922      	ldr	r1, [sp, #136]	; 0x88
 800530a:	ea41 0909 	orr.w	r9, r1, r9
 800530e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005310:	ea59 0101 	orrs.w	r1, r9, r1
 8005314:	d120      	bne.n	8005358 <_dtoa_r+0xad8>
 8005316:	2a00      	cmp	r2, #0
 8005318:	ddec      	ble.n	80052f4 <_dtoa_r+0xa74>
 800531a:	4659      	mov	r1, fp
 800531c:	2201      	movs	r2, #1
 800531e:	4628      	mov	r0, r5
 8005320:	9308      	str	r3, [sp, #32]
 8005322:	f000 fad1 	bl	80058c8 <__lshift>
 8005326:	4621      	mov	r1, r4
 8005328:	4683      	mov	fp, r0
 800532a:	f000 fb3d 	bl	80059a8 <__mcmp>
 800532e:	2800      	cmp	r0, #0
 8005330:	9b08      	ldr	r3, [sp, #32]
 8005332:	dc02      	bgt.n	800533a <_dtoa_r+0xaba>
 8005334:	d1de      	bne.n	80052f4 <_dtoa_r+0xa74>
 8005336:	07da      	lsls	r2, r3, #31
 8005338:	d5dc      	bpl.n	80052f4 <_dtoa_r+0xa74>
 800533a:	2b39      	cmp	r3, #57	; 0x39
 800533c:	d1d8      	bne.n	80052f0 <_dtoa_r+0xa70>
 800533e:	2339      	movs	r3, #57	; 0x39
 8005340:	9a04      	ldr	r2, [sp, #16]
 8005342:	7013      	strb	r3, [r2, #0]
 8005344:	463b      	mov	r3, r7
 8005346:	461f      	mov	r7, r3
 8005348:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800534c:	3b01      	subs	r3, #1
 800534e:	2a39      	cmp	r2, #57	; 0x39
 8005350:	d050      	beq.n	80053f4 <_dtoa_r+0xb74>
 8005352:	3201      	adds	r2, #1
 8005354:	701a      	strb	r2, [r3, #0]
 8005356:	e747      	b.n	80051e8 <_dtoa_r+0x968>
 8005358:	2a00      	cmp	r2, #0
 800535a:	dd03      	ble.n	8005364 <_dtoa_r+0xae4>
 800535c:	2b39      	cmp	r3, #57	; 0x39
 800535e:	d0ee      	beq.n	800533e <_dtoa_r+0xabe>
 8005360:	3301      	adds	r3, #1
 8005362:	e7c7      	b.n	80052f4 <_dtoa_r+0xa74>
 8005364:	9a08      	ldr	r2, [sp, #32]
 8005366:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005368:	f802 3c01 	strb.w	r3, [r2, #-1]
 800536c:	428a      	cmp	r2, r1
 800536e:	d02a      	beq.n	80053c6 <_dtoa_r+0xb46>
 8005370:	4659      	mov	r1, fp
 8005372:	2300      	movs	r3, #0
 8005374:	220a      	movs	r2, #10
 8005376:	4628      	mov	r0, r5
 8005378:	f000 f8fa 	bl	8005570 <__multadd>
 800537c:	45b0      	cmp	r8, r6
 800537e:	4683      	mov	fp, r0
 8005380:	f04f 0300 	mov.w	r3, #0
 8005384:	f04f 020a 	mov.w	r2, #10
 8005388:	4641      	mov	r1, r8
 800538a:	4628      	mov	r0, r5
 800538c:	d107      	bne.n	800539e <_dtoa_r+0xb1e>
 800538e:	f000 f8ef 	bl	8005570 <__multadd>
 8005392:	4680      	mov	r8, r0
 8005394:	4606      	mov	r6, r0
 8005396:	9b08      	ldr	r3, [sp, #32]
 8005398:	3301      	adds	r3, #1
 800539a:	9308      	str	r3, [sp, #32]
 800539c:	e775      	b.n	800528a <_dtoa_r+0xa0a>
 800539e:	f000 f8e7 	bl	8005570 <__multadd>
 80053a2:	4631      	mov	r1, r6
 80053a4:	4680      	mov	r8, r0
 80053a6:	2300      	movs	r3, #0
 80053a8:	220a      	movs	r2, #10
 80053aa:	4628      	mov	r0, r5
 80053ac:	f000 f8e0 	bl	8005570 <__multadd>
 80053b0:	4606      	mov	r6, r0
 80053b2:	e7f0      	b.n	8005396 <_dtoa_r+0xb16>
 80053b4:	f1b9 0f00 	cmp.w	r9, #0
 80053b8:	bfcc      	ite	gt
 80053ba:	464f      	movgt	r7, r9
 80053bc:	2701      	movle	r7, #1
 80053be:	f04f 0800 	mov.w	r8, #0
 80053c2:	9a03      	ldr	r2, [sp, #12]
 80053c4:	4417      	add	r7, r2
 80053c6:	4659      	mov	r1, fp
 80053c8:	2201      	movs	r2, #1
 80053ca:	4628      	mov	r0, r5
 80053cc:	9308      	str	r3, [sp, #32]
 80053ce:	f000 fa7b 	bl	80058c8 <__lshift>
 80053d2:	4621      	mov	r1, r4
 80053d4:	4683      	mov	fp, r0
 80053d6:	f000 fae7 	bl	80059a8 <__mcmp>
 80053da:	2800      	cmp	r0, #0
 80053dc:	dcb2      	bgt.n	8005344 <_dtoa_r+0xac4>
 80053de:	d102      	bne.n	80053e6 <_dtoa_r+0xb66>
 80053e0:	9b08      	ldr	r3, [sp, #32]
 80053e2:	07db      	lsls	r3, r3, #31
 80053e4:	d4ae      	bmi.n	8005344 <_dtoa_r+0xac4>
 80053e6:	463b      	mov	r3, r7
 80053e8:	461f      	mov	r7, r3
 80053ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80053ee:	2a30      	cmp	r2, #48	; 0x30
 80053f0:	d0fa      	beq.n	80053e8 <_dtoa_r+0xb68>
 80053f2:	e6f9      	b.n	80051e8 <_dtoa_r+0x968>
 80053f4:	9a03      	ldr	r2, [sp, #12]
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d1a5      	bne.n	8005346 <_dtoa_r+0xac6>
 80053fa:	2331      	movs	r3, #49	; 0x31
 80053fc:	f10a 0a01 	add.w	sl, sl, #1
 8005400:	e779      	b.n	80052f6 <_dtoa_r+0xa76>
 8005402:	4b14      	ldr	r3, [pc, #80]	; (8005454 <_dtoa_r+0xbd4>)
 8005404:	f7ff baa8 	b.w	8004958 <_dtoa_r+0xd8>
 8005408:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800540a:	2b00      	cmp	r3, #0
 800540c:	f47f aa81 	bne.w	8004912 <_dtoa_r+0x92>
 8005410:	4b11      	ldr	r3, [pc, #68]	; (8005458 <_dtoa_r+0xbd8>)
 8005412:	f7ff baa1 	b.w	8004958 <_dtoa_r+0xd8>
 8005416:	f1b9 0f00 	cmp.w	r9, #0
 800541a:	dc03      	bgt.n	8005424 <_dtoa_r+0xba4>
 800541c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800541e:	2b02      	cmp	r3, #2
 8005420:	f73f aecb 	bgt.w	80051ba <_dtoa_r+0x93a>
 8005424:	9f03      	ldr	r7, [sp, #12]
 8005426:	4621      	mov	r1, r4
 8005428:	4658      	mov	r0, fp
 800542a:	f7ff f99b 	bl	8004764 <quorem>
 800542e:	9a03      	ldr	r2, [sp, #12]
 8005430:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005434:	f807 3b01 	strb.w	r3, [r7], #1
 8005438:	1aba      	subs	r2, r7, r2
 800543a:	4591      	cmp	r9, r2
 800543c:	ddba      	ble.n	80053b4 <_dtoa_r+0xb34>
 800543e:	4659      	mov	r1, fp
 8005440:	2300      	movs	r3, #0
 8005442:	220a      	movs	r2, #10
 8005444:	4628      	mov	r0, r5
 8005446:	f000 f893 	bl	8005570 <__multadd>
 800544a:	4683      	mov	fp, r0
 800544c:	e7eb      	b.n	8005426 <_dtoa_r+0xba6>
 800544e:	bf00      	nop
 8005450:	08006d43 	.word	0x08006d43
 8005454:	08006ca0 	.word	0x08006ca0
 8005458:	08006cc4 	.word	0x08006cc4

0800545c <_localeconv_r>:
 800545c:	4800      	ldr	r0, [pc, #0]	; (8005460 <_localeconv_r+0x4>)
 800545e:	4770      	bx	lr
 8005460:	20000174 	.word	0x20000174

08005464 <malloc>:
 8005464:	4b02      	ldr	r3, [pc, #8]	; (8005470 <malloc+0xc>)
 8005466:	4601      	mov	r1, r0
 8005468:	6818      	ldr	r0, [r3, #0]
 800546a:	f000 bc1d 	b.w	8005ca8 <_malloc_r>
 800546e:	bf00      	nop
 8005470:	20000020 	.word	0x20000020

08005474 <memchr>:
 8005474:	4603      	mov	r3, r0
 8005476:	b510      	push	{r4, lr}
 8005478:	b2c9      	uxtb	r1, r1
 800547a:	4402      	add	r2, r0
 800547c:	4293      	cmp	r3, r2
 800547e:	4618      	mov	r0, r3
 8005480:	d101      	bne.n	8005486 <memchr+0x12>
 8005482:	2000      	movs	r0, #0
 8005484:	e003      	b.n	800548e <memchr+0x1a>
 8005486:	7804      	ldrb	r4, [r0, #0]
 8005488:	3301      	adds	r3, #1
 800548a:	428c      	cmp	r4, r1
 800548c:	d1f6      	bne.n	800547c <memchr+0x8>
 800548e:	bd10      	pop	{r4, pc}

08005490 <memcpy>:
 8005490:	440a      	add	r2, r1
 8005492:	4291      	cmp	r1, r2
 8005494:	f100 33ff 	add.w	r3, r0, #4294967295
 8005498:	d100      	bne.n	800549c <memcpy+0xc>
 800549a:	4770      	bx	lr
 800549c:	b510      	push	{r4, lr}
 800549e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054a2:	4291      	cmp	r1, r2
 80054a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054a8:	d1f9      	bne.n	800549e <memcpy+0xe>
 80054aa:	bd10      	pop	{r4, pc}

080054ac <_Balloc>:
 80054ac:	b570      	push	{r4, r5, r6, lr}
 80054ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80054b0:	4604      	mov	r4, r0
 80054b2:	460d      	mov	r5, r1
 80054b4:	b976      	cbnz	r6, 80054d4 <_Balloc+0x28>
 80054b6:	2010      	movs	r0, #16
 80054b8:	f7ff ffd4 	bl	8005464 <malloc>
 80054bc:	4602      	mov	r2, r0
 80054be:	6260      	str	r0, [r4, #36]	; 0x24
 80054c0:	b920      	cbnz	r0, 80054cc <_Balloc+0x20>
 80054c2:	2166      	movs	r1, #102	; 0x66
 80054c4:	4b17      	ldr	r3, [pc, #92]	; (8005524 <_Balloc+0x78>)
 80054c6:	4818      	ldr	r0, [pc, #96]	; (8005528 <_Balloc+0x7c>)
 80054c8:	f000 fdce 	bl	8006068 <__assert_func>
 80054cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80054d0:	6006      	str	r6, [r0, #0]
 80054d2:	60c6      	str	r6, [r0, #12]
 80054d4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80054d6:	68f3      	ldr	r3, [r6, #12]
 80054d8:	b183      	cbz	r3, 80054fc <_Balloc+0x50>
 80054da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80054e2:	b9b8      	cbnz	r0, 8005514 <_Balloc+0x68>
 80054e4:	2101      	movs	r1, #1
 80054e6:	fa01 f605 	lsl.w	r6, r1, r5
 80054ea:	1d72      	adds	r2, r6, #5
 80054ec:	4620      	mov	r0, r4
 80054ee:	0092      	lsls	r2, r2, #2
 80054f0:	f000 fb5e 	bl	8005bb0 <_calloc_r>
 80054f4:	b160      	cbz	r0, 8005510 <_Balloc+0x64>
 80054f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80054fa:	e00e      	b.n	800551a <_Balloc+0x6e>
 80054fc:	2221      	movs	r2, #33	; 0x21
 80054fe:	2104      	movs	r1, #4
 8005500:	4620      	mov	r0, r4
 8005502:	f000 fb55 	bl	8005bb0 <_calloc_r>
 8005506:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005508:	60f0      	str	r0, [r6, #12]
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d1e4      	bne.n	80054da <_Balloc+0x2e>
 8005510:	2000      	movs	r0, #0
 8005512:	bd70      	pop	{r4, r5, r6, pc}
 8005514:	6802      	ldr	r2, [r0, #0]
 8005516:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800551a:	2300      	movs	r3, #0
 800551c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005520:	e7f7      	b.n	8005512 <_Balloc+0x66>
 8005522:	bf00      	nop
 8005524:	08006cd1 	.word	0x08006cd1
 8005528:	08006d54 	.word	0x08006d54

0800552c <_Bfree>:
 800552c:	b570      	push	{r4, r5, r6, lr}
 800552e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005530:	4605      	mov	r5, r0
 8005532:	460c      	mov	r4, r1
 8005534:	b976      	cbnz	r6, 8005554 <_Bfree+0x28>
 8005536:	2010      	movs	r0, #16
 8005538:	f7ff ff94 	bl	8005464 <malloc>
 800553c:	4602      	mov	r2, r0
 800553e:	6268      	str	r0, [r5, #36]	; 0x24
 8005540:	b920      	cbnz	r0, 800554c <_Bfree+0x20>
 8005542:	218a      	movs	r1, #138	; 0x8a
 8005544:	4b08      	ldr	r3, [pc, #32]	; (8005568 <_Bfree+0x3c>)
 8005546:	4809      	ldr	r0, [pc, #36]	; (800556c <_Bfree+0x40>)
 8005548:	f000 fd8e 	bl	8006068 <__assert_func>
 800554c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005550:	6006      	str	r6, [r0, #0]
 8005552:	60c6      	str	r6, [r0, #12]
 8005554:	b13c      	cbz	r4, 8005566 <_Bfree+0x3a>
 8005556:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005558:	6862      	ldr	r2, [r4, #4]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005560:	6021      	str	r1, [r4, #0]
 8005562:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005566:	bd70      	pop	{r4, r5, r6, pc}
 8005568:	08006cd1 	.word	0x08006cd1
 800556c:	08006d54 	.word	0x08006d54

08005570 <__multadd>:
 8005570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005574:	4607      	mov	r7, r0
 8005576:	460c      	mov	r4, r1
 8005578:	461e      	mov	r6, r3
 800557a:	2000      	movs	r0, #0
 800557c:	690d      	ldr	r5, [r1, #16]
 800557e:	f101 0c14 	add.w	ip, r1, #20
 8005582:	f8dc 3000 	ldr.w	r3, [ip]
 8005586:	3001      	adds	r0, #1
 8005588:	b299      	uxth	r1, r3
 800558a:	fb02 6101 	mla	r1, r2, r1, r6
 800558e:	0c1e      	lsrs	r6, r3, #16
 8005590:	0c0b      	lsrs	r3, r1, #16
 8005592:	fb02 3306 	mla	r3, r2, r6, r3
 8005596:	b289      	uxth	r1, r1
 8005598:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800559c:	4285      	cmp	r5, r0
 800559e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80055a2:	f84c 1b04 	str.w	r1, [ip], #4
 80055a6:	dcec      	bgt.n	8005582 <__multadd+0x12>
 80055a8:	b30e      	cbz	r6, 80055ee <__multadd+0x7e>
 80055aa:	68a3      	ldr	r3, [r4, #8]
 80055ac:	42ab      	cmp	r3, r5
 80055ae:	dc19      	bgt.n	80055e4 <__multadd+0x74>
 80055b0:	6861      	ldr	r1, [r4, #4]
 80055b2:	4638      	mov	r0, r7
 80055b4:	3101      	adds	r1, #1
 80055b6:	f7ff ff79 	bl	80054ac <_Balloc>
 80055ba:	4680      	mov	r8, r0
 80055bc:	b928      	cbnz	r0, 80055ca <__multadd+0x5a>
 80055be:	4602      	mov	r2, r0
 80055c0:	21b5      	movs	r1, #181	; 0xb5
 80055c2:	4b0c      	ldr	r3, [pc, #48]	; (80055f4 <__multadd+0x84>)
 80055c4:	480c      	ldr	r0, [pc, #48]	; (80055f8 <__multadd+0x88>)
 80055c6:	f000 fd4f 	bl	8006068 <__assert_func>
 80055ca:	6922      	ldr	r2, [r4, #16]
 80055cc:	f104 010c 	add.w	r1, r4, #12
 80055d0:	3202      	adds	r2, #2
 80055d2:	0092      	lsls	r2, r2, #2
 80055d4:	300c      	adds	r0, #12
 80055d6:	f7ff ff5b 	bl	8005490 <memcpy>
 80055da:	4621      	mov	r1, r4
 80055dc:	4638      	mov	r0, r7
 80055de:	f7ff ffa5 	bl	800552c <_Bfree>
 80055e2:	4644      	mov	r4, r8
 80055e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80055e8:	3501      	adds	r5, #1
 80055ea:	615e      	str	r6, [r3, #20]
 80055ec:	6125      	str	r5, [r4, #16]
 80055ee:	4620      	mov	r0, r4
 80055f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055f4:	08006d43 	.word	0x08006d43
 80055f8:	08006d54 	.word	0x08006d54

080055fc <__hi0bits>:
 80055fc:	0c02      	lsrs	r2, r0, #16
 80055fe:	0412      	lsls	r2, r2, #16
 8005600:	4603      	mov	r3, r0
 8005602:	b9ca      	cbnz	r2, 8005638 <__hi0bits+0x3c>
 8005604:	0403      	lsls	r3, r0, #16
 8005606:	2010      	movs	r0, #16
 8005608:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800560c:	bf04      	itt	eq
 800560e:	021b      	lsleq	r3, r3, #8
 8005610:	3008      	addeq	r0, #8
 8005612:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005616:	bf04      	itt	eq
 8005618:	011b      	lsleq	r3, r3, #4
 800561a:	3004      	addeq	r0, #4
 800561c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005620:	bf04      	itt	eq
 8005622:	009b      	lsleq	r3, r3, #2
 8005624:	3002      	addeq	r0, #2
 8005626:	2b00      	cmp	r3, #0
 8005628:	db05      	blt.n	8005636 <__hi0bits+0x3a>
 800562a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800562e:	f100 0001 	add.w	r0, r0, #1
 8005632:	bf08      	it	eq
 8005634:	2020      	moveq	r0, #32
 8005636:	4770      	bx	lr
 8005638:	2000      	movs	r0, #0
 800563a:	e7e5      	b.n	8005608 <__hi0bits+0xc>

0800563c <__lo0bits>:
 800563c:	6803      	ldr	r3, [r0, #0]
 800563e:	4602      	mov	r2, r0
 8005640:	f013 0007 	ands.w	r0, r3, #7
 8005644:	d00b      	beq.n	800565e <__lo0bits+0x22>
 8005646:	07d9      	lsls	r1, r3, #31
 8005648:	d421      	bmi.n	800568e <__lo0bits+0x52>
 800564a:	0798      	lsls	r0, r3, #30
 800564c:	bf49      	itett	mi
 800564e:	085b      	lsrmi	r3, r3, #1
 8005650:	089b      	lsrpl	r3, r3, #2
 8005652:	2001      	movmi	r0, #1
 8005654:	6013      	strmi	r3, [r2, #0]
 8005656:	bf5c      	itt	pl
 8005658:	2002      	movpl	r0, #2
 800565a:	6013      	strpl	r3, [r2, #0]
 800565c:	4770      	bx	lr
 800565e:	b299      	uxth	r1, r3
 8005660:	b909      	cbnz	r1, 8005666 <__lo0bits+0x2a>
 8005662:	2010      	movs	r0, #16
 8005664:	0c1b      	lsrs	r3, r3, #16
 8005666:	b2d9      	uxtb	r1, r3
 8005668:	b909      	cbnz	r1, 800566e <__lo0bits+0x32>
 800566a:	3008      	adds	r0, #8
 800566c:	0a1b      	lsrs	r3, r3, #8
 800566e:	0719      	lsls	r1, r3, #28
 8005670:	bf04      	itt	eq
 8005672:	091b      	lsreq	r3, r3, #4
 8005674:	3004      	addeq	r0, #4
 8005676:	0799      	lsls	r1, r3, #30
 8005678:	bf04      	itt	eq
 800567a:	089b      	lsreq	r3, r3, #2
 800567c:	3002      	addeq	r0, #2
 800567e:	07d9      	lsls	r1, r3, #31
 8005680:	d403      	bmi.n	800568a <__lo0bits+0x4e>
 8005682:	085b      	lsrs	r3, r3, #1
 8005684:	f100 0001 	add.w	r0, r0, #1
 8005688:	d003      	beq.n	8005692 <__lo0bits+0x56>
 800568a:	6013      	str	r3, [r2, #0]
 800568c:	4770      	bx	lr
 800568e:	2000      	movs	r0, #0
 8005690:	4770      	bx	lr
 8005692:	2020      	movs	r0, #32
 8005694:	4770      	bx	lr
	...

08005698 <__i2b>:
 8005698:	b510      	push	{r4, lr}
 800569a:	460c      	mov	r4, r1
 800569c:	2101      	movs	r1, #1
 800569e:	f7ff ff05 	bl	80054ac <_Balloc>
 80056a2:	4602      	mov	r2, r0
 80056a4:	b928      	cbnz	r0, 80056b2 <__i2b+0x1a>
 80056a6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80056aa:	4b04      	ldr	r3, [pc, #16]	; (80056bc <__i2b+0x24>)
 80056ac:	4804      	ldr	r0, [pc, #16]	; (80056c0 <__i2b+0x28>)
 80056ae:	f000 fcdb 	bl	8006068 <__assert_func>
 80056b2:	2301      	movs	r3, #1
 80056b4:	6144      	str	r4, [r0, #20]
 80056b6:	6103      	str	r3, [r0, #16]
 80056b8:	bd10      	pop	{r4, pc}
 80056ba:	bf00      	nop
 80056bc:	08006d43 	.word	0x08006d43
 80056c0:	08006d54 	.word	0x08006d54

080056c4 <__multiply>:
 80056c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056c8:	4691      	mov	r9, r2
 80056ca:	690a      	ldr	r2, [r1, #16]
 80056cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80056d0:	460c      	mov	r4, r1
 80056d2:	429a      	cmp	r2, r3
 80056d4:	bfbe      	ittt	lt
 80056d6:	460b      	movlt	r3, r1
 80056d8:	464c      	movlt	r4, r9
 80056da:	4699      	movlt	r9, r3
 80056dc:	6927      	ldr	r7, [r4, #16]
 80056de:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80056e2:	68a3      	ldr	r3, [r4, #8]
 80056e4:	6861      	ldr	r1, [r4, #4]
 80056e6:	eb07 060a 	add.w	r6, r7, sl
 80056ea:	42b3      	cmp	r3, r6
 80056ec:	b085      	sub	sp, #20
 80056ee:	bfb8      	it	lt
 80056f0:	3101      	addlt	r1, #1
 80056f2:	f7ff fedb 	bl	80054ac <_Balloc>
 80056f6:	b930      	cbnz	r0, 8005706 <__multiply+0x42>
 80056f8:	4602      	mov	r2, r0
 80056fa:	f240 115d 	movw	r1, #349	; 0x15d
 80056fe:	4b43      	ldr	r3, [pc, #268]	; (800580c <__multiply+0x148>)
 8005700:	4843      	ldr	r0, [pc, #268]	; (8005810 <__multiply+0x14c>)
 8005702:	f000 fcb1 	bl	8006068 <__assert_func>
 8005706:	f100 0514 	add.w	r5, r0, #20
 800570a:	462b      	mov	r3, r5
 800570c:	2200      	movs	r2, #0
 800570e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005712:	4543      	cmp	r3, r8
 8005714:	d321      	bcc.n	800575a <__multiply+0x96>
 8005716:	f104 0314 	add.w	r3, r4, #20
 800571a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800571e:	f109 0314 	add.w	r3, r9, #20
 8005722:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005726:	9202      	str	r2, [sp, #8]
 8005728:	1b3a      	subs	r2, r7, r4
 800572a:	3a15      	subs	r2, #21
 800572c:	f022 0203 	bic.w	r2, r2, #3
 8005730:	3204      	adds	r2, #4
 8005732:	f104 0115 	add.w	r1, r4, #21
 8005736:	428f      	cmp	r7, r1
 8005738:	bf38      	it	cc
 800573a:	2204      	movcc	r2, #4
 800573c:	9201      	str	r2, [sp, #4]
 800573e:	9a02      	ldr	r2, [sp, #8]
 8005740:	9303      	str	r3, [sp, #12]
 8005742:	429a      	cmp	r2, r3
 8005744:	d80c      	bhi.n	8005760 <__multiply+0x9c>
 8005746:	2e00      	cmp	r6, #0
 8005748:	dd03      	ble.n	8005752 <__multiply+0x8e>
 800574a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800574e:	2b00      	cmp	r3, #0
 8005750:	d059      	beq.n	8005806 <__multiply+0x142>
 8005752:	6106      	str	r6, [r0, #16]
 8005754:	b005      	add	sp, #20
 8005756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800575a:	f843 2b04 	str.w	r2, [r3], #4
 800575e:	e7d8      	b.n	8005712 <__multiply+0x4e>
 8005760:	f8b3 a000 	ldrh.w	sl, [r3]
 8005764:	f1ba 0f00 	cmp.w	sl, #0
 8005768:	d023      	beq.n	80057b2 <__multiply+0xee>
 800576a:	46a9      	mov	r9, r5
 800576c:	f04f 0c00 	mov.w	ip, #0
 8005770:	f104 0e14 	add.w	lr, r4, #20
 8005774:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005778:	f8d9 1000 	ldr.w	r1, [r9]
 800577c:	fa1f fb82 	uxth.w	fp, r2
 8005780:	b289      	uxth	r1, r1
 8005782:	fb0a 110b 	mla	r1, sl, fp, r1
 8005786:	4461      	add	r1, ip
 8005788:	f8d9 c000 	ldr.w	ip, [r9]
 800578c:	0c12      	lsrs	r2, r2, #16
 800578e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005792:	fb0a c202 	mla	r2, sl, r2, ip
 8005796:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800579a:	b289      	uxth	r1, r1
 800579c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80057a0:	4577      	cmp	r7, lr
 80057a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80057a6:	f849 1b04 	str.w	r1, [r9], #4
 80057aa:	d8e3      	bhi.n	8005774 <__multiply+0xb0>
 80057ac:	9a01      	ldr	r2, [sp, #4]
 80057ae:	f845 c002 	str.w	ip, [r5, r2]
 80057b2:	9a03      	ldr	r2, [sp, #12]
 80057b4:	3304      	adds	r3, #4
 80057b6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80057ba:	f1b9 0f00 	cmp.w	r9, #0
 80057be:	d020      	beq.n	8005802 <__multiply+0x13e>
 80057c0:	46ae      	mov	lr, r5
 80057c2:	f04f 0a00 	mov.w	sl, #0
 80057c6:	6829      	ldr	r1, [r5, #0]
 80057c8:	f104 0c14 	add.w	ip, r4, #20
 80057cc:	f8bc b000 	ldrh.w	fp, [ip]
 80057d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80057d4:	b289      	uxth	r1, r1
 80057d6:	fb09 220b 	mla	r2, r9, fp, r2
 80057da:	4492      	add	sl, r2
 80057dc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80057e0:	f84e 1b04 	str.w	r1, [lr], #4
 80057e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80057e8:	f8be 1000 	ldrh.w	r1, [lr]
 80057ec:	0c12      	lsrs	r2, r2, #16
 80057ee:	fb09 1102 	mla	r1, r9, r2, r1
 80057f2:	4567      	cmp	r7, ip
 80057f4:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80057f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80057fc:	d8e6      	bhi.n	80057cc <__multiply+0x108>
 80057fe:	9a01      	ldr	r2, [sp, #4]
 8005800:	50a9      	str	r1, [r5, r2]
 8005802:	3504      	adds	r5, #4
 8005804:	e79b      	b.n	800573e <__multiply+0x7a>
 8005806:	3e01      	subs	r6, #1
 8005808:	e79d      	b.n	8005746 <__multiply+0x82>
 800580a:	bf00      	nop
 800580c:	08006d43 	.word	0x08006d43
 8005810:	08006d54 	.word	0x08006d54

08005814 <__pow5mult>:
 8005814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005818:	4615      	mov	r5, r2
 800581a:	f012 0203 	ands.w	r2, r2, #3
 800581e:	4606      	mov	r6, r0
 8005820:	460f      	mov	r7, r1
 8005822:	d007      	beq.n	8005834 <__pow5mult+0x20>
 8005824:	4c25      	ldr	r4, [pc, #148]	; (80058bc <__pow5mult+0xa8>)
 8005826:	3a01      	subs	r2, #1
 8005828:	2300      	movs	r3, #0
 800582a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800582e:	f7ff fe9f 	bl	8005570 <__multadd>
 8005832:	4607      	mov	r7, r0
 8005834:	10ad      	asrs	r5, r5, #2
 8005836:	d03d      	beq.n	80058b4 <__pow5mult+0xa0>
 8005838:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800583a:	b97c      	cbnz	r4, 800585c <__pow5mult+0x48>
 800583c:	2010      	movs	r0, #16
 800583e:	f7ff fe11 	bl	8005464 <malloc>
 8005842:	4602      	mov	r2, r0
 8005844:	6270      	str	r0, [r6, #36]	; 0x24
 8005846:	b928      	cbnz	r0, 8005854 <__pow5mult+0x40>
 8005848:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800584c:	4b1c      	ldr	r3, [pc, #112]	; (80058c0 <__pow5mult+0xac>)
 800584e:	481d      	ldr	r0, [pc, #116]	; (80058c4 <__pow5mult+0xb0>)
 8005850:	f000 fc0a 	bl	8006068 <__assert_func>
 8005854:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005858:	6004      	str	r4, [r0, #0]
 800585a:	60c4      	str	r4, [r0, #12]
 800585c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005860:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005864:	b94c      	cbnz	r4, 800587a <__pow5mult+0x66>
 8005866:	f240 2171 	movw	r1, #625	; 0x271
 800586a:	4630      	mov	r0, r6
 800586c:	f7ff ff14 	bl	8005698 <__i2b>
 8005870:	2300      	movs	r3, #0
 8005872:	4604      	mov	r4, r0
 8005874:	f8c8 0008 	str.w	r0, [r8, #8]
 8005878:	6003      	str	r3, [r0, #0]
 800587a:	f04f 0900 	mov.w	r9, #0
 800587e:	07eb      	lsls	r3, r5, #31
 8005880:	d50a      	bpl.n	8005898 <__pow5mult+0x84>
 8005882:	4639      	mov	r1, r7
 8005884:	4622      	mov	r2, r4
 8005886:	4630      	mov	r0, r6
 8005888:	f7ff ff1c 	bl	80056c4 <__multiply>
 800588c:	4680      	mov	r8, r0
 800588e:	4639      	mov	r1, r7
 8005890:	4630      	mov	r0, r6
 8005892:	f7ff fe4b 	bl	800552c <_Bfree>
 8005896:	4647      	mov	r7, r8
 8005898:	106d      	asrs	r5, r5, #1
 800589a:	d00b      	beq.n	80058b4 <__pow5mult+0xa0>
 800589c:	6820      	ldr	r0, [r4, #0]
 800589e:	b938      	cbnz	r0, 80058b0 <__pow5mult+0x9c>
 80058a0:	4622      	mov	r2, r4
 80058a2:	4621      	mov	r1, r4
 80058a4:	4630      	mov	r0, r6
 80058a6:	f7ff ff0d 	bl	80056c4 <__multiply>
 80058aa:	6020      	str	r0, [r4, #0]
 80058ac:	f8c0 9000 	str.w	r9, [r0]
 80058b0:	4604      	mov	r4, r0
 80058b2:	e7e4      	b.n	800587e <__pow5mult+0x6a>
 80058b4:	4638      	mov	r0, r7
 80058b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ba:	bf00      	nop
 80058bc:	08006ea0 	.word	0x08006ea0
 80058c0:	08006cd1 	.word	0x08006cd1
 80058c4:	08006d54 	.word	0x08006d54

080058c8 <__lshift>:
 80058c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058cc:	460c      	mov	r4, r1
 80058ce:	4607      	mov	r7, r0
 80058d0:	4691      	mov	r9, r2
 80058d2:	6923      	ldr	r3, [r4, #16]
 80058d4:	6849      	ldr	r1, [r1, #4]
 80058d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80058da:	68a3      	ldr	r3, [r4, #8]
 80058dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80058e0:	f108 0601 	add.w	r6, r8, #1
 80058e4:	42b3      	cmp	r3, r6
 80058e6:	db0b      	blt.n	8005900 <__lshift+0x38>
 80058e8:	4638      	mov	r0, r7
 80058ea:	f7ff fddf 	bl	80054ac <_Balloc>
 80058ee:	4605      	mov	r5, r0
 80058f0:	b948      	cbnz	r0, 8005906 <__lshift+0x3e>
 80058f2:	4602      	mov	r2, r0
 80058f4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80058f8:	4b29      	ldr	r3, [pc, #164]	; (80059a0 <__lshift+0xd8>)
 80058fa:	482a      	ldr	r0, [pc, #168]	; (80059a4 <__lshift+0xdc>)
 80058fc:	f000 fbb4 	bl	8006068 <__assert_func>
 8005900:	3101      	adds	r1, #1
 8005902:	005b      	lsls	r3, r3, #1
 8005904:	e7ee      	b.n	80058e4 <__lshift+0x1c>
 8005906:	2300      	movs	r3, #0
 8005908:	f100 0114 	add.w	r1, r0, #20
 800590c:	f100 0210 	add.w	r2, r0, #16
 8005910:	4618      	mov	r0, r3
 8005912:	4553      	cmp	r3, sl
 8005914:	db37      	blt.n	8005986 <__lshift+0xbe>
 8005916:	6920      	ldr	r0, [r4, #16]
 8005918:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800591c:	f104 0314 	add.w	r3, r4, #20
 8005920:	f019 091f 	ands.w	r9, r9, #31
 8005924:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005928:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800592c:	d02f      	beq.n	800598e <__lshift+0xc6>
 800592e:	468a      	mov	sl, r1
 8005930:	f04f 0c00 	mov.w	ip, #0
 8005934:	f1c9 0e20 	rsb	lr, r9, #32
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	fa02 f209 	lsl.w	r2, r2, r9
 800593e:	ea42 020c 	orr.w	r2, r2, ip
 8005942:	f84a 2b04 	str.w	r2, [sl], #4
 8005946:	f853 2b04 	ldr.w	r2, [r3], #4
 800594a:	4298      	cmp	r0, r3
 800594c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005950:	d8f2      	bhi.n	8005938 <__lshift+0x70>
 8005952:	1b03      	subs	r3, r0, r4
 8005954:	3b15      	subs	r3, #21
 8005956:	f023 0303 	bic.w	r3, r3, #3
 800595a:	3304      	adds	r3, #4
 800595c:	f104 0215 	add.w	r2, r4, #21
 8005960:	4290      	cmp	r0, r2
 8005962:	bf38      	it	cc
 8005964:	2304      	movcc	r3, #4
 8005966:	f841 c003 	str.w	ip, [r1, r3]
 800596a:	f1bc 0f00 	cmp.w	ip, #0
 800596e:	d001      	beq.n	8005974 <__lshift+0xac>
 8005970:	f108 0602 	add.w	r6, r8, #2
 8005974:	3e01      	subs	r6, #1
 8005976:	4638      	mov	r0, r7
 8005978:	4621      	mov	r1, r4
 800597a:	612e      	str	r6, [r5, #16]
 800597c:	f7ff fdd6 	bl	800552c <_Bfree>
 8005980:	4628      	mov	r0, r5
 8005982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005986:	f842 0f04 	str.w	r0, [r2, #4]!
 800598a:	3301      	adds	r3, #1
 800598c:	e7c1      	b.n	8005912 <__lshift+0x4a>
 800598e:	3904      	subs	r1, #4
 8005990:	f853 2b04 	ldr.w	r2, [r3], #4
 8005994:	4298      	cmp	r0, r3
 8005996:	f841 2f04 	str.w	r2, [r1, #4]!
 800599a:	d8f9      	bhi.n	8005990 <__lshift+0xc8>
 800599c:	e7ea      	b.n	8005974 <__lshift+0xac>
 800599e:	bf00      	nop
 80059a0:	08006d43 	.word	0x08006d43
 80059a4:	08006d54 	.word	0x08006d54

080059a8 <__mcmp>:
 80059a8:	4603      	mov	r3, r0
 80059aa:	690a      	ldr	r2, [r1, #16]
 80059ac:	6900      	ldr	r0, [r0, #16]
 80059ae:	b530      	push	{r4, r5, lr}
 80059b0:	1a80      	subs	r0, r0, r2
 80059b2:	d10d      	bne.n	80059d0 <__mcmp+0x28>
 80059b4:	3314      	adds	r3, #20
 80059b6:	3114      	adds	r1, #20
 80059b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80059bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80059c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80059c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80059c8:	4295      	cmp	r5, r2
 80059ca:	d002      	beq.n	80059d2 <__mcmp+0x2a>
 80059cc:	d304      	bcc.n	80059d8 <__mcmp+0x30>
 80059ce:	2001      	movs	r0, #1
 80059d0:	bd30      	pop	{r4, r5, pc}
 80059d2:	42a3      	cmp	r3, r4
 80059d4:	d3f4      	bcc.n	80059c0 <__mcmp+0x18>
 80059d6:	e7fb      	b.n	80059d0 <__mcmp+0x28>
 80059d8:	f04f 30ff 	mov.w	r0, #4294967295
 80059dc:	e7f8      	b.n	80059d0 <__mcmp+0x28>
	...

080059e0 <__mdiff>:
 80059e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059e4:	460d      	mov	r5, r1
 80059e6:	4607      	mov	r7, r0
 80059e8:	4611      	mov	r1, r2
 80059ea:	4628      	mov	r0, r5
 80059ec:	4614      	mov	r4, r2
 80059ee:	f7ff ffdb 	bl	80059a8 <__mcmp>
 80059f2:	1e06      	subs	r6, r0, #0
 80059f4:	d111      	bne.n	8005a1a <__mdiff+0x3a>
 80059f6:	4631      	mov	r1, r6
 80059f8:	4638      	mov	r0, r7
 80059fa:	f7ff fd57 	bl	80054ac <_Balloc>
 80059fe:	4602      	mov	r2, r0
 8005a00:	b928      	cbnz	r0, 8005a0e <__mdiff+0x2e>
 8005a02:	f240 2132 	movw	r1, #562	; 0x232
 8005a06:	4b3a      	ldr	r3, [pc, #232]	; (8005af0 <__mdiff+0x110>)
 8005a08:	483a      	ldr	r0, [pc, #232]	; (8005af4 <__mdiff+0x114>)
 8005a0a:	f000 fb2d 	bl	8006068 <__assert_func>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005a14:	4610      	mov	r0, r2
 8005a16:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a1a:	bfa4      	itt	ge
 8005a1c:	4623      	movge	r3, r4
 8005a1e:	462c      	movge	r4, r5
 8005a20:	4638      	mov	r0, r7
 8005a22:	6861      	ldr	r1, [r4, #4]
 8005a24:	bfa6      	itte	ge
 8005a26:	461d      	movge	r5, r3
 8005a28:	2600      	movge	r6, #0
 8005a2a:	2601      	movlt	r6, #1
 8005a2c:	f7ff fd3e 	bl	80054ac <_Balloc>
 8005a30:	4602      	mov	r2, r0
 8005a32:	b918      	cbnz	r0, 8005a3c <__mdiff+0x5c>
 8005a34:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005a38:	4b2d      	ldr	r3, [pc, #180]	; (8005af0 <__mdiff+0x110>)
 8005a3a:	e7e5      	b.n	8005a08 <__mdiff+0x28>
 8005a3c:	f102 0814 	add.w	r8, r2, #20
 8005a40:	46c2      	mov	sl, r8
 8005a42:	f04f 0c00 	mov.w	ip, #0
 8005a46:	6927      	ldr	r7, [r4, #16]
 8005a48:	60c6      	str	r6, [r0, #12]
 8005a4a:	692e      	ldr	r6, [r5, #16]
 8005a4c:	f104 0014 	add.w	r0, r4, #20
 8005a50:	f105 0914 	add.w	r9, r5, #20
 8005a54:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005a58:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005a5c:	3410      	adds	r4, #16
 8005a5e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005a62:	f859 3b04 	ldr.w	r3, [r9], #4
 8005a66:	fa1f f18b 	uxth.w	r1, fp
 8005a6a:	448c      	add	ip, r1
 8005a6c:	b299      	uxth	r1, r3
 8005a6e:	0c1b      	lsrs	r3, r3, #16
 8005a70:	ebac 0101 	sub.w	r1, ip, r1
 8005a74:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005a78:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005a7c:	b289      	uxth	r1, r1
 8005a7e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005a82:	454e      	cmp	r6, r9
 8005a84:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005a88:	f84a 3b04 	str.w	r3, [sl], #4
 8005a8c:	d8e7      	bhi.n	8005a5e <__mdiff+0x7e>
 8005a8e:	1b73      	subs	r3, r6, r5
 8005a90:	3b15      	subs	r3, #21
 8005a92:	f023 0303 	bic.w	r3, r3, #3
 8005a96:	3515      	adds	r5, #21
 8005a98:	3304      	adds	r3, #4
 8005a9a:	42ae      	cmp	r6, r5
 8005a9c:	bf38      	it	cc
 8005a9e:	2304      	movcc	r3, #4
 8005aa0:	4418      	add	r0, r3
 8005aa2:	4443      	add	r3, r8
 8005aa4:	461e      	mov	r6, r3
 8005aa6:	4605      	mov	r5, r0
 8005aa8:	4575      	cmp	r5, lr
 8005aaa:	d30e      	bcc.n	8005aca <__mdiff+0xea>
 8005aac:	f10e 0103 	add.w	r1, lr, #3
 8005ab0:	1a09      	subs	r1, r1, r0
 8005ab2:	f021 0103 	bic.w	r1, r1, #3
 8005ab6:	3803      	subs	r0, #3
 8005ab8:	4586      	cmp	lr, r0
 8005aba:	bf38      	it	cc
 8005abc:	2100      	movcc	r1, #0
 8005abe:	4419      	add	r1, r3
 8005ac0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005ac4:	b18b      	cbz	r3, 8005aea <__mdiff+0x10a>
 8005ac6:	6117      	str	r7, [r2, #16]
 8005ac8:	e7a4      	b.n	8005a14 <__mdiff+0x34>
 8005aca:	f855 8b04 	ldr.w	r8, [r5], #4
 8005ace:	fa1f f188 	uxth.w	r1, r8
 8005ad2:	4461      	add	r1, ip
 8005ad4:	140c      	asrs	r4, r1, #16
 8005ad6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005ada:	b289      	uxth	r1, r1
 8005adc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005ae0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005ae4:	f846 1b04 	str.w	r1, [r6], #4
 8005ae8:	e7de      	b.n	8005aa8 <__mdiff+0xc8>
 8005aea:	3f01      	subs	r7, #1
 8005aec:	e7e8      	b.n	8005ac0 <__mdiff+0xe0>
 8005aee:	bf00      	nop
 8005af0:	08006d43 	.word	0x08006d43
 8005af4:	08006d54 	.word	0x08006d54

08005af8 <__d2b>:
 8005af8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005afc:	2101      	movs	r1, #1
 8005afe:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005b02:	4690      	mov	r8, r2
 8005b04:	461d      	mov	r5, r3
 8005b06:	f7ff fcd1 	bl	80054ac <_Balloc>
 8005b0a:	4604      	mov	r4, r0
 8005b0c:	b930      	cbnz	r0, 8005b1c <__d2b+0x24>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	f240 310a 	movw	r1, #778	; 0x30a
 8005b14:	4b24      	ldr	r3, [pc, #144]	; (8005ba8 <__d2b+0xb0>)
 8005b16:	4825      	ldr	r0, [pc, #148]	; (8005bac <__d2b+0xb4>)
 8005b18:	f000 faa6 	bl	8006068 <__assert_func>
 8005b1c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005b20:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005b24:	bb2d      	cbnz	r5, 8005b72 <__d2b+0x7a>
 8005b26:	9301      	str	r3, [sp, #4]
 8005b28:	f1b8 0300 	subs.w	r3, r8, #0
 8005b2c:	d026      	beq.n	8005b7c <__d2b+0x84>
 8005b2e:	4668      	mov	r0, sp
 8005b30:	9300      	str	r3, [sp, #0]
 8005b32:	f7ff fd83 	bl	800563c <__lo0bits>
 8005b36:	9900      	ldr	r1, [sp, #0]
 8005b38:	b1f0      	cbz	r0, 8005b78 <__d2b+0x80>
 8005b3a:	9a01      	ldr	r2, [sp, #4]
 8005b3c:	f1c0 0320 	rsb	r3, r0, #32
 8005b40:	fa02 f303 	lsl.w	r3, r2, r3
 8005b44:	430b      	orrs	r3, r1
 8005b46:	40c2      	lsrs	r2, r0
 8005b48:	6163      	str	r3, [r4, #20]
 8005b4a:	9201      	str	r2, [sp, #4]
 8005b4c:	9b01      	ldr	r3, [sp, #4]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	bf14      	ite	ne
 8005b52:	2102      	movne	r1, #2
 8005b54:	2101      	moveq	r1, #1
 8005b56:	61a3      	str	r3, [r4, #24]
 8005b58:	6121      	str	r1, [r4, #16]
 8005b5a:	b1c5      	cbz	r5, 8005b8e <__d2b+0x96>
 8005b5c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005b60:	4405      	add	r5, r0
 8005b62:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005b66:	603d      	str	r5, [r7, #0]
 8005b68:	6030      	str	r0, [r6, #0]
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	b002      	add	sp, #8
 8005b6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b76:	e7d6      	b.n	8005b26 <__d2b+0x2e>
 8005b78:	6161      	str	r1, [r4, #20]
 8005b7a:	e7e7      	b.n	8005b4c <__d2b+0x54>
 8005b7c:	a801      	add	r0, sp, #4
 8005b7e:	f7ff fd5d 	bl	800563c <__lo0bits>
 8005b82:	2101      	movs	r1, #1
 8005b84:	9b01      	ldr	r3, [sp, #4]
 8005b86:	6121      	str	r1, [r4, #16]
 8005b88:	6163      	str	r3, [r4, #20]
 8005b8a:	3020      	adds	r0, #32
 8005b8c:	e7e5      	b.n	8005b5a <__d2b+0x62>
 8005b8e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005b92:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005b96:	6038      	str	r0, [r7, #0]
 8005b98:	6918      	ldr	r0, [r3, #16]
 8005b9a:	f7ff fd2f 	bl	80055fc <__hi0bits>
 8005b9e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005ba2:	6031      	str	r1, [r6, #0]
 8005ba4:	e7e1      	b.n	8005b6a <__d2b+0x72>
 8005ba6:	bf00      	nop
 8005ba8:	08006d43 	.word	0x08006d43
 8005bac:	08006d54 	.word	0x08006d54

08005bb0 <_calloc_r>:
 8005bb0:	b570      	push	{r4, r5, r6, lr}
 8005bb2:	fba1 5402 	umull	r5, r4, r1, r2
 8005bb6:	b934      	cbnz	r4, 8005bc6 <_calloc_r+0x16>
 8005bb8:	4629      	mov	r1, r5
 8005bba:	f000 f875 	bl	8005ca8 <_malloc_r>
 8005bbe:	4606      	mov	r6, r0
 8005bc0:	b928      	cbnz	r0, 8005bce <_calloc_r+0x1e>
 8005bc2:	4630      	mov	r0, r6
 8005bc4:	bd70      	pop	{r4, r5, r6, pc}
 8005bc6:	220c      	movs	r2, #12
 8005bc8:	2600      	movs	r6, #0
 8005bca:	6002      	str	r2, [r0, #0]
 8005bcc:	e7f9      	b.n	8005bc2 <_calloc_r+0x12>
 8005bce:	462a      	mov	r2, r5
 8005bd0:	4621      	mov	r1, r4
 8005bd2:	f7fe f92b 	bl	8003e2c <memset>
 8005bd6:	e7f4      	b.n	8005bc2 <_calloc_r+0x12>

08005bd8 <_free_r>:
 8005bd8:	b538      	push	{r3, r4, r5, lr}
 8005bda:	4605      	mov	r5, r0
 8005bdc:	2900      	cmp	r1, #0
 8005bde:	d040      	beq.n	8005c62 <_free_r+0x8a>
 8005be0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005be4:	1f0c      	subs	r4, r1, #4
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	bfb8      	it	lt
 8005bea:	18e4      	addlt	r4, r4, r3
 8005bec:	f000 fa98 	bl	8006120 <__malloc_lock>
 8005bf0:	4a1c      	ldr	r2, [pc, #112]	; (8005c64 <_free_r+0x8c>)
 8005bf2:	6813      	ldr	r3, [r2, #0]
 8005bf4:	b933      	cbnz	r3, 8005c04 <_free_r+0x2c>
 8005bf6:	6063      	str	r3, [r4, #4]
 8005bf8:	6014      	str	r4, [r2, #0]
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c00:	f000 ba94 	b.w	800612c <__malloc_unlock>
 8005c04:	42a3      	cmp	r3, r4
 8005c06:	d908      	bls.n	8005c1a <_free_r+0x42>
 8005c08:	6820      	ldr	r0, [r4, #0]
 8005c0a:	1821      	adds	r1, r4, r0
 8005c0c:	428b      	cmp	r3, r1
 8005c0e:	bf01      	itttt	eq
 8005c10:	6819      	ldreq	r1, [r3, #0]
 8005c12:	685b      	ldreq	r3, [r3, #4]
 8005c14:	1809      	addeq	r1, r1, r0
 8005c16:	6021      	streq	r1, [r4, #0]
 8005c18:	e7ed      	b.n	8005bf6 <_free_r+0x1e>
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	b10b      	cbz	r3, 8005c24 <_free_r+0x4c>
 8005c20:	42a3      	cmp	r3, r4
 8005c22:	d9fa      	bls.n	8005c1a <_free_r+0x42>
 8005c24:	6811      	ldr	r1, [r2, #0]
 8005c26:	1850      	adds	r0, r2, r1
 8005c28:	42a0      	cmp	r0, r4
 8005c2a:	d10b      	bne.n	8005c44 <_free_r+0x6c>
 8005c2c:	6820      	ldr	r0, [r4, #0]
 8005c2e:	4401      	add	r1, r0
 8005c30:	1850      	adds	r0, r2, r1
 8005c32:	4283      	cmp	r3, r0
 8005c34:	6011      	str	r1, [r2, #0]
 8005c36:	d1e0      	bne.n	8005bfa <_free_r+0x22>
 8005c38:	6818      	ldr	r0, [r3, #0]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	4401      	add	r1, r0
 8005c3e:	6011      	str	r1, [r2, #0]
 8005c40:	6053      	str	r3, [r2, #4]
 8005c42:	e7da      	b.n	8005bfa <_free_r+0x22>
 8005c44:	d902      	bls.n	8005c4c <_free_r+0x74>
 8005c46:	230c      	movs	r3, #12
 8005c48:	602b      	str	r3, [r5, #0]
 8005c4a:	e7d6      	b.n	8005bfa <_free_r+0x22>
 8005c4c:	6820      	ldr	r0, [r4, #0]
 8005c4e:	1821      	adds	r1, r4, r0
 8005c50:	428b      	cmp	r3, r1
 8005c52:	bf01      	itttt	eq
 8005c54:	6819      	ldreq	r1, [r3, #0]
 8005c56:	685b      	ldreq	r3, [r3, #4]
 8005c58:	1809      	addeq	r1, r1, r0
 8005c5a:	6021      	streq	r1, [r4, #0]
 8005c5c:	6063      	str	r3, [r4, #4]
 8005c5e:	6054      	str	r4, [r2, #4]
 8005c60:	e7cb      	b.n	8005bfa <_free_r+0x22>
 8005c62:	bd38      	pop	{r3, r4, r5, pc}
 8005c64:	2000045c 	.word	0x2000045c

08005c68 <sbrk_aligned>:
 8005c68:	b570      	push	{r4, r5, r6, lr}
 8005c6a:	4e0e      	ldr	r6, [pc, #56]	; (8005ca4 <sbrk_aligned+0x3c>)
 8005c6c:	460c      	mov	r4, r1
 8005c6e:	6831      	ldr	r1, [r6, #0]
 8005c70:	4605      	mov	r5, r0
 8005c72:	b911      	cbnz	r1, 8005c7a <sbrk_aligned+0x12>
 8005c74:	f000 f9e8 	bl	8006048 <_sbrk_r>
 8005c78:	6030      	str	r0, [r6, #0]
 8005c7a:	4621      	mov	r1, r4
 8005c7c:	4628      	mov	r0, r5
 8005c7e:	f000 f9e3 	bl	8006048 <_sbrk_r>
 8005c82:	1c43      	adds	r3, r0, #1
 8005c84:	d00a      	beq.n	8005c9c <sbrk_aligned+0x34>
 8005c86:	1cc4      	adds	r4, r0, #3
 8005c88:	f024 0403 	bic.w	r4, r4, #3
 8005c8c:	42a0      	cmp	r0, r4
 8005c8e:	d007      	beq.n	8005ca0 <sbrk_aligned+0x38>
 8005c90:	1a21      	subs	r1, r4, r0
 8005c92:	4628      	mov	r0, r5
 8005c94:	f000 f9d8 	bl	8006048 <_sbrk_r>
 8005c98:	3001      	adds	r0, #1
 8005c9a:	d101      	bne.n	8005ca0 <sbrk_aligned+0x38>
 8005c9c:	f04f 34ff 	mov.w	r4, #4294967295
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	bd70      	pop	{r4, r5, r6, pc}
 8005ca4:	20000460 	.word	0x20000460

08005ca8 <_malloc_r>:
 8005ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cac:	1ccd      	adds	r5, r1, #3
 8005cae:	f025 0503 	bic.w	r5, r5, #3
 8005cb2:	3508      	adds	r5, #8
 8005cb4:	2d0c      	cmp	r5, #12
 8005cb6:	bf38      	it	cc
 8005cb8:	250c      	movcc	r5, #12
 8005cba:	2d00      	cmp	r5, #0
 8005cbc:	4607      	mov	r7, r0
 8005cbe:	db01      	blt.n	8005cc4 <_malloc_r+0x1c>
 8005cc0:	42a9      	cmp	r1, r5
 8005cc2:	d905      	bls.n	8005cd0 <_malloc_r+0x28>
 8005cc4:	230c      	movs	r3, #12
 8005cc6:	2600      	movs	r6, #0
 8005cc8:	603b      	str	r3, [r7, #0]
 8005cca:	4630      	mov	r0, r6
 8005ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cd0:	4e2e      	ldr	r6, [pc, #184]	; (8005d8c <_malloc_r+0xe4>)
 8005cd2:	f000 fa25 	bl	8006120 <__malloc_lock>
 8005cd6:	6833      	ldr	r3, [r6, #0]
 8005cd8:	461c      	mov	r4, r3
 8005cda:	bb34      	cbnz	r4, 8005d2a <_malloc_r+0x82>
 8005cdc:	4629      	mov	r1, r5
 8005cde:	4638      	mov	r0, r7
 8005ce0:	f7ff ffc2 	bl	8005c68 <sbrk_aligned>
 8005ce4:	1c43      	adds	r3, r0, #1
 8005ce6:	4604      	mov	r4, r0
 8005ce8:	d14d      	bne.n	8005d86 <_malloc_r+0xde>
 8005cea:	6834      	ldr	r4, [r6, #0]
 8005cec:	4626      	mov	r6, r4
 8005cee:	2e00      	cmp	r6, #0
 8005cf0:	d140      	bne.n	8005d74 <_malloc_r+0xcc>
 8005cf2:	6823      	ldr	r3, [r4, #0]
 8005cf4:	4631      	mov	r1, r6
 8005cf6:	4638      	mov	r0, r7
 8005cf8:	eb04 0803 	add.w	r8, r4, r3
 8005cfc:	f000 f9a4 	bl	8006048 <_sbrk_r>
 8005d00:	4580      	cmp	r8, r0
 8005d02:	d13a      	bne.n	8005d7a <_malloc_r+0xd2>
 8005d04:	6821      	ldr	r1, [r4, #0]
 8005d06:	3503      	adds	r5, #3
 8005d08:	1a6d      	subs	r5, r5, r1
 8005d0a:	f025 0503 	bic.w	r5, r5, #3
 8005d0e:	3508      	adds	r5, #8
 8005d10:	2d0c      	cmp	r5, #12
 8005d12:	bf38      	it	cc
 8005d14:	250c      	movcc	r5, #12
 8005d16:	4638      	mov	r0, r7
 8005d18:	4629      	mov	r1, r5
 8005d1a:	f7ff ffa5 	bl	8005c68 <sbrk_aligned>
 8005d1e:	3001      	adds	r0, #1
 8005d20:	d02b      	beq.n	8005d7a <_malloc_r+0xd2>
 8005d22:	6823      	ldr	r3, [r4, #0]
 8005d24:	442b      	add	r3, r5
 8005d26:	6023      	str	r3, [r4, #0]
 8005d28:	e00e      	b.n	8005d48 <_malloc_r+0xa0>
 8005d2a:	6822      	ldr	r2, [r4, #0]
 8005d2c:	1b52      	subs	r2, r2, r5
 8005d2e:	d41e      	bmi.n	8005d6e <_malloc_r+0xc6>
 8005d30:	2a0b      	cmp	r2, #11
 8005d32:	d916      	bls.n	8005d62 <_malloc_r+0xba>
 8005d34:	1961      	adds	r1, r4, r5
 8005d36:	42a3      	cmp	r3, r4
 8005d38:	6025      	str	r5, [r4, #0]
 8005d3a:	bf18      	it	ne
 8005d3c:	6059      	strne	r1, [r3, #4]
 8005d3e:	6863      	ldr	r3, [r4, #4]
 8005d40:	bf08      	it	eq
 8005d42:	6031      	streq	r1, [r6, #0]
 8005d44:	5162      	str	r2, [r4, r5]
 8005d46:	604b      	str	r3, [r1, #4]
 8005d48:	4638      	mov	r0, r7
 8005d4a:	f104 060b 	add.w	r6, r4, #11
 8005d4e:	f000 f9ed 	bl	800612c <__malloc_unlock>
 8005d52:	f026 0607 	bic.w	r6, r6, #7
 8005d56:	1d23      	adds	r3, r4, #4
 8005d58:	1af2      	subs	r2, r6, r3
 8005d5a:	d0b6      	beq.n	8005cca <_malloc_r+0x22>
 8005d5c:	1b9b      	subs	r3, r3, r6
 8005d5e:	50a3      	str	r3, [r4, r2]
 8005d60:	e7b3      	b.n	8005cca <_malloc_r+0x22>
 8005d62:	6862      	ldr	r2, [r4, #4]
 8005d64:	42a3      	cmp	r3, r4
 8005d66:	bf0c      	ite	eq
 8005d68:	6032      	streq	r2, [r6, #0]
 8005d6a:	605a      	strne	r2, [r3, #4]
 8005d6c:	e7ec      	b.n	8005d48 <_malloc_r+0xa0>
 8005d6e:	4623      	mov	r3, r4
 8005d70:	6864      	ldr	r4, [r4, #4]
 8005d72:	e7b2      	b.n	8005cda <_malloc_r+0x32>
 8005d74:	4634      	mov	r4, r6
 8005d76:	6876      	ldr	r6, [r6, #4]
 8005d78:	e7b9      	b.n	8005cee <_malloc_r+0x46>
 8005d7a:	230c      	movs	r3, #12
 8005d7c:	4638      	mov	r0, r7
 8005d7e:	603b      	str	r3, [r7, #0]
 8005d80:	f000 f9d4 	bl	800612c <__malloc_unlock>
 8005d84:	e7a1      	b.n	8005cca <_malloc_r+0x22>
 8005d86:	6025      	str	r5, [r4, #0]
 8005d88:	e7de      	b.n	8005d48 <_malloc_r+0xa0>
 8005d8a:	bf00      	nop
 8005d8c:	2000045c 	.word	0x2000045c

08005d90 <__ssputs_r>:
 8005d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d94:	688e      	ldr	r6, [r1, #8]
 8005d96:	4682      	mov	sl, r0
 8005d98:	429e      	cmp	r6, r3
 8005d9a:	460c      	mov	r4, r1
 8005d9c:	4690      	mov	r8, r2
 8005d9e:	461f      	mov	r7, r3
 8005da0:	d838      	bhi.n	8005e14 <__ssputs_r+0x84>
 8005da2:	898a      	ldrh	r2, [r1, #12]
 8005da4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005da8:	d032      	beq.n	8005e10 <__ssputs_r+0x80>
 8005daa:	6825      	ldr	r5, [r4, #0]
 8005dac:	6909      	ldr	r1, [r1, #16]
 8005dae:	3301      	adds	r3, #1
 8005db0:	eba5 0901 	sub.w	r9, r5, r1
 8005db4:	6965      	ldr	r5, [r4, #20]
 8005db6:	444b      	add	r3, r9
 8005db8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005dbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005dc0:	106d      	asrs	r5, r5, #1
 8005dc2:	429d      	cmp	r5, r3
 8005dc4:	bf38      	it	cc
 8005dc6:	461d      	movcc	r5, r3
 8005dc8:	0553      	lsls	r3, r2, #21
 8005dca:	d531      	bpl.n	8005e30 <__ssputs_r+0xa0>
 8005dcc:	4629      	mov	r1, r5
 8005dce:	f7ff ff6b 	bl	8005ca8 <_malloc_r>
 8005dd2:	4606      	mov	r6, r0
 8005dd4:	b950      	cbnz	r0, 8005dec <__ssputs_r+0x5c>
 8005dd6:	230c      	movs	r3, #12
 8005dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ddc:	f8ca 3000 	str.w	r3, [sl]
 8005de0:	89a3      	ldrh	r3, [r4, #12]
 8005de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005de6:	81a3      	strh	r3, [r4, #12]
 8005de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dec:	464a      	mov	r2, r9
 8005dee:	6921      	ldr	r1, [r4, #16]
 8005df0:	f7ff fb4e 	bl	8005490 <memcpy>
 8005df4:	89a3      	ldrh	r3, [r4, #12]
 8005df6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005dfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dfe:	81a3      	strh	r3, [r4, #12]
 8005e00:	6126      	str	r6, [r4, #16]
 8005e02:	444e      	add	r6, r9
 8005e04:	6026      	str	r6, [r4, #0]
 8005e06:	463e      	mov	r6, r7
 8005e08:	6165      	str	r5, [r4, #20]
 8005e0a:	eba5 0509 	sub.w	r5, r5, r9
 8005e0e:	60a5      	str	r5, [r4, #8]
 8005e10:	42be      	cmp	r6, r7
 8005e12:	d900      	bls.n	8005e16 <__ssputs_r+0x86>
 8005e14:	463e      	mov	r6, r7
 8005e16:	4632      	mov	r2, r6
 8005e18:	4641      	mov	r1, r8
 8005e1a:	6820      	ldr	r0, [r4, #0]
 8005e1c:	f000 f966 	bl	80060ec <memmove>
 8005e20:	68a3      	ldr	r3, [r4, #8]
 8005e22:	2000      	movs	r0, #0
 8005e24:	1b9b      	subs	r3, r3, r6
 8005e26:	60a3      	str	r3, [r4, #8]
 8005e28:	6823      	ldr	r3, [r4, #0]
 8005e2a:	4433      	add	r3, r6
 8005e2c:	6023      	str	r3, [r4, #0]
 8005e2e:	e7db      	b.n	8005de8 <__ssputs_r+0x58>
 8005e30:	462a      	mov	r2, r5
 8005e32:	f000 f981 	bl	8006138 <_realloc_r>
 8005e36:	4606      	mov	r6, r0
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	d1e1      	bne.n	8005e00 <__ssputs_r+0x70>
 8005e3c:	4650      	mov	r0, sl
 8005e3e:	6921      	ldr	r1, [r4, #16]
 8005e40:	f7ff feca 	bl	8005bd8 <_free_r>
 8005e44:	e7c7      	b.n	8005dd6 <__ssputs_r+0x46>
	...

08005e48 <_svfiprintf_r>:
 8005e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e4c:	4698      	mov	r8, r3
 8005e4e:	898b      	ldrh	r3, [r1, #12]
 8005e50:	4607      	mov	r7, r0
 8005e52:	061b      	lsls	r3, r3, #24
 8005e54:	460d      	mov	r5, r1
 8005e56:	4614      	mov	r4, r2
 8005e58:	b09d      	sub	sp, #116	; 0x74
 8005e5a:	d50e      	bpl.n	8005e7a <_svfiprintf_r+0x32>
 8005e5c:	690b      	ldr	r3, [r1, #16]
 8005e5e:	b963      	cbnz	r3, 8005e7a <_svfiprintf_r+0x32>
 8005e60:	2140      	movs	r1, #64	; 0x40
 8005e62:	f7ff ff21 	bl	8005ca8 <_malloc_r>
 8005e66:	6028      	str	r0, [r5, #0]
 8005e68:	6128      	str	r0, [r5, #16]
 8005e6a:	b920      	cbnz	r0, 8005e76 <_svfiprintf_r+0x2e>
 8005e6c:	230c      	movs	r3, #12
 8005e6e:	603b      	str	r3, [r7, #0]
 8005e70:	f04f 30ff 	mov.w	r0, #4294967295
 8005e74:	e0d1      	b.n	800601a <_svfiprintf_r+0x1d2>
 8005e76:	2340      	movs	r3, #64	; 0x40
 8005e78:	616b      	str	r3, [r5, #20]
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	9309      	str	r3, [sp, #36]	; 0x24
 8005e7e:	2320      	movs	r3, #32
 8005e80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e84:	2330      	movs	r3, #48	; 0x30
 8005e86:	f04f 0901 	mov.w	r9, #1
 8005e8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e8e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006034 <_svfiprintf_r+0x1ec>
 8005e92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e96:	4623      	mov	r3, r4
 8005e98:	469a      	mov	sl, r3
 8005e9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e9e:	b10a      	cbz	r2, 8005ea4 <_svfiprintf_r+0x5c>
 8005ea0:	2a25      	cmp	r2, #37	; 0x25
 8005ea2:	d1f9      	bne.n	8005e98 <_svfiprintf_r+0x50>
 8005ea4:	ebba 0b04 	subs.w	fp, sl, r4
 8005ea8:	d00b      	beq.n	8005ec2 <_svfiprintf_r+0x7a>
 8005eaa:	465b      	mov	r3, fp
 8005eac:	4622      	mov	r2, r4
 8005eae:	4629      	mov	r1, r5
 8005eb0:	4638      	mov	r0, r7
 8005eb2:	f7ff ff6d 	bl	8005d90 <__ssputs_r>
 8005eb6:	3001      	adds	r0, #1
 8005eb8:	f000 80aa 	beq.w	8006010 <_svfiprintf_r+0x1c8>
 8005ebc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ebe:	445a      	add	r2, fp
 8005ec0:	9209      	str	r2, [sp, #36]	; 0x24
 8005ec2:	f89a 3000 	ldrb.w	r3, [sl]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f000 80a2 	beq.w	8006010 <_svfiprintf_r+0x1c8>
 8005ecc:	2300      	movs	r3, #0
 8005ece:	f04f 32ff 	mov.w	r2, #4294967295
 8005ed2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ed6:	f10a 0a01 	add.w	sl, sl, #1
 8005eda:	9304      	str	r3, [sp, #16]
 8005edc:	9307      	str	r3, [sp, #28]
 8005ede:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ee2:	931a      	str	r3, [sp, #104]	; 0x68
 8005ee4:	4654      	mov	r4, sl
 8005ee6:	2205      	movs	r2, #5
 8005ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005eec:	4851      	ldr	r0, [pc, #324]	; (8006034 <_svfiprintf_r+0x1ec>)
 8005eee:	f7ff fac1 	bl	8005474 <memchr>
 8005ef2:	9a04      	ldr	r2, [sp, #16]
 8005ef4:	b9d8      	cbnz	r0, 8005f2e <_svfiprintf_r+0xe6>
 8005ef6:	06d0      	lsls	r0, r2, #27
 8005ef8:	bf44      	itt	mi
 8005efa:	2320      	movmi	r3, #32
 8005efc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f00:	0711      	lsls	r1, r2, #28
 8005f02:	bf44      	itt	mi
 8005f04:	232b      	movmi	r3, #43	; 0x2b
 8005f06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f0a:	f89a 3000 	ldrb.w	r3, [sl]
 8005f0e:	2b2a      	cmp	r3, #42	; 0x2a
 8005f10:	d015      	beq.n	8005f3e <_svfiprintf_r+0xf6>
 8005f12:	4654      	mov	r4, sl
 8005f14:	2000      	movs	r0, #0
 8005f16:	f04f 0c0a 	mov.w	ip, #10
 8005f1a:	9a07      	ldr	r2, [sp, #28]
 8005f1c:	4621      	mov	r1, r4
 8005f1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f22:	3b30      	subs	r3, #48	; 0x30
 8005f24:	2b09      	cmp	r3, #9
 8005f26:	d94e      	bls.n	8005fc6 <_svfiprintf_r+0x17e>
 8005f28:	b1b0      	cbz	r0, 8005f58 <_svfiprintf_r+0x110>
 8005f2a:	9207      	str	r2, [sp, #28]
 8005f2c:	e014      	b.n	8005f58 <_svfiprintf_r+0x110>
 8005f2e:	eba0 0308 	sub.w	r3, r0, r8
 8005f32:	fa09 f303 	lsl.w	r3, r9, r3
 8005f36:	4313      	orrs	r3, r2
 8005f38:	46a2      	mov	sl, r4
 8005f3a:	9304      	str	r3, [sp, #16]
 8005f3c:	e7d2      	b.n	8005ee4 <_svfiprintf_r+0x9c>
 8005f3e:	9b03      	ldr	r3, [sp, #12]
 8005f40:	1d19      	adds	r1, r3, #4
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	9103      	str	r1, [sp, #12]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	bfbb      	ittet	lt
 8005f4a:	425b      	neglt	r3, r3
 8005f4c:	f042 0202 	orrlt.w	r2, r2, #2
 8005f50:	9307      	strge	r3, [sp, #28]
 8005f52:	9307      	strlt	r3, [sp, #28]
 8005f54:	bfb8      	it	lt
 8005f56:	9204      	strlt	r2, [sp, #16]
 8005f58:	7823      	ldrb	r3, [r4, #0]
 8005f5a:	2b2e      	cmp	r3, #46	; 0x2e
 8005f5c:	d10c      	bne.n	8005f78 <_svfiprintf_r+0x130>
 8005f5e:	7863      	ldrb	r3, [r4, #1]
 8005f60:	2b2a      	cmp	r3, #42	; 0x2a
 8005f62:	d135      	bne.n	8005fd0 <_svfiprintf_r+0x188>
 8005f64:	9b03      	ldr	r3, [sp, #12]
 8005f66:	3402      	adds	r4, #2
 8005f68:	1d1a      	adds	r2, r3, #4
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	9203      	str	r2, [sp, #12]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	bfb8      	it	lt
 8005f72:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f76:	9305      	str	r3, [sp, #20]
 8005f78:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8006038 <_svfiprintf_r+0x1f0>
 8005f7c:	2203      	movs	r2, #3
 8005f7e:	4650      	mov	r0, sl
 8005f80:	7821      	ldrb	r1, [r4, #0]
 8005f82:	f7ff fa77 	bl	8005474 <memchr>
 8005f86:	b140      	cbz	r0, 8005f9a <_svfiprintf_r+0x152>
 8005f88:	2340      	movs	r3, #64	; 0x40
 8005f8a:	eba0 000a 	sub.w	r0, r0, sl
 8005f8e:	fa03 f000 	lsl.w	r0, r3, r0
 8005f92:	9b04      	ldr	r3, [sp, #16]
 8005f94:	3401      	adds	r4, #1
 8005f96:	4303      	orrs	r3, r0
 8005f98:	9304      	str	r3, [sp, #16]
 8005f9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f9e:	2206      	movs	r2, #6
 8005fa0:	4826      	ldr	r0, [pc, #152]	; (800603c <_svfiprintf_r+0x1f4>)
 8005fa2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fa6:	f7ff fa65 	bl	8005474 <memchr>
 8005faa:	2800      	cmp	r0, #0
 8005fac:	d038      	beq.n	8006020 <_svfiprintf_r+0x1d8>
 8005fae:	4b24      	ldr	r3, [pc, #144]	; (8006040 <_svfiprintf_r+0x1f8>)
 8005fb0:	bb1b      	cbnz	r3, 8005ffa <_svfiprintf_r+0x1b2>
 8005fb2:	9b03      	ldr	r3, [sp, #12]
 8005fb4:	3307      	adds	r3, #7
 8005fb6:	f023 0307 	bic.w	r3, r3, #7
 8005fba:	3308      	adds	r3, #8
 8005fbc:	9303      	str	r3, [sp, #12]
 8005fbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fc0:	4433      	add	r3, r6
 8005fc2:	9309      	str	r3, [sp, #36]	; 0x24
 8005fc4:	e767      	b.n	8005e96 <_svfiprintf_r+0x4e>
 8005fc6:	460c      	mov	r4, r1
 8005fc8:	2001      	movs	r0, #1
 8005fca:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fce:	e7a5      	b.n	8005f1c <_svfiprintf_r+0xd4>
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	f04f 0c0a 	mov.w	ip, #10
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	3401      	adds	r4, #1
 8005fda:	9305      	str	r3, [sp, #20]
 8005fdc:	4620      	mov	r0, r4
 8005fde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005fe2:	3a30      	subs	r2, #48	; 0x30
 8005fe4:	2a09      	cmp	r2, #9
 8005fe6:	d903      	bls.n	8005ff0 <_svfiprintf_r+0x1a8>
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d0c5      	beq.n	8005f78 <_svfiprintf_r+0x130>
 8005fec:	9105      	str	r1, [sp, #20]
 8005fee:	e7c3      	b.n	8005f78 <_svfiprintf_r+0x130>
 8005ff0:	4604      	mov	r4, r0
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ff8:	e7f0      	b.n	8005fdc <_svfiprintf_r+0x194>
 8005ffa:	ab03      	add	r3, sp, #12
 8005ffc:	9300      	str	r3, [sp, #0]
 8005ffe:	462a      	mov	r2, r5
 8006000:	4638      	mov	r0, r7
 8006002:	4b10      	ldr	r3, [pc, #64]	; (8006044 <_svfiprintf_r+0x1fc>)
 8006004:	a904      	add	r1, sp, #16
 8006006:	f7fd ffb7 	bl	8003f78 <_printf_float>
 800600a:	1c42      	adds	r2, r0, #1
 800600c:	4606      	mov	r6, r0
 800600e:	d1d6      	bne.n	8005fbe <_svfiprintf_r+0x176>
 8006010:	89ab      	ldrh	r3, [r5, #12]
 8006012:	065b      	lsls	r3, r3, #25
 8006014:	f53f af2c 	bmi.w	8005e70 <_svfiprintf_r+0x28>
 8006018:	9809      	ldr	r0, [sp, #36]	; 0x24
 800601a:	b01d      	add	sp, #116	; 0x74
 800601c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006020:	ab03      	add	r3, sp, #12
 8006022:	9300      	str	r3, [sp, #0]
 8006024:	462a      	mov	r2, r5
 8006026:	4638      	mov	r0, r7
 8006028:	4b06      	ldr	r3, [pc, #24]	; (8006044 <_svfiprintf_r+0x1fc>)
 800602a:	a904      	add	r1, sp, #16
 800602c:	f7fe fa40 	bl	80044b0 <_printf_i>
 8006030:	e7eb      	b.n	800600a <_svfiprintf_r+0x1c2>
 8006032:	bf00      	nop
 8006034:	08006eac 	.word	0x08006eac
 8006038:	08006eb2 	.word	0x08006eb2
 800603c:	08006eb6 	.word	0x08006eb6
 8006040:	08003f79 	.word	0x08003f79
 8006044:	08005d91 	.word	0x08005d91

08006048 <_sbrk_r>:
 8006048:	b538      	push	{r3, r4, r5, lr}
 800604a:	2300      	movs	r3, #0
 800604c:	4d05      	ldr	r5, [pc, #20]	; (8006064 <_sbrk_r+0x1c>)
 800604e:	4604      	mov	r4, r0
 8006050:	4608      	mov	r0, r1
 8006052:	602b      	str	r3, [r5, #0]
 8006054:	f7fc f840 	bl	80020d8 <_sbrk>
 8006058:	1c43      	adds	r3, r0, #1
 800605a:	d102      	bne.n	8006062 <_sbrk_r+0x1a>
 800605c:	682b      	ldr	r3, [r5, #0]
 800605e:	b103      	cbz	r3, 8006062 <_sbrk_r+0x1a>
 8006060:	6023      	str	r3, [r4, #0]
 8006062:	bd38      	pop	{r3, r4, r5, pc}
 8006064:	20000464 	.word	0x20000464

08006068 <__assert_func>:
 8006068:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800606a:	4614      	mov	r4, r2
 800606c:	461a      	mov	r2, r3
 800606e:	4b09      	ldr	r3, [pc, #36]	; (8006094 <__assert_func+0x2c>)
 8006070:	4605      	mov	r5, r0
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68d8      	ldr	r0, [r3, #12]
 8006076:	b14c      	cbz	r4, 800608c <__assert_func+0x24>
 8006078:	4b07      	ldr	r3, [pc, #28]	; (8006098 <__assert_func+0x30>)
 800607a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800607e:	9100      	str	r1, [sp, #0]
 8006080:	462b      	mov	r3, r5
 8006082:	4906      	ldr	r1, [pc, #24]	; (800609c <__assert_func+0x34>)
 8006084:	f000 f80e 	bl	80060a4 <fiprintf>
 8006088:	f000 faaa 	bl	80065e0 <abort>
 800608c:	4b04      	ldr	r3, [pc, #16]	; (80060a0 <__assert_func+0x38>)
 800608e:	461c      	mov	r4, r3
 8006090:	e7f3      	b.n	800607a <__assert_func+0x12>
 8006092:	bf00      	nop
 8006094:	20000020 	.word	0x20000020
 8006098:	08006ebd 	.word	0x08006ebd
 800609c:	08006eca 	.word	0x08006eca
 80060a0:	08006ef8 	.word	0x08006ef8

080060a4 <fiprintf>:
 80060a4:	b40e      	push	{r1, r2, r3}
 80060a6:	b503      	push	{r0, r1, lr}
 80060a8:	4601      	mov	r1, r0
 80060aa:	ab03      	add	r3, sp, #12
 80060ac:	4805      	ldr	r0, [pc, #20]	; (80060c4 <fiprintf+0x20>)
 80060ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80060b2:	6800      	ldr	r0, [r0, #0]
 80060b4:	9301      	str	r3, [sp, #4]
 80060b6:	f000 f895 	bl	80061e4 <_vfiprintf_r>
 80060ba:	b002      	add	sp, #8
 80060bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80060c0:	b003      	add	sp, #12
 80060c2:	4770      	bx	lr
 80060c4:	20000020 	.word	0x20000020

080060c8 <__ascii_mbtowc>:
 80060c8:	b082      	sub	sp, #8
 80060ca:	b901      	cbnz	r1, 80060ce <__ascii_mbtowc+0x6>
 80060cc:	a901      	add	r1, sp, #4
 80060ce:	b142      	cbz	r2, 80060e2 <__ascii_mbtowc+0x1a>
 80060d0:	b14b      	cbz	r3, 80060e6 <__ascii_mbtowc+0x1e>
 80060d2:	7813      	ldrb	r3, [r2, #0]
 80060d4:	600b      	str	r3, [r1, #0]
 80060d6:	7812      	ldrb	r2, [r2, #0]
 80060d8:	1e10      	subs	r0, r2, #0
 80060da:	bf18      	it	ne
 80060dc:	2001      	movne	r0, #1
 80060de:	b002      	add	sp, #8
 80060e0:	4770      	bx	lr
 80060e2:	4610      	mov	r0, r2
 80060e4:	e7fb      	b.n	80060de <__ascii_mbtowc+0x16>
 80060e6:	f06f 0001 	mvn.w	r0, #1
 80060ea:	e7f8      	b.n	80060de <__ascii_mbtowc+0x16>

080060ec <memmove>:
 80060ec:	4288      	cmp	r0, r1
 80060ee:	b510      	push	{r4, lr}
 80060f0:	eb01 0402 	add.w	r4, r1, r2
 80060f4:	d902      	bls.n	80060fc <memmove+0x10>
 80060f6:	4284      	cmp	r4, r0
 80060f8:	4623      	mov	r3, r4
 80060fa:	d807      	bhi.n	800610c <memmove+0x20>
 80060fc:	1e43      	subs	r3, r0, #1
 80060fe:	42a1      	cmp	r1, r4
 8006100:	d008      	beq.n	8006114 <memmove+0x28>
 8006102:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006106:	f803 2f01 	strb.w	r2, [r3, #1]!
 800610a:	e7f8      	b.n	80060fe <memmove+0x12>
 800610c:	4601      	mov	r1, r0
 800610e:	4402      	add	r2, r0
 8006110:	428a      	cmp	r2, r1
 8006112:	d100      	bne.n	8006116 <memmove+0x2a>
 8006114:	bd10      	pop	{r4, pc}
 8006116:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800611a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800611e:	e7f7      	b.n	8006110 <memmove+0x24>

08006120 <__malloc_lock>:
 8006120:	4801      	ldr	r0, [pc, #4]	; (8006128 <__malloc_lock+0x8>)
 8006122:	f000 bc19 	b.w	8006958 <__retarget_lock_acquire_recursive>
 8006126:	bf00      	nop
 8006128:	20000468 	.word	0x20000468

0800612c <__malloc_unlock>:
 800612c:	4801      	ldr	r0, [pc, #4]	; (8006134 <__malloc_unlock+0x8>)
 800612e:	f000 bc14 	b.w	800695a <__retarget_lock_release_recursive>
 8006132:	bf00      	nop
 8006134:	20000468 	.word	0x20000468

08006138 <_realloc_r>:
 8006138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800613c:	4680      	mov	r8, r0
 800613e:	4614      	mov	r4, r2
 8006140:	460e      	mov	r6, r1
 8006142:	b921      	cbnz	r1, 800614e <_realloc_r+0x16>
 8006144:	4611      	mov	r1, r2
 8006146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800614a:	f7ff bdad 	b.w	8005ca8 <_malloc_r>
 800614e:	b92a      	cbnz	r2, 800615c <_realloc_r+0x24>
 8006150:	f7ff fd42 	bl	8005bd8 <_free_r>
 8006154:	4625      	mov	r5, r4
 8006156:	4628      	mov	r0, r5
 8006158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800615c:	f000 fc64 	bl	8006a28 <_malloc_usable_size_r>
 8006160:	4284      	cmp	r4, r0
 8006162:	4607      	mov	r7, r0
 8006164:	d802      	bhi.n	800616c <_realloc_r+0x34>
 8006166:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800616a:	d812      	bhi.n	8006192 <_realloc_r+0x5a>
 800616c:	4621      	mov	r1, r4
 800616e:	4640      	mov	r0, r8
 8006170:	f7ff fd9a 	bl	8005ca8 <_malloc_r>
 8006174:	4605      	mov	r5, r0
 8006176:	2800      	cmp	r0, #0
 8006178:	d0ed      	beq.n	8006156 <_realloc_r+0x1e>
 800617a:	42bc      	cmp	r4, r7
 800617c:	4622      	mov	r2, r4
 800617e:	4631      	mov	r1, r6
 8006180:	bf28      	it	cs
 8006182:	463a      	movcs	r2, r7
 8006184:	f7ff f984 	bl	8005490 <memcpy>
 8006188:	4631      	mov	r1, r6
 800618a:	4640      	mov	r0, r8
 800618c:	f7ff fd24 	bl	8005bd8 <_free_r>
 8006190:	e7e1      	b.n	8006156 <_realloc_r+0x1e>
 8006192:	4635      	mov	r5, r6
 8006194:	e7df      	b.n	8006156 <_realloc_r+0x1e>

08006196 <__sfputc_r>:
 8006196:	6893      	ldr	r3, [r2, #8]
 8006198:	b410      	push	{r4}
 800619a:	3b01      	subs	r3, #1
 800619c:	2b00      	cmp	r3, #0
 800619e:	6093      	str	r3, [r2, #8]
 80061a0:	da07      	bge.n	80061b2 <__sfputc_r+0x1c>
 80061a2:	6994      	ldr	r4, [r2, #24]
 80061a4:	42a3      	cmp	r3, r4
 80061a6:	db01      	blt.n	80061ac <__sfputc_r+0x16>
 80061a8:	290a      	cmp	r1, #10
 80061aa:	d102      	bne.n	80061b2 <__sfputc_r+0x1c>
 80061ac:	bc10      	pop	{r4}
 80061ae:	f000 b949 	b.w	8006444 <__swbuf_r>
 80061b2:	6813      	ldr	r3, [r2, #0]
 80061b4:	1c58      	adds	r0, r3, #1
 80061b6:	6010      	str	r0, [r2, #0]
 80061b8:	7019      	strb	r1, [r3, #0]
 80061ba:	4608      	mov	r0, r1
 80061bc:	bc10      	pop	{r4}
 80061be:	4770      	bx	lr

080061c0 <__sfputs_r>:
 80061c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061c2:	4606      	mov	r6, r0
 80061c4:	460f      	mov	r7, r1
 80061c6:	4614      	mov	r4, r2
 80061c8:	18d5      	adds	r5, r2, r3
 80061ca:	42ac      	cmp	r4, r5
 80061cc:	d101      	bne.n	80061d2 <__sfputs_r+0x12>
 80061ce:	2000      	movs	r0, #0
 80061d0:	e007      	b.n	80061e2 <__sfputs_r+0x22>
 80061d2:	463a      	mov	r2, r7
 80061d4:	4630      	mov	r0, r6
 80061d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061da:	f7ff ffdc 	bl	8006196 <__sfputc_r>
 80061de:	1c43      	adds	r3, r0, #1
 80061e0:	d1f3      	bne.n	80061ca <__sfputs_r+0xa>
 80061e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080061e4 <_vfiprintf_r>:
 80061e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e8:	460d      	mov	r5, r1
 80061ea:	4614      	mov	r4, r2
 80061ec:	4698      	mov	r8, r3
 80061ee:	4606      	mov	r6, r0
 80061f0:	b09d      	sub	sp, #116	; 0x74
 80061f2:	b118      	cbz	r0, 80061fc <_vfiprintf_r+0x18>
 80061f4:	6983      	ldr	r3, [r0, #24]
 80061f6:	b90b      	cbnz	r3, 80061fc <_vfiprintf_r+0x18>
 80061f8:	f000 fb10 	bl	800681c <__sinit>
 80061fc:	4b89      	ldr	r3, [pc, #548]	; (8006424 <_vfiprintf_r+0x240>)
 80061fe:	429d      	cmp	r5, r3
 8006200:	d11b      	bne.n	800623a <_vfiprintf_r+0x56>
 8006202:	6875      	ldr	r5, [r6, #4]
 8006204:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006206:	07d9      	lsls	r1, r3, #31
 8006208:	d405      	bmi.n	8006216 <_vfiprintf_r+0x32>
 800620a:	89ab      	ldrh	r3, [r5, #12]
 800620c:	059a      	lsls	r2, r3, #22
 800620e:	d402      	bmi.n	8006216 <_vfiprintf_r+0x32>
 8006210:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006212:	f000 fba1 	bl	8006958 <__retarget_lock_acquire_recursive>
 8006216:	89ab      	ldrh	r3, [r5, #12]
 8006218:	071b      	lsls	r3, r3, #28
 800621a:	d501      	bpl.n	8006220 <_vfiprintf_r+0x3c>
 800621c:	692b      	ldr	r3, [r5, #16]
 800621e:	b9eb      	cbnz	r3, 800625c <_vfiprintf_r+0x78>
 8006220:	4629      	mov	r1, r5
 8006222:	4630      	mov	r0, r6
 8006224:	f000 f96e 	bl	8006504 <__swsetup_r>
 8006228:	b1c0      	cbz	r0, 800625c <_vfiprintf_r+0x78>
 800622a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800622c:	07dc      	lsls	r4, r3, #31
 800622e:	d50e      	bpl.n	800624e <_vfiprintf_r+0x6a>
 8006230:	f04f 30ff 	mov.w	r0, #4294967295
 8006234:	b01d      	add	sp, #116	; 0x74
 8006236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800623a:	4b7b      	ldr	r3, [pc, #492]	; (8006428 <_vfiprintf_r+0x244>)
 800623c:	429d      	cmp	r5, r3
 800623e:	d101      	bne.n	8006244 <_vfiprintf_r+0x60>
 8006240:	68b5      	ldr	r5, [r6, #8]
 8006242:	e7df      	b.n	8006204 <_vfiprintf_r+0x20>
 8006244:	4b79      	ldr	r3, [pc, #484]	; (800642c <_vfiprintf_r+0x248>)
 8006246:	429d      	cmp	r5, r3
 8006248:	bf08      	it	eq
 800624a:	68f5      	ldreq	r5, [r6, #12]
 800624c:	e7da      	b.n	8006204 <_vfiprintf_r+0x20>
 800624e:	89ab      	ldrh	r3, [r5, #12]
 8006250:	0598      	lsls	r0, r3, #22
 8006252:	d4ed      	bmi.n	8006230 <_vfiprintf_r+0x4c>
 8006254:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006256:	f000 fb80 	bl	800695a <__retarget_lock_release_recursive>
 800625a:	e7e9      	b.n	8006230 <_vfiprintf_r+0x4c>
 800625c:	2300      	movs	r3, #0
 800625e:	9309      	str	r3, [sp, #36]	; 0x24
 8006260:	2320      	movs	r3, #32
 8006262:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006266:	2330      	movs	r3, #48	; 0x30
 8006268:	f04f 0901 	mov.w	r9, #1
 800626c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006270:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006430 <_vfiprintf_r+0x24c>
 8006274:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006278:	4623      	mov	r3, r4
 800627a:	469a      	mov	sl, r3
 800627c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006280:	b10a      	cbz	r2, 8006286 <_vfiprintf_r+0xa2>
 8006282:	2a25      	cmp	r2, #37	; 0x25
 8006284:	d1f9      	bne.n	800627a <_vfiprintf_r+0x96>
 8006286:	ebba 0b04 	subs.w	fp, sl, r4
 800628a:	d00b      	beq.n	80062a4 <_vfiprintf_r+0xc0>
 800628c:	465b      	mov	r3, fp
 800628e:	4622      	mov	r2, r4
 8006290:	4629      	mov	r1, r5
 8006292:	4630      	mov	r0, r6
 8006294:	f7ff ff94 	bl	80061c0 <__sfputs_r>
 8006298:	3001      	adds	r0, #1
 800629a:	f000 80aa 	beq.w	80063f2 <_vfiprintf_r+0x20e>
 800629e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062a0:	445a      	add	r2, fp
 80062a2:	9209      	str	r2, [sp, #36]	; 0x24
 80062a4:	f89a 3000 	ldrb.w	r3, [sl]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f000 80a2 	beq.w	80063f2 <_vfiprintf_r+0x20e>
 80062ae:	2300      	movs	r3, #0
 80062b0:	f04f 32ff 	mov.w	r2, #4294967295
 80062b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062b8:	f10a 0a01 	add.w	sl, sl, #1
 80062bc:	9304      	str	r3, [sp, #16]
 80062be:	9307      	str	r3, [sp, #28]
 80062c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062c4:	931a      	str	r3, [sp, #104]	; 0x68
 80062c6:	4654      	mov	r4, sl
 80062c8:	2205      	movs	r2, #5
 80062ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062ce:	4858      	ldr	r0, [pc, #352]	; (8006430 <_vfiprintf_r+0x24c>)
 80062d0:	f7ff f8d0 	bl	8005474 <memchr>
 80062d4:	9a04      	ldr	r2, [sp, #16]
 80062d6:	b9d8      	cbnz	r0, 8006310 <_vfiprintf_r+0x12c>
 80062d8:	06d1      	lsls	r1, r2, #27
 80062da:	bf44      	itt	mi
 80062dc:	2320      	movmi	r3, #32
 80062de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062e2:	0713      	lsls	r3, r2, #28
 80062e4:	bf44      	itt	mi
 80062e6:	232b      	movmi	r3, #43	; 0x2b
 80062e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062ec:	f89a 3000 	ldrb.w	r3, [sl]
 80062f0:	2b2a      	cmp	r3, #42	; 0x2a
 80062f2:	d015      	beq.n	8006320 <_vfiprintf_r+0x13c>
 80062f4:	4654      	mov	r4, sl
 80062f6:	2000      	movs	r0, #0
 80062f8:	f04f 0c0a 	mov.w	ip, #10
 80062fc:	9a07      	ldr	r2, [sp, #28]
 80062fe:	4621      	mov	r1, r4
 8006300:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006304:	3b30      	subs	r3, #48	; 0x30
 8006306:	2b09      	cmp	r3, #9
 8006308:	d94e      	bls.n	80063a8 <_vfiprintf_r+0x1c4>
 800630a:	b1b0      	cbz	r0, 800633a <_vfiprintf_r+0x156>
 800630c:	9207      	str	r2, [sp, #28]
 800630e:	e014      	b.n	800633a <_vfiprintf_r+0x156>
 8006310:	eba0 0308 	sub.w	r3, r0, r8
 8006314:	fa09 f303 	lsl.w	r3, r9, r3
 8006318:	4313      	orrs	r3, r2
 800631a:	46a2      	mov	sl, r4
 800631c:	9304      	str	r3, [sp, #16]
 800631e:	e7d2      	b.n	80062c6 <_vfiprintf_r+0xe2>
 8006320:	9b03      	ldr	r3, [sp, #12]
 8006322:	1d19      	adds	r1, r3, #4
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	9103      	str	r1, [sp, #12]
 8006328:	2b00      	cmp	r3, #0
 800632a:	bfbb      	ittet	lt
 800632c:	425b      	neglt	r3, r3
 800632e:	f042 0202 	orrlt.w	r2, r2, #2
 8006332:	9307      	strge	r3, [sp, #28]
 8006334:	9307      	strlt	r3, [sp, #28]
 8006336:	bfb8      	it	lt
 8006338:	9204      	strlt	r2, [sp, #16]
 800633a:	7823      	ldrb	r3, [r4, #0]
 800633c:	2b2e      	cmp	r3, #46	; 0x2e
 800633e:	d10c      	bne.n	800635a <_vfiprintf_r+0x176>
 8006340:	7863      	ldrb	r3, [r4, #1]
 8006342:	2b2a      	cmp	r3, #42	; 0x2a
 8006344:	d135      	bne.n	80063b2 <_vfiprintf_r+0x1ce>
 8006346:	9b03      	ldr	r3, [sp, #12]
 8006348:	3402      	adds	r4, #2
 800634a:	1d1a      	adds	r2, r3, #4
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	9203      	str	r2, [sp, #12]
 8006350:	2b00      	cmp	r3, #0
 8006352:	bfb8      	it	lt
 8006354:	f04f 33ff 	movlt.w	r3, #4294967295
 8006358:	9305      	str	r3, [sp, #20]
 800635a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006434 <_vfiprintf_r+0x250>
 800635e:	2203      	movs	r2, #3
 8006360:	4650      	mov	r0, sl
 8006362:	7821      	ldrb	r1, [r4, #0]
 8006364:	f7ff f886 	bl	8005474 <memchr>
 8006368:	b140      	cbz	r0, 800637c <_vfiprintf_r+0x198>
 800636a:	2340      	movs	r3, #64	; 0x40
 800636c:	eba0 000a 	sub.w	r0, r0, sl
 8006370:	fa03 f000 	lsl.w	r0, r3, r0
 8006374:	9b04      	ldr	r3, [sp, #16]
 8006376:	3401      	adds	r4, #1
 8006378:	4303      	orrs	r3, r0
 800637a:	9304      	str	r3, [sp, #16]
 800637c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006380:	2206      	movs	r2, #6
 8006382:	482d      	ldr	r0, [pc, #180]	; (8006438 <_vfiprintf_r+0x254>)
 8006384:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006388:	f7ff f874 	bl	8005474 <memchr>
 800638c:	2800      	cmp	r0, #0
 800638e:	d03f      	beq.n	8006410 <_vfiprintf_r+0x22c>
 8006390:	4b2a      	ldr	r3, [pc, #168]	; (800643c <_vfiprintf_r+0x258>)
 8006392:	bb1b      	cbnz	r3, 80063dc <_vfiprintf_r+0x1f8>
 8006394:	9b03      	ldr	r3, [sp, #12]
 8006396:	3307      	adds	r3, #7
 8006398:	f023 0307 	bic.w	r3, r3, #7
 800639c:	3308      	adds	r3, #8
 800639e:	9303      	str	r3, [sp, #12]
 80063a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063a2:	443b      	add	r3, r7
 80063a4:	9309      	str	r3, [sp, #36]	; 0x24
 80063a6:	e767      	b.n	8006278 <_vfiprintf_r+0x94>
 80063a8:	460c      	mov	r4, r1
 80063aa:	2001      	movs	r0, #1
 80063ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80063b0:	e7a5      	b.n	80062fe <_vfiprintf_r+0x11a>
 80063b2:	2300      	movs	r3, #0
 80063b4:	f04f 0c0a 	mov.w	ip, #10
 80063b8:	4619      	mov	r1, r3
 80063ba:	3401      	adds	r4, #1
 80063bc:	9305      	str	r3, [sp, #20]
 80063be:	4620      	mov	r0, r4
 80063c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063c4:	3a30      	subs	r2, #48	; 0x30
 80063c6:	2a09      	cmp	r2, #9
 80063c8:	d903      	bls.n	80063d2 <_vfiprintf_r+0x1ee>
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d0c5      	beq.n	800635a <_vfiprintf_r+0x176>
 80063ce:	9105      	str	r1, [sp, #20]
 80063d0:	e7c3      	b.n	800635a <_vfiprintf_r+0x176>
 80063d2:	4604      	mov	r4, r0
 80063d4:	2301      	movs	r3, #1
 80063d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80063da:	e7f0      	b.n	80063be <_vfiprintf_r+0x1da>
 80063dc:	ab03      	add	r3, sp, #12
 80063de:	9300      	str	r3, [sp, #0]
 80063e0:	462a      	mov	r2, r5
 80063e2:	4630      	mov	r0, r6
 80063e4:	4b16      	ldr	r3, [pc, #88]	; (8006440 <_vfiprintf_r+0x25c>)
 80063e6:	a904      	add	r1, sp, #16
 80063e8:	f7fd fdc6 	bl	8003f78 <_printf_float>
 80063ec:	4607      	mov	r7, r0
 80063ee:	1c78      	adds	r0, r7, #1
 80063f0:	d1d6      	bne.n	80063a0 <_vfiprintf_r+0x1bc>
 80063f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063f4:	07d9      	lsls	r1, r3, #31
 80063f6:	d405      	bmi.n	8006404 <_vfiprintf_r+0x220>
 80063f8:	89ab      	ldrh	r3, [r5, #12]
 80063fa:	059a      	lsls	r2, r3, #22
 80063fc:	d402      	bmi.n	8006404 <_vfiprintf_r+0x220>
 80063fe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006400:	f000 faab 	bl	800695a <__retarget_lock_release_recursive>
 8006404:	89ab      	ldrh	r3, [r5, #12]
 8006406:	065b      	lsls	r3, r3, #25
 8006408:	f53f af12 	bmi.w	8006230 <_vfiprintf_r+0x4c>
 800640c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800640e:	e711      	b.n	8006234 <_vfiprintf_r+0x50>
 8006410:	ab03      	add	r3, sp, #12
 8006412:	9300      	str	r3, [sp, #0]
 8006414:	462a      	mov	r2, r5
 8006416:	4630      	mov	r0, r6
 8006418:	4b09      	ldr	r3, [pc, #36]	; (8006440 <_vfiprintf_r+0x25c>)
 800641a:	a904      	add	r1, sp, #16
 800641c:	f7fe f848 	bl	80044b0 <_printf_i>
 8006420:	e7e4      	b.n	80063ec <_vfiprintf_r+0x208>
 8006422:	bf00      	nop
 8006424:	08007024 	.word	0x08007024
 8006428:	08007044 	.word	0x08007044
 800642c:	08007004 	.word	0x08007004
 8006430:	08006eac 	.word	0x08006eac
 8006434:	08006eb2 	.word	0x08006eb2
 8006438:	08006eb6 	.word	0x08006eb6
 800643c:	08003f79 	.word	0x08003f79
 8006440:	080061c1 	.word	0x080061c1

08006444 <__swbuf_r>:
 8006444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006446:	460e      	mov	r6, r1
 8006448:	4614      	mov	r4, r2
 800644a:	4605      	mov	r5, r0
 800644c:	b118      	cbz	r0, 8006456 <__swbuf_r+0x12>
 800644e:	6983      	ldr	r3, [r0, #24]
 8006450:	b90b      	cbnz	r3, 8006456 <__swbuf_r+0x12>
 8006452:	f000 f9e3 	bl	800681c <__sinit>
 8006456:	4b21      	ldr	r3, [pc, #132]	; (80064dc <__swbuf_r+0x98>)
 8006458:	429c      	cmp	r4, r3
 800645a:	d12b      	bne.n	80064b4 <__swbuf_r+0x70>
 800645c:	686c      	ldr	r4, [r5, #4]
 800645e:	69a3      	ldr	r3, [r4, #24]
 8006460:	60a3      	str	r3, [r4, #8]
 8006462:	89a3      	ldrh	r3, [r4, #12]
 8006464:	071a      	lsls	r2, r3, #28
 8006466:	d52f      	bpl.n	80064c8 <__swbuf_r+0x84>
 8006468:	6923      	ldr	r3, [r4, #16]
 800646a:	b36b      	cbz	r3, 80064c8 <__swbuf_r+0x84>
 800646c:	6923      	ldr	r3, [r4, #16]
 800646e:	6820      	ldr	r0, [r4, #0]
 8006470:	b2f6      	uxtb	r6, r6
 8006472:	1ac0      	subs	r0, r0, r3
 8006474:	6963      	ldr	r3, [r4, #20]
 8006476:	4637      	mov	r7, r6
 8006478:	4283      	cmp	r3, r0
 800647a:	dc04      	bgt.n	8006486 <__swbuf_r+0x42>
 800647c:	4621      	mov	r1, r4
 800647e:	4628      	mov	r0, r5
 8006480:	f000 f938 	bl	80066f4 <_fflush_r>
 8006484:	bb30      	cbnz	r0, 80064d4 <__swbuf_r+0x90>
 8006486:	68a3      	ldr	r3, [r4, #8]
 8006488:	3001      	adds	r0, #1
 800648a:	3b01      	subs	r3, #1
 800648c:	60a3      	str	r3, [r4, #8]
 800648e:	6823      	ldr	r3, [r4, #0]
 8006490:	1c5a      	adds	r2, r3, #1
 8006492:	6022      	str	r2, [r4, #0]
 8006494:	701e      	strb	r6, [r3, #0]
 8006496:	6963      	ldr	r3, [r4, #20]
 8006498:	4283      	cmp	r3, r0
 800649a:	d004      	beq.n	80064a6 <__swbuf_r+0x62>
 800649c:	89a3      	ldrh	r3, [r4, #12]
 800649e:	07db      	lsls	r3, r3, #31
 80064a0:	d506      	bpl.n	80064b0 <__swbuf_r+0x6c>
 80064a2:	2e0a      	cmp	r6, #10
 80064a4:	d104      	bne.n	80064b0 <__swbuf_r+0x6c>
 80064a6:	4621      	mov	r1, r4
 80064a8:	4628      	mov	r0, r5
 80064aa:	f000 f923 	bl	80066f4 <_fflush_r>
 80064ae:	b988      	cbnz	r0, 80064d4 <__swbuf_r+0x90>
 80064b0:	4638      	mov	r0, r7
 80064b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064b4:	4b0a      	ldr	r3, [pc, #40]	; (80064e0 <__swbuf_r+0x9c>)
 80064b6:	429c      	cmp	r4, r3
 80064b8:	d101      	bne.n	80064be <__swbuf_r+0x7a>
 80064ba:	68ac      	ldr	r4, [r5, #8]
 80064bc:	e7cf      	b.n	800645e <__swbuf_r+0x1a>
 80064be:	4b09      	ldr	r3, [pc, #36]	; (80064e4 <__swbuf_r+0xa0>)
 80064c0:	429c      	cmp	r4, r3
 80064c2:	bf08      	it	eq
 80064c4:	68ec      	ldreq	r4, [r5, #12]
 80064c6:	e7ca      	b.n	800645e <__swbuf_r+0x1a>
 80064c8:	4621      	mov	r1, r4
 80064ca:	4628      	mov	r0, r5
 80064cc:	f000 f81a 	bl	8006504 <__swsetup_r>
 80064d0:	2800      	cmp	r0, #0
 80064d2:	d0cb      	beq.n	800646c <__swbuf_r+0x28>
 80064d4:	f04f 37ff 	mov.w	r7, #4294967295
 80064d8:	e7ea      	b.n	80064b0 <__swbuf_r+0x6c>
 80064da:	bf00      	nop
 80064dc:	08007024 	.word	0x08007024
 80064e0:	08007044 	.word	0x08007044
 80064e4:	08007004 	.word	0x08007004

080064e8 <__ascii_wctomb>:
 80064e8:	4603      	mov	r3, r0
 80064ea:	4608      	mov	r0, r1
 80064ec:	b141      	cbz	r1, 8006500 <__ascii_wctomb+0x18>
 80064ee:	2aff      	cmp	r2, #255	; 0xff
 80064f0:	d904      	bls.n	80064fc <__ascii_wctomb+0x14>
 80064f2:	228a      	movs	r2, #138	; 0x8a
 80064f4:	f04f 30ff 	mov.w	r0, #4294967295
 80064f8:	601a      	str	r2, [r3, #0]
 80064fa:	4770      	bx	lr
 80064fc:	2001      	movs	r0, #1
 80064fe:	700a      	strb	r2, [r1, #0]
 8006500:	4770      	bx	lr
	...

08006504 <__swsetup_r>:
 8006504:	4b32      	ldr	r3, [pc, #200]	; (80065d0 <__swsetup_r+0xcc>)
 8006506:	b570      	push	{r4, r5, r6, lr}
 8006508:	681d      	ldr	r5, [r3, #0]
 800650a:	4606      	mov	r6, r0
 800650c:	460c      	mov	r4, r1
 800650e:	b125      	cbz	r5, 800651a <__swsetup_r+0x16>
 8006510:	69ab      	ldr	r3, [r5, #24]
 8006512:	b913      	cbnz	r3, 800651a <__swsetup_r+0x16>
 8006514:	4628      	mov	r0, r5
 8006516:	f000 f981 	bl	800681c <__sinit>
 800651a:	4b2e      	ldr	r3, [pc, #184]	; (80065d4 <__swsetup_r+0xd0>)
 800651c:	429c      	cmp	r4, r3
 800651e:	d10f      	bne.n	8006540 <__swsetup_r+0x3c>
 8006520:	686c      	ldr	r4, [r5, #4]
 8006522:	89a3      	ldrh	r3, [r4, #12]
 8006524:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006528:	0719      	lsls	r1, r3, #28
 800652a:	d42c      	bmi.n	8006586 <__swsetup_r+0x82>
 800652c:	06dd      	lsls	r5, r3, #27
 800652e:	d411      	bmi.n	8006554 <__swsetup_r+0x50>
 8006530:	2309      	movs	r3, #9
 8006532:	6033      	str	r3, [r6, #0]
 8006534:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006538:	f04f 30ff 	mov.w	r0, #4294967295
 800653c:	81a3      	strh	r3, [r4, #12]
 800653e:	e03e      	b.n	80065be <__swsetup_r+0xba>
 8006540:	4b25      	ldr	r3, [pc, #148]	; (80065d8 <__swsetup_r+0xd4>)
 8006542:	429c      	cmp	r4, r3
 8006544:	d101      	bne.n	800654a <__swsetup_r+0x46>
 8006546:	68ac      	ldr	r4, [r5, #8]
 8006548:	e7eb      	b.n	8006522 <__swsetup_r+0x1e>
 800654a:	4b24      	ldr	r3, [pc, #144]	; (80065dc <__swsetup_r+0xd8>)
 800654c:	429c      	cmp	r4, r3
 800654e:	bf08      	it	eq
 8006550:	68ec      	ldreq	r4, [r5, #12]
 8006552:	e7e6      	b.n	8006522 <__swsetup_r+0x1e>
 8006554:	0758      	lsls	r0, r3, #29
 8006556:	d512      	bpl.n	800657e <__swsetup_r+0x7a>
 8006558:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800655a:	b141      	cbz	r1, 800656e <__swsetup_r+0x6a>
 800655c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006560:	4299      	cmp	r1, r3
 8006562:	d002      	beq.n	800656a <__swsetup_r+0x66>
 8006564:	4630      	mov	r0, r6
 8006566:	f7ff fb37 	bl	8005bd8 <_free_r>
 800656a:	2300      	movs	r3, #0
 800656c:	6363      	str	r3, [r4, #52]	; 0x34
 800656e:	89a3      	ldrh	r3, [r4, #12]
 8006570:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006574:	81a3      	strh	r3, [r4, #12]
 8006576:	2300      	movs	r3, #0
 8006578:	6063      	str	r3, [r4, #4]
 800657a:	6923      	ldr	r3, [r4, #16]
 800657c:	6023      	str	r3, [r4, #0]
 800657e:	89a3      	ldrh	r3, [r4, #12]
 8006580:	f043 0308 	orr.w	r3, r3, #8
 8006584:	81a3      	strh	r3, [r4, #12]
 8006586:	6923      	ldr	r3, [r4, #16]
 8006588:	b94b      	cbnz	r3, 800659e <__swsetup_r+0x9a>
 800658a:	89a3      	ldrh	r3, [r4, #12]
 800658c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006590:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006594:	d003      	beq.n	800659e <__swsetup_r+0x9a>
 8006596:	4621      	mov	r1, r4
 8006598:	4630      	mov	r0, r6
 800659a:	f000 fa05 	bl	80069a8 <__smakebuf_r>
 800659e:	89a0      	ldrh	r0, [r4, #12]
 80065a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80065a4:	f010 0301 	ands.w	r3, r0, #1
 80065a8:	d00a      	beq.n	80065c0 <__swsetup_r+0xbc>
 80065aa:	2300      	movs	r3, #0
 80065ac:	60a3      	str	r3, [r4, #8]
 80065ae:	6963      	ldr	r3, [r4, #20]
 80065b0:	425b      	negs	r3, r3
 80065b2:	61a3      	str	r3, [r4, #24]
 80065b4:	6923      	ldr	r3, [r4, #16]
 80065b6:	b943      	cbnz	r3, 80065ca <__swsetup_r+0xc6>
 80065b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80065bc:	d1ba      	bne.n	8006534 <__swsetup_r+0x30>
 80065be:	bd70      	pop	{r4, r5, r6, pc}
 80065c0:	0781      	lsls	r1, r0, #30
 80065c2:	bf58      	it	pl
 80065c4:	6963      	ldrpl	r3, [r4, #20]
 80065c6:	60a3      	str	r3, [r4, #8]
 80065c8:	e7f4      	b.n	80065b4 <__swsetup_r+0xb0>
 80065ca:	2000      	movs	r0, #0
 80065cc:	e7f7      	b.n	80065be <__swsetup_r+0xba>
 80065ce:	bf00      	nop
 80065d0:	20000020 	.word	0x20000020
 80065d4:	08007024 	.word	0x08007024
 80065d8:	08007044 	.word	0x08007044
 80065dc:	08007004 	.word	0x08007004

080065e0 <abort>:
 80065e0:	2006      	movs	r0, #6
 80065e2:	b508      	push	{r3, lr}
 80065e4:	f000 fa50 	bl	8006a88 <raise>
 80065e8:	2001      	movs	r0, #1
 80065ea:	f7fb fd45 	bl	8002078 <_exit>
	...

080065f0 <__sflush_r>:
 80065f0:	898a      	ldrh	r2, [r1, #12]
 80065f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f4:	4605      	mov	r5, r0
 80065f6:	0710      	lsls	r0, r2, #28
 80065f8:	460c      	mov	r4, r1
 80065fa:	d457      	bmi.n	80066ac <__sflush_r+0xbc>
 80065fc:	684b      	ldr	r3, [r1, #4]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	dc04      	bgt.n	800660c <__sflush_r+0x1c>
 8006602:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006604:	2b00      	cmp	r3, #0
 8006606:	dc01      	bgt.n	800660c <__sflush_r+0x1c>
 8006608:	2000      	movs	r0, #0
 800660a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800660c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800660e:	2e00      	cmp	r6, #0
 8006610:	d0fa      	beq.n	8006608 <__sflush_r+0x18>
 8006612:	2300      	movs	r3, #0
 8006614:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006618:	682f      	ldr	r7, [r5, #0]
 800661a:	602b      	str	r3, [r5, #0]
 800661c:	d032      	beq.n	8006684 <__sflush_r+0x94>
 800661e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006620:	89a3      	ldrh	r3, [r4, #12]
 8006622:	075a      	lsls	r2, r3, #29
 8006624:	d505      	bpl.n	8006632 <__sflush_r+0x42>
 8006626:	6863      	ldr	r3, [r4, #4]
 8006628:	1ac0      	subs	r0, r0, r3
 800662a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800662c:	b10b      	cbz	r3, 8006632 <__sflush_r+0x42>
 800662e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006630:	1ac0      	subs	r0, r0, r3
 8006632:	2300      	movs	r3, #0
 8006634:	4602      	mov	r2, r0
 8006636:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006638:	4628      	mov	r0, r5
 800663a:	6a21      	ldr	r1, [r4, #32]
 800663c:	47b0      	blx	r6
 800663e:	1c43      	adds	r3, r0, #1
 8006640:	89a3      	ldrh	r3, [r4, #12]
 8006642:	d106      	bne.n	8006652 <__sflush_r+0x62>
 8006644:	6829      	ldr	r1, [r5, #0]
 8006646:	291d      	cmp	r1, #29
 8006648:	d82c      	bhi.n	80066a4 <__sflush_r+0xb4>
 800664a:	4a29      	ldr	r2, [pc, #164]	; (80066f0 <__sflush_r+0x100>)
 800664c:	40ca      	lsrs	r2, r1
 800664e:	07d6      	lsls	r6, r2, #31
 8006650:	d528      	bpl.n	80066a4 <__sflush_r+0xb4>
 8006652:	2200      	movs	r2, #0
 8006654:	6062      	str	r2, [r4, #4]
 8006656:	6922      	ldr	r2, [r4, #16]
 8006658:	04d9      	lsls	r1, r3, #19
 800665a:	6022      	str	r2, [r4, #0]
 800665c:	d504      	bpl.n	8006668 <__sflush_r+0x78>
 800665e:	1c42      	adds	r2, r0, #1
 8006660:	d101      	bne.n	8006666 <__sflush_r+0x76>
 8006662:	682b      	ldr	r3, [r5, #0]
 8006664:	b903      	cbnz	r3, 8006668 <__sflush_r+0x78>
 8006666:	6560      	str	r0, [r4, #84]	; 0x54
 8006668:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800666a:	602f      	str	r7, [r5, #0]
 800666c:	2900      	cmp	r1, #0
 800666e:	d0cb      	beq.n	8006608 <__sflush_r+0x18>
 8006670:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006674:	4299      	cmp	r1, r3
 8006676:	d002      	beq.n	800667e <__sflush_r+0x8e>
 8006678:	4628      	mov	r0, r5
 800667a:	f7ff faad 	bl	8005bd8 <_free_r>
 800667e:	2000      	movs	r0, #0
 8006680:	6360      	str	r0, [r4, #52]	; 0x34
 8006682:	e7c2      	b.n	800660a <__sflush_r+0x1a>
 8006684:	6a21      	ldr	r1, [r4, #32]
 8006686:	2301      	movs	r3, #1
 8006688:	4628      	mov	r0, r5
 800668a:	47b0      	blx	r6
 800668c:	1c41      	adds	r1, r0, #1
 800668e:	d1c7      	bne.n	8006620 <__sflush_r+0x30>
 8006690:	682b      	ldr	r3, [r5, #0]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d0c4      	beq.n	8006620 <__sflush_r+0x30>
 8006696:	2b1d      	cmp	r3, #29
 8006698:	d001      	beq.n	800669e <__sflush_r+0xae>
 800669a:	2b16      	cmp	r3, #22
 800669c:	d101      	bne.n	80066a2 <__sflush_r+0xb2>
 800669e:	602f      	str	r7, [r5, #0]
 80066a0:	e7b2      	b.n	8006608 <__sflush_r+0x18>
 80066a2:	89a3      	ldrh	r3, [r4, #12]
 80066a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066a8:	81a3      	strh	r3, [r4, #12]
 80066aa:	e7ae      	b.n	800660a <__sflush_r+0x1a>
 80066ac:	690f      	ldr	r7, [r1, #16]
 80066ae:	2f00      	cmp	r7, #0
 80066b0:	d0aa      	beq.n	8006608 <__sflush_r+0x18>
 80066b2:	0793      	lsls	r3, r2, #30
 80066b4:	bf18      	it	ne
 80066b6:	2300      	movne	r3, #0
 80066b8:	680e      	ldr	r6, [r1, #0]
 80066ba:	bf08      	it	eq
 80066bc:	694b      	ldreq	r3, [r1, #20]
 80066be:	1bf6      	subs	r6, r6, r7
 80066c0:	600f      	str	r7, [r1, #0]
 80066c2:	608b      	str	r3, [r1, #8]
 80066c4:	2e00      	cmp	r6, #0
 80066c6:	dd9f      	ble.n	8006608 <__sflush_r+0x18>
 80066c8:	4633      	mov	r3, r6
 80066ca:	463a      	mov	r2, r7
 80066cc:	4628      	mov	r0, r5
 80066ce:	6a21      	ldr	r1, [r4, #32]
 80066d0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80066d4:	47e0      	blx	ip
 80066d6:	2800      	cmp	r0, #0
 80066d8:	dc06      	bgt.n	80066e8 <__sflush_r+0xf8>
 80066da:	89a3      	ldrh	r3, [r4, #12]
 80066dc:	f04f 30ff 	mov.w	r0, #4294967295
 80066e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066e4:	81a3      	strh	r3, [r4, #12]
 80066e6:	e790      	b.n	800660a <__sflush_r+0x1a>
 80066e8:	4407      	add	r7, r0
 80066ea:	1a36      	subs	r6, r6, r0
 80066ec:	e7ea      	b.n	80066c4 <__sflush_r+0xd4>
 80066ee:	bf00      	nop
 80066f0:	20400001 	.word	0x20400001

080066f4 <_fflush_r>:
 80066f4:	b538      	push	{r3, r4, r5, lr}
 80066f6:	690b      	ldr	r3, [r1, #16]
 80066f8:	4605      	mov	r5, r0
 80066fa:	460c      	mov	r4, r1
 80066fc:	b913      	cbnz	r3, 8006704 <_fflush_r+0x10>
 80066fe:	2500      	movs	r5, #0
 8006700:	4628      	mov	r0, r5
 8006702:	bd38      	pop	{r3, r4, r5, pc}
 8006704:	b118      	cbz	r0, 800670e <_fflush_r+0x1a>
 8006706:	6983      	ldr	r3, [r0, #24]
 8006708:	b90b      	cbnz	r3, 800670e <_fflush_r+0x1a>
 800670a:	f000 f887 	bl	800681c <__sinit>
 800670e:	4b14      	ldr	r3, [pc, #80]	; (8006760 <_fflush_r+0x6c>)
 8006710:	429c      	cmp	r4, r3
 8006712:	d11b      	bne.n	800674c <_fflush_r+0x58>
 8006714:	686c      	ldr	r4, [r5, #4]
 8006716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d0ef      	beq.n	80066fe <_fflush_r+0xa>
 800671e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006720:	07d0      	lsls	r0, r2, #31
 8006722:	d404      	bmi.n	800672e <_fflush_r+0x3a>
 8006724:	0599      	lsls	r1, r3, #22
 8006726:	d402      	bmi.n	800672e <_fflush_r+0x3a>
 8006728:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800672a:	f000 f915 	bl	8006958 <__retarget_lock_acquire_recursive>
 800672e:	4628      	mov	r0, r5
 8006730:	4621      	mov	r1, r4
 8006732:	f7ff ff5d 	bl	80065f0 <__sflush_r>
 8006736:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006738:	4605      	mov	r5, r0
 800673a:	07da      	lsls	r2, r3, #31
 800673c:	d4e0      	bmi.n	8006700 <_fflush_r+0xc>
 800673e:	89a3      	ldrh	r3, [r4, #12]
 8006740:	059b      	lsls	r3, r3, #22
 8006742:	d4dd      	bmi.n	8006700 <_fflush_r+0xc>
 8006744:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006746:	f000 f908 	bl	800695a <__retarget_lock_release_recursive>
 800674a:	e7d9      	b.n	8006700 <_fflush_r+0xc>
 800674c:	4b05      	ldr	r3, [pc, #20]	; (8006764 <_fflush_r+0x70>)
 800674e:	429c      	cmp	r4, r3
 8006750:	d101      	bne.n	8006756 <_fflush_r+0x62>
 8006752:	68ac      	ldr	r4, [r5, #8]
 8006754:	e7df      	b.n	8006716 <_fflush_r+0x22>
 8006756:	4b04      	ldr	r3, [pc, #16]	; (8006768 <_fflush_r+0x74>)
 8006758:	429c      	cmp	r4, r3
 800675a:	bf08      	it	eq
 800675c:	68ec      	ldreq	r4, [r5, #12]
 800675e:	e7da      	b.n	8006716 <_fflush_r+0x22>
 8006760:	08007024 	.word	0x08007024
 8006764:	08007044 	.word	0x08007044
 8006768:	08007004 	.word	0x08007004

0800676c <std>:
 800676c:	2300      	movs	r3, #0
 800676e:	b510      	push	{r4, lr}
 8006770:	4604      	mov	r4, r0
 8006772:	e9c0 3300 	strd	r3, r3, [r0]
 8006776:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800677a:	6083      	str	r3, [r0, #8]
 800677c:	8181      	strh	r1, [r0, #12]
 800677e:	6643      	str	r3, [r0, #100]	; 0x64
 8006780:	81c2      	strh	r2, [r0, #14]
 8006782:	6183      	str	r3, [r0, #24]
 8006784:	4619      	mov	r1, r3
 8006786:	2208      	movs	r2, #8
 8006788:	305c      	adds	r0, #92	; 0x5c
 800678a:	f7fd fb4f 	bl	8003e2c <memset>
 800678e:	4b05      	ldr	r3, [pc, #20]	; (80067a4 <std+0x38>)
 8006790:	6224      	str	r4, [r4, #32]
 8006792:	6263      	str	r3, [r4, #36]	; 0x24
 8006794:	4b04      	ldr	r3, [pc, #16]	; (80067a8 <std+0x3c>)
 8006796:	62a3      	str	r3, [r4, #40]	; 0x28
 8006798:	4b04      	ldr	r3, [pc, #16]	; (80067ac <std+0x40>)
 800679a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800679c:	4b04      	ldr	r3, [pc, #16]	; (80067b0 <std+0x44>)
 800679e:	6323      	str	r3, [r4, #48]	; 0x30
 80067a0:	bd10      	pop	{r4, pc}
 80067a2:	bf00      	nop
 80067a4:	08006ac1 	.word	0x08006ac1
 80067a8:	08006ae3 	.word	0x08006ae3
 80067ac:	08006b1b 	.word	0x08006b1b
 80067b0:	08006b3f 	.word	0x08006b3f

080067b4 <_cleanup_r>:
 80067b4:	4901      	ldr	r1, [pc, #4]	; (80067bc <_cleanup_r+0x8>)
 80067b6:	f000 b8af 	b.w	8006918 <_fwalk_reent>
 80067ba:	bf00      	nop
 80067bc:	080066f5 	.word	0x080066f5

080067c0 <__sfmoreglue>:
 80067c0:	2268      	movs	r2, #104	; 0x68
 80067c2:	b570      	push	{r4, r5, r6, lr}
 80067c4:	1e4d      	subs	r5, r1, #1
 80067c6:	4355      	muls	r5, r2
 80067c8:	460e      	mov	r6, r1
 80067ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80067ce:	f7ff fa6b 	bl	8005ca8 <_malloc_r>
 80067d2:	4604      	mov	r4, r0
 80067d4:	b140      	cbz	r0, 80067e8 <__sfmoreglue+0x28>
 80067d6:	2100      	movs	r1, #0
 80067d8:	e9c0 1600 	strd	r1, r6, [r0]
 80067dc:	300c      	adds	r0, #12
 80067de:	60a0      	str	r0, [r4, #8]
 80067e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80067e4:	f7fd fb22 	bl	8003e2c <memset>
 80067e8:	4620      	mov	r0, r4
 80067ea:	bd70      	pop	{r4, r5, r6, pc}

080067ec <__sfp_lock_acquire>:
 80067ec:	4801      	ldr	r0, [pc, #4]	; (80067f4 <__sfp_lock_acquire+0x8>)
 80067ee:	f000 b8b3 	b.w	8006958 <__retarget_lock_acquire_recursive>
 80067f2:	bf00      	nop
 80067f4:	20000469 	.word	0x20000469

080067f8 <__sfp_lock_release>:
 80067f8:	4801      	ldr	r0, [pc, #4]	; (8006800 <__sfp_lock_release+0x8>)
 80067fa:	f000 b8ae 	b.w	800695a <__retarget_lock_release_recursive>
 80067fe:	bf00      	nop
 8006800:	20000469 	.word	0x20000469

08006804 <__sinit_lock_acquire>:
 8006804:	4801      	ldr	r0, [pc, #4]	; (800680c <__sinit_lock_acquire+0x8>)
 8006806:	f000 b8a7 	b.w	8006958 <__retarget_lock_acquire_recursive>
 800680a:	bf00      	nop
 800680c:	2000046a 	.word	0x2000046a

08006810 <__sinit_lock_release>:
 8006810:	4801      	ldr	r0, [pc, #4]	; (8006818 <__sinit_lock_release+0x8>)
 8006812:	f000 b8a2 	b.w	800695a <__retarget_lock_release_recursive>
 8006816:	bf00      	nop
 8006818:	2000046a 	.word	0x2000046a

0800681c <__sinit>:
 800681c:	b510      	push	{r4, lr}
 800681e:	4604      	mov	r4, r0
 8006820:	f7ff fff0 	bl	8006804 <__sinit_lock_acquire>
 8006824:	69a3      	ldr	r3, [r4, #24]
 8006826:	b11b      	cbz	r3, 8006830 <__sinit+0x14>
 8006828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800682c:	f7ff bff0 	b.w	8006810 <__sinit_lock_release>
 8006830:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006834:	6523      	str	r3, [r4, #80]	; 0x50
 8006836:	4b13      	ldr	r3, [pc, #76]	; (8006884 <__sinit+0x68>)
 8006838:	4a13      	ldr	r2, [pc, #76]	; (8006888 <__sinit+0x6c>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	62a2      	str	r2, [r4, #40]	; 0x28
 800683e:	42a3      	cmp	r3, r4
 8006840:	bf08      	it	eq
 8006842:	2301      	moveq	r3, #1
 8006844:	4620      	mov	r0, r4
 8006846:	bf08      	it	eq
 8006848:	61a3      	streq	r3, [r4, #24]
 800684a:	f000 f81f 	bl	800688c <__sfp>
 800684e:	6060      	str	r0, [r4, #4]
 8006850:	4620      	mov	r0, r4
 8006852:	f000 f81b 	bl	800688c <__sfp>
 8006856:	60a0      	str	r0, [r4, #8]
 8006858:	4620      	mov	r0, r4
 800685a:	f000 f817 	bl	800688c <__sfp>
 800685e:	2200      	movs	r2, #0
 8006860:	2104      	movs	r1, #4
 8006862:	60e0      	str	r0, [r4, #12]
 8006864:	6860      	ldr	r0, [r4, #4]
 8006866:	f7ff ff81 	bl	800676c <std>
 800686a:	2201      	movs	r2, #1
 800686c:	2109      	movs	r1, #9
 800686e:	68a0      	ldr	r0, [r4, #8]
 8006870:	f7ff ff7c 	bl	800676c <std>
 8006874:	2202      	movs	r2, #2
 8006876:	2112      	movs	r1, #18
 8006878:	68e0      	ldr	r0, [r4, #12]
 800687a:	f7ff ff77 	bl	800676c <std>
 800687e:	2301      	movs	r3, #1
 8006880:	61a3      	str	r3, [r4, #24]
 8006882:	e7d1      	b.n	8006828 <__sinit+0xc>
 8006884:	08006c8c 	.word	0x08006c8c
 8006888:	080067b5 	.word	0x080067b5

0800688c <__sfp>:
 800688c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800688e:	4607      	mov	r7, r0
 8006890:	f7ff ffac 	bl	80067ec <__sfp_lock_acquire>
 8006894:	4b1e      	ldr	r3, [pc, #120]	; (8006910 <__sfp+0x84>)
 8006896:	681e      	ldr	r6, [r3, #0]
 8006898:	69b3      	ldr	r3, [r6, #24]
 800689a:	b913      	cbnz	r3, 80068a2 <__sfp+0x16>
 800689c:	4630      	mov	r0, r6
 800689e:	f7ff ffbd 	bl	800681c <__sinit>
 80068a2:	3648      	adds	r6, #72	; 0x48
 80068a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80068a8:	3b01      	subs	r3, #1
 80068aa:	d503      	bpl.n	80068b4 <__sfp+0x28>
 80068ac:	6833      	ldr	r3, [r6, #0]
 80068ae:	b30b      	cbz	r3, 80068f4 <__sfp+0x68>
 80068b0:	6836      	ldr	r6, [r6, #0]
 80068b2:	e7f7      	b.n	80068a4 <__sfp+0x18>
 80068b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80068b8:	b9d5      	cbnz	r5, 80068f0 <__sfp+0x64>
 80068ba:	4b16      	ldr	r3, [pc, #88]	; (8006914 <__sfp+0x88>)
 80068bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80068c0:	60e3      	str	r3, [r4, #12]
 80068c2:	6665      	str	r5, [r4, #100]	; 0x64
 80068c4:	f000 f847 	bl	8006956 <__retarget_lock_init_recursive>
 80068c8:	f7ff ff96 	bl	80067f8 <__sfp_lock_release>
 80068cc:	2208      	movs	r2, #8
 80068ce:	4629      	mov	r1, r5
 80068d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80068d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80068d8:	6025      	str	r5, [r4, #0]
 80068da:	61a5      	str	r5, [r4, #24]
 80068dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80068e0:	f7fd faa4 	bl	8003e2c <memset>
 80068e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80068e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80068ec:	4620      	mov	r0, r4
 80068ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068f0:	3468      	adds	r4, #104	; 0x68
 80068f2:	e7d9      	b.n	80068a8 <__sfp+0x1c>
 80068f4:	2104      	movs	r1, #4
 80068f6:	4638      	mov	r0, r7
 80068f8:	f7ff ff62 	bl	80067c0 <__sfmoreglue>
 80068fc:	4604      	mov	r4, r0
 80068fe:	6030      	str	r0, [r6, #0]
 8006900:	2800      	cmp	r0, #0
 8006902:	d1d5      	bne.n	80068b0 <__sfp+0x24>
 8006904:	f7ff ff78 	bl	80067f8 <__sfp_lock_release>
 8006908:	230c      	movs	r3, #12
 800690a:	603b      	str	r3, [r7, #0]
 800690c:	e7ee      	b.n	80068ec <__sfp+0x60>
 800690e:	bf00      	nop
 8006910:	08006c8c 	.word	0x08006c8c
 8006914:	ffff0001 	.word	0xffff0001

08006918 <_fwalk_reent>:
 8006918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800691c:	4606      	mov	r6, r0
 800691e:	4688      	mov	r8, r1
 8006920:	2700      	movs	r7, #0
 8006922:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006926:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800692a:	f1b9 0901 	subs.w	r9, r9, #1
 800692e:	d505      	bpl.n	800693c <_fwalk_reent+0x24>
 8006930:	6824      	ldr	r4, [r4, #0]
 8006932:	2c00      	cmp	r4, #0
 8006934:	d1f7      	bne.n	8006926 <_fwalk_reent+0xe>
 8006936:	4638      	mov	r0, r7
 8006938:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800693c:	89ab      	ldrh	r3, [r5, #12]
 800693e:	2b01      	cmp	r3, #1
 8006940:	d907      	bls.n	8006952 <_fwalk_reent+0x3a>
 8006942:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006946:	3301      	adds	r3, #1
 8006948:	d003      	beq.n	8006952 <_fwalk_reent+0x3a>
 800694a:	4629      	mov	r1, r5
 800694c:	4630      	mov	r0, r6
 800694e:	47c0      	blx	r8
 8006950:	4307      	orrs	r7, r0
 8006952:	3568      	adds	r5, #104	; 0x68
 8006954:	e7e9      	b.n	800692a <_fwalk_reent+0x12>

08006956 <__retarget_lock_init_recursive>:
 8006956:	4770      	bx	lr

08006958 <__retarget_lock_acquire_recursive>:
 8006958:	4770      	bx	lr

0800695a <__retarget_lock_release_recursive>:
 800695a:	4770      	bx	lr

0800695c <__swhatbuf_r>:
 800695c:	b570      	push	{r4, r5, r6, lr}
 800695e:	460e      	mov	r6, r1
 8006960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006964:	4614      	mov	r4, r2
 8006966:	2900      	cmp	r1, #0
 8006968:	461d      	mov	r5, r3
 800696a:	b096      	sub	sp, #88	; 0x58
 800696c:	da08      	bge.n	8006980 <__swhatbuf_r+0x24>
 800696e:	2200      	movs	r2, #0
 8006970:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006974:	602a      	str	r2, [r5, #0]
 8006976:	061a      	lsls	r2, r3, #24
 8006978:	d410      	bmi.n	800699c <__swhatbuf_r+0x40>
 800697a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800697e:	e00e      	b.n	800699e <__swhatbuf_r+0x42>
 8006980:	466a      	mov	r2, sp
 8006982:	f000 f903 	bl	8006b8c <_fstat_r>
 8006986:	2800      	cmp	r0, #0
 8006988:	dbf1      	blt.n	800696e <__swhatbuf_r+0x12>
 800698a:	9a01      	ldr	r2, [sp, #4]
 800698c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006990:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006994:	425a      	negs	r2, r3
 8006996:	415a      	adcs	r2, r3
 8006998:	602a      	str	r2, [r5, #0]
 800699a:	e7ee      	b.n	800697a <__swhatbuf_r+0x1e>
 800699c:	2340      	movs	r3, #64	; 0x40
 800699e:	2000      	movs	r0, #0
 80069a0:	6023      	str	r3, [r4, #0]
 80069a2:	b016      	add	sp, #88	; 0x58
 80069a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080069a8 <__smakebuf_r>:
 80069a8:	898b      	ldrh	r3, [r1, #12]
 80069aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069ac:	079d      	lsls	r5, r3, #30
 80069ae:	4606      	mov	r6, r0
 80069b0:	460c      	mov	r4, r1
 80069b2:	d507      	bpl.n	80069c4 <__smakebuf_r+0x1c>
 80069b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80069b8:	6023      	str	r3, [r4, #0]
 80069ba:	6123      	str	r3, [r4, #16]
 80069bc:	2301      	movs	r3, #1
 80069be:	6163      	str	r3, [r4, #20]
 80069c0:	b002      	add	sp, #8
 80069c2:	bd70      	pop	{r4, r5, r6, pc}
 80069c4:	466a      	mov	r2, sp
 80069c6:	ab01      	add	r3, sp, #4
 80069c8:	f7ff ffc8 	bl	800695c <__swhatbuf_r>
 80069cc:	9900      	ldr	r1, [sp, #0]
 80069ce:	4605      	mov	r5, r0
 80069d0:	4630      	mov	r0, r6
 80069d2:	f7ff f969 	bl	8005ca8 <_malloc_r>
 80069d6:	b948      	cbnz	r0, 80069ec <__smakebuf_r+0x44>
 80069d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069dc:	059a      	lsls	r2, r3, #22
 80069de:	d4ef      	bmi.n	80069c0 <__smakebuf_r+0x18>
 80069e0:	f023 0303 	bic.w	r3, r3, #3
 80069e4:	f043 0302 	orr.w	r3, r3, #2
 80069e8:	81a3      	strh	r3, [r4, #12]
 80069ea:	e7e3      	b.n	80069b4 <__smakebuf_r+0xc>
 80069ec:	4b0d      	ldr	r3, [pc, #52]	; (8006a24 <__smakebuf_r+0x7c>)
 80069ee:	62b3      	str	r3, [r6, #40]	; 0x28
 80069f0:	89a3      	ldrh	r3, [r4, #12]
 80069f2:	6020      	str	r0, [r4, #0]
 80069f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069f8:	81a3      	strh	r3, [r4, #12]
 80069fa:	9b00      	ldr	r3, [sp, #0]
 80069fc:	6120      	str	r0, [r4, #16]
 80069fe:	6163      	str	r3, [r4, #20]
 8006a00:	9b01      	ldr	r3, [sp, #4]
 8006a02:	b15b      	cbz	r3, 8006a1c <__smakebuf_r+0x74>
 8006a04:	4630      	mov	r0, r6
 8006a06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a0a:	f000 f8d1 	bl	8006bb0 <_isatty_r>
 8006a0e:	b128      	cbz	r0, 8006a1c <__smakebuf_r+0x74>
 8006a10:	89a3      	ldrh	r3, [r4, #12]
 8006a12:	f023 0303 	bic.w	r3, r3, #3
 8006a16:	f043 0301 	orr.w	r3, r3, #1
 8006a1a:	81a3      	strh	r3, [r4, #12]
 8006a1c:	89a0      	ldrh	r0, [r4, #12]
 8006a1e:	4305      	orrs	r5, r0
 8006a20:	81a5      	strh	r5, [r4, #12]
 8006a22:	e7cd      	b.n	80069c0 <__smakebuf_r+0x18>
 8006a24:	080067b5 	.word	0x080067b5

08006a28 <_malloc_usable_size_r>:
 8006a28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a2c:	1f18      	subs	r0, r3, #4
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	bfbc      	itt	lt
 8006a32:	580b      	ldrlt	r3, [r1, r0]
 8006a34:	18c0      	addlt	r0, r0, r3
 8006a36:	4770      	bx	lr

08006a38 <_raise_r>:
 8006a38:	291f      	cmp	r1, #31
 8006a3a:	b538      	push	{r3, r4, r5, lr}
 8006a3c:	4604      	mov	r4, r0
 8006a3e:	460d      	mov	r5, r1
 8006a40:	d904      	bls.n	8006a4c <_raise_r+0x14>
 8006a42:	2316      	movs	r3, #22
 8006a44:	6003      	str	r3, [r0, #0]
 8006a46:	f04f 30ff 	mov.w	r0, #4294967295
 8006a4a:	bd38      	pop	{r3, r4, r5, pc}
 8006a4c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006a4e:	b112      	cbz	r2, 8006a56 <_raise_r+0x1e>
 8006a50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006a54:	b94b      	cbnz	r3, 8006a6a <_raise_r+0x32>
 8006a56:	4620      	mov	r0, r4
 8006a58:	f000 f830 	bl	8006abc <_getpid_r>
 8006a5c:	462a      	mov	r2, r5
 8006a5e:	4601      	mov	r1, r0
 8006a60:	4620      	mov	r0, r4
 8006a62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a66:	f000 b817 	b.w	8006a98 <_kill_r>
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d00a      	beq.n	8006a84 <_raise_r+0x4c>
 8006a6e:	1c59      	adds	r1, r3, #1
 8006a70:	d103      	bne.n	8006a7a <_raise_r+0x42>
 8006a72:	2316      	movs	r3, #22
 8006a74:	6003      	str	r3, [r0, #0]
 8006a76:	2001      	movs	r0, #1
 8006a78:	e7e7      	b.n	8006a4a <_raise_r+0x12>
 8006a7a:	2400      	movs	r4, #0
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006a82:	4798      	blx	r3
 8006a84:	2000      	movs	r0, #0
 8006a86:	e7e0      	b.n	8006a4a <_raise_r+0x12>

08006a88 <raise>:
 8006a88:	4b02      	ldr	r3, [pc, #8]	; (8006a94 <raise+0xc>)
 8006a8a:	4601      	mov	r1, r0
 8006a8c:	6818      	ldr	r0, [r3, #0]
 8006a8e:	f7ff bfd3 	b.w	8006a38 <_raise_r>
 8006a92:	bf00      	nop
 8006a94:	20000020 	.word	0x20000020

08006a98 <_kill_r>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	4d06      	ldr	r5, [pc, #24]	; (8006ab8 <_kill_r+0x20>)
 8006a9e:	4604      	mov	r4, r0
 8006aa0:	4608      	mov	r0, r1
 8006aa2:	4611      	mov	r1, r2
 8006aa4:	602b      	str	r3, [r5, #0]
 8006aa6:	f7fb fadd 	bl	8002064 <_kill>
 8006aaa:	1c43      	adds	r3, r0, #1
 8006aac:	d102      	bne.n	8006ab4 <_kill_r+0x1c>
 8006aae:	682b      	ldr	r3, [r5, #0]
 8006ab0:	b103      	cbz	r3, 8006ab4 <_kill_r+0x1c>
 8006ab2:	6023      	str	r3, [r4, #0]
 8006ab4:	bd38      	pop	{r3, r4, r5, pc}
 8006ab6:	bf00      	nop
 8006ab8:	20000464 	.word	0x20000464

08006abc <_getpid_r>:
 8006abc:	f7fb bad0 	b.w	8002060 <_getpid>

08006ac0 <__sread>:
 8006ac0:	b510      	push	{r4, lr}
 8006ac2:	460c      	mov	r4, r1
 8006ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ac8:	f000 f894 	bl	8006bf4 <_read_r>
 8006acc:	2800      	cmp	r0, #0
 8006ace:	bfab      	itete	ge
 8006ad0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006ad2:	89a3      	ldrhlt	r3, [r4, #12]
 8006ad4:	181b      	addge	r3, r3, r0
 8006ad6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006ada:	bfac      	ite	ge
 8006adc:	6563      	strge	r3, [r4, #84]	; 0x54
 8006ade:	81a3      	strhlt	r3, [r4, #12]
 8006ae0:	bd10      	pop	{r4, pc}

08006ae2 <__swrite>:
 8006ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ae6:	461f      	mov	r7, r3
 8006ae8:	898b      	ldrh	r3, [r1, #12]
 8006aea:	4605      	mov	r5, r0
 8006aec:	05db      	lsls	r3, r3, #23
 8006aee:	460c      	mov	r4, r1
 8006af0:	4616      	mov	r6, r2
 8006af2:	d505      	bpl.n	8006b00 <__swrite+0x1e>
 8006af4:	2302      	movs	r3, #2
 8006af6:	2200      	movs	r2, #0
 8006af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006afc:	f000 f868 	bl	8006bd0 <_lseek_r>
 8006b00:	89a3      	ldrh	r3, [r4, #12]
 8006b02:	4632      	mov	r2, r6
 8006b04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b08:	81a3      	strh	r3, [r4, #12]
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	463b      	mov	r3, r7
 8006b0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b16:	f000 b817 	b.w	8006b48 <_write_r>

08006b1a <__sseek>:
 8006b1a:	b510      	push	{r4, lr}
 8006b1c:	460c      	mov	r4, r1
 8006b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b22:	f000 f855 	bl	8006bd0 <_lseek_r>
 8006b26:	1c43      	adds	r3, r0, #1
 8006b28:	89a3      	ldrh	r3, [r4, #12]
 8006b2a:	bf15      	itete	ne
 8006b2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006b32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006b36:	81a3      	strheq	r3, [r4, #12]
 8006b38:	bf18      	it	ne
 8006b3a:	81a3      	strhne	r3, [r4, #12]
 8006b3c:	bd10      	pop	{r4, pc}

08006b3e <__sclose>:
 8006b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b42:	f000 b813 	b.w	8006b6c <_close_r>
	...

08006b48 <_write_r>:
 8006b48:	b538      	push	{r3, r4, r5, lr}
 8006b4a:	4604      	mov	r4, r0
 8006b4c:	4608      	mov	r0, r1
 8006b4e:	4611      	mov	r1, r2
 8006b50:	2200      	movs	r2, #0
 8006b52:	4d05      	ldr	r5, [pc, #20]	; (8006b68 <_write_r+0x20>)
 8006b54:	602a      	str	r2, [r5, #0]
 8006b56:	461a      	mov	r2, r3
 8006b58:	f7fb faa2 	bl	80020a0 <_write>
 8006b5c:	1c43      	adds	r3, r0, #1
 8006b5e:	d102      	bne.n	8006b66 <_write_r+0x1e>
 8006b60:	682b      	ldr	r3, [r5, #0]
 8006b62:	b103      	cbz	r3, 8006b66 <_write_r+0x1e>
 8006b64:	6023      	str	r3, [r4, #0]
 8006b66:	bd38      	pop	{r3, r4, r5, pc}
 8006b68:	20000464 	.word	0x20000464

08006b6c <_close_r>:
 8006b6c:	b538      	push	{r3, r4, r5, lr}
 8006b6e:	2300      	movs	r3, #0
 8006b70:	4d05      	ldr	r5, [pc, #20]	; (8006b88 <_close_r+0x1c>)
 8006b72:	4604      	mov	r4, r0
 8006b74:	4608      	mov	r0, r1
 8006b76:	602b      	str	r3, [r5, #0]
 8006b78:	f7fb faa0 	bl	80020bc <_close>
 8006b7c:	1c43      	adds	r3, r0, #1
 8006b7e:	d102      	bne.n	8006b86 <_close_r+0x1a>
 8006b80:	682b      	ldr	r3, [r5, #0]
 8006b82:	b103      	cbz	r3, 8006b86 <_close_r+0x1a>
 8006b84:	6023      	str	r3, [r4, #0]
 8006b86:	bd38      	pop	{r3, r4, r5, pc}
 8006b88:	20000464 	.word	0x20000464

08006b8c <_fstat_r>:
 8006b8c:	b538      	push	{r3, r4, r5, lr}
 8006b8e:	2300      	movs	r3, #0
 8006b90:	4d06      	ldr	r5, [pc, #24]	; (8006bac <_fstat_r+0x20>)
 8006b92:	4604      	mov	r4, r0
 8006b94:	4608      	mov	r0, r1
 8006b96:	4611      	mov	r1, r2
 8006b98:	602b      	str	r3, [r5, #0]
 8006b9a:	f7fb fa93 	bl	80020c4 <_fstat>
 8006b9e:	1c43      	adds	r3, r0, #1
 8006ba0:	d102      	bne.n	8006ba8 <_fstat_r+0x1c>
 8006ba2:	682b      	ldr	r3, [r5, #0]
 8006ba4:	b103      	cbz	r3, 8006ba8 <_fstat_r+0x1c>
 8006ba6:	6023      	str	r3, [r4, #0]
 8006ba8:	bd38      	pop	{r3, r4, r5, pc}
 8006baa:	bf00      	nop
 8006bac:	20000464 	.word	0x20000464

08006bb0 <_isatty_r>:
 8006bb0:	b538      	push	{r3, r4, r5, lr}
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	4d05      	ldr	r5, [pc, #20]	; (8006bcc <_isatty_r+0x1c>)
 8006bb6:	4604      	mov	r4, r0
 8006bb8:	4608      	mov	r0, r1
 8006bba:	602b      	str	r3, [r5, #0]
 8006bbc:	f7fb fa88 	bl	80020d0 <_isatty>
 8006bc0:	1c43      	adds	r3, r0, #1
 8006bc2:	d102      	bne.n	8006bca <_isatty_r+0x1a>
 8006bc4:	682b      	ldr	r3, [r5, #0]
 8006bc6:	b103      	cbz	r3, 8006bca <_isatty_r+0x1a>
 8006bc8:	6023      	str	r3, [r4, #0]
 8006bca:	bd38      	pop	{r3, r4, r5, pc}
 8006bcc:	20000464 	.word	0x20000464

08006bd0 <_lseek_r>:
 8006bd0:	b538      	push	{r3, r4, r5, lr}
 8006bd2:	4604      	mov	r4, r0
 8006bd4:	4608      	mov	r0, r1
 8006bd6:	4611      	mov	r1, r2
 8006bd8:	2200      	movs	r2, #0
 8006bda:	4d05      	ldr	r5, [pc, #20]	; (8006bf0 <_lseek_r+0x20>)
 8006bdc:	602a      	str	r2, [r5, #0]
 8006bde:	461a      	mov	r2, r3
 8006be0:	f7fb fa78 	bl	80020d4 <_lseek>
 8006be4:	1c43      	adds	r3, r0, #1
 8006be6:	d102      	bne.n	8006bee <_lseek_r+0x1e>
 8006be8:	682b      	ldr	r3, [r5, #0]
 8006bea:	b103      	cbz	r3, 8006bee <_lseek_r+0x1e>
 8006bec:	6023      	str	r3, [r4, #0]
 8006bee:	bd38      	pop	{r3, r4, r5, pc}
 8006bf0:	20000464 	.word	0x20000464

08006bf4 <_read_r>:
 8006bf4:	b538      	push	{r3, r4, r5, lr}
 8006bf6:	4604      	mov	r4, r0
 8006bf8:	4608      	mov	r0, r1
 8006bfa:	4611      	mov	r1, r2
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	4d05      	ldr	r5, [pc, #20]	; (8006c14 <_read_r+0x20>)
 8006c00:	602a      	str	r2, [r5, #0]
 8006c02:	461a      	mov	r2, r3
 8006c04:	f7fb fa3e 	bl	8002084 <_read>
 8006c08:	1c43      	adds	r3, r0, #1
 8006c0a:	d102      	bne.n	8006c12 <_read_r+0x1e>
 8006c0c:	682b      	ldr	r3, [r5, #0]
 8006c0e:	b103      	cbz	r3, 8006c12 <_read_r+0x1e>
 8006c10:	6023      	str	r3, [r4, #0]
 8006c12:	bd38      	pop	{r3, r4, r5, pc}
 8006c14:	20000464 	.word	0x20000464

08006c18 <_init>:
 8006c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c1a:	bf00      	nop
 8006c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c1e:	bc08      	pop	{r3}
 8006c20:	469e      	mov	lr, r3
 8006c22:	4770      	bx	lr

08006c24 <_fini>:
 8006c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c26:	bf00      	nop
 8006c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c2a:	bc08      	pop	{r3}
 8006c2c:	469e      	mov	lr, r3
 8006c2e:	4770      	bx	lr
