<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPU Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AMDGPU Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1DPP"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1DPP.html">DPP</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1EncValues"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1EncValues.html">EncValues</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1HSAMD"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html">HSAMD</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Hwreg"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">Hwreg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1IsaInfo"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html">IsaInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1PALMD"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1PALMD.html">PALMD</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1SDWA"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SDWA.html">SDWA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1SendMsg"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html">SendMsg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Swizzle"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html">Swizzle</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1VGPRIndexMode"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html">VGPRIndexMode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">D16ImageDimIntrinsic</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> set architecture version.  <a href="structllvm_1_1AMDGPU_1_1IsaVersion.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">RsrcIntrinsic</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents the counter values to wait for in an s_waitcnt instruction.  <a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a13e9112ff7e4f43ca57811e8315558c0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> : uint32_t { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a7fbe7042d90fd9a4269037cc21b063d8">GK_NONE</a> = 0, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0afe4344b2b814933ed3bf72f82df1a072">GK_R600</a> = 1, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a19f3381b6c1b6fe785105d9886351697">GK_R630</a> = 2, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ac8c3f112117bae6376650f69cdfbe927">GK_RS880</a> = 3, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a2ef3bc48291b8bd816d12e4c2a6e631e">GK_RV670</a> = 4, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a3197738d328a2ec9bbb5de425007050e">GK_RV710</a> = 5, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a1df854d45a3d4a6a1865dc00e750c1dd">GK_RV730</a> = 6, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0af053ef33f07262cc463fa6a5d787aeb2">GK_RV770</a> = 7, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0aadb09c6abe6758256dff6c90ea1a76b6">GK_CEDAR</a> = 8, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a9264803dfb45730fda3f25282b543975">GK_CYPRESS</a> = 9, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a1b5ba5a6942e8ed8f23932f685d000fc">GK_JUNIPER</a> = 10, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a8e5926d8ea19757038c4155912b395f1">GK_REDWOOD</a> = 11, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a051b61b70b71eb4eeccc86b84058c812">GK_SUMO</a> = 12, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0aab0292e2fa154684869a644bb029a265">GK_BARTS</a> = 13, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0abbfa45b8bf51aae60c6a9a62de87aaf5">GK_CAICOS</a> = 14, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a8409d9e45598a8706ccf50f8389f8462">GK_CAYMAN</a> = 15, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a6b170bcb32c4c5dbe468f7358abaab82">GK_TURKS</a> = 16, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ab923d2009a224a7c34d7f06d0ce1e601">GK_R600_FIRST</a> = GK_R600, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a8b689d67e0eb88153ad3f1dfb75ae4b1">GK_R600_LAST</a> = GK_TURKS, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a0326fd0efbae2a2a8b510e1371b52af8">GK_GFX600</a> = 32, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0abf6e028309fda1638f2c6f58e40e1950">GK_GFX601</a> = 33, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0acae31aa0eeca479d9d8a15a3cea6e270">GK_GFX700</a> = 40, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a064008edef22d98be2b2f99d1ef3f45e">GK_GFX701</a> = 41, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a79927d05a746db7daea104ef8f82b9d2">GK_GFX702</a> = 42, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a79cfee1ec116388104a8efe34a3fa0cf">GK_GFX703</a> = 43, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a0ced4577490d2121701962e4eeb42a4c">GK_GFX704</a> = 44, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0aadad48ed787fee4a2f6c35b0d9f89b98">GK_GFX801</a> = 50, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a52cffa5e9d2c393f73ef1a9fda9a66ef">GK_GFX802</a> = 51, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a74066492470f26fc14c8f12619616961">GK_GFX803</a> = 52, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0aa4e784933a9c8cdaf518011c016dd68c">GK_GFX810</a> = 53, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0af70db43aa73cadb189ef73754d3fa0d3">GK_GFX900</a> = 60, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a9cd8e5be875175b2d9624bd8c01e75a4">GK_GFX902</a> = 61, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a5a6d7b2ad4d8aedc73ce73e4a9010227">GK_GFX904</a> = 62, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ad5ec30fbe83c5e6ed4986249a1263af3">GK_GFX906</a> = 63, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a216bf2708fee238d859ce9deb0e9bd00">GK_GFX908</a> = 64, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a4aa806154467822b5f68095ba367eff6">GK_GFX909</a> = 65, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ad91847f0315557cbaa80e134f41b126b">GK_GFX1010</a> = 71, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0af52d637bc791e67bcad28549446ef2f5">GK_GFX1011</a> = 72, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0abcd4e53544524c77b26e75b3324e6e2d">GK_GFX1012</a> = 73, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a3e6fe622ffae21b57fe5cbe73bf99695">GK_AMDGCN_FIRST</a> = GK_GFX600, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0adb2e894a6ca207b35edac4dc21d1ef38">GK_AMDGCN_LAST</a> = GK_GFX1012
<br />
 }<tr class="memdesc:a13e9112ff7e4f43ca57811e8315558c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPU kinds supported by the <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> target.  <a href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a13e9112ff7e4f43ca57811e8315558c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ce256a44f1bb0818f863e4838e5cb1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1">ArchFeatureKind</a> : uint32_t { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a2248e99dd6bf2c1aa7f1a8daf45cd5eb">FEATURE_NONE</a> = 0, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a9feb20f6fedce2a1f5a5b6c18f519760">FEATURE_FMA</a> = 1 &lt;&lt; 1, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a4e64c640eba06874b79c686c3d1d366d">FEATURE_LDEXP</a> = 1 &lt;&lt; 2, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a8d1856e76cb0a378ba63d17598f91690">FEATURE_FP64</a> = 1 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a341d5353a6a8228179456d9a96776464">FEATURE_FAST_FMA_F32</a> = 1 &lt;&lt; 4, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a10e4ae530ab5a72efda4443bdacefe97">FEATURE_FAST_DENORMAL_F32</a> = 1 &lt;&lt; 5
<br />
 }</td></tr>
<tr class="separator:ab3ce256a44f1bb0818f863e4838e5cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1ffb7444626273ec47b5526acfdeec"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeec">TargetIndex</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd">TI_CONSTDATA_START</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777">TI_SCRATCH_RSRC_DWORD0</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed">TI_SCRATCH_RSRC_DWORD1</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72">TI_SCRATCH_RSRC_DWORD2</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914">TI_SCRATCH_RSRC_DWORD3</a>
<br />
 }</td></tr>
<tr class="separator:abe1ffb7444626273ec47b5526acfdeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8ddd5c099b639596437f6520057835"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835">Fixups</a> { <a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f">fixup_si_sopp_br</a> = FirstTargetFixupKind, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059">LastTargetFixupKind</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999">NumTargetFixupKinds</a> = LastTargetFixupKind - FirstTargetFixupKind
 }</td></tr>
<tr class="separator:a4b8ddd5c099b639596437f6520057835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7679ce5eab5937b9da9e7702aff8cc5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5">OperandType</a> : unsigned { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">OPERAND_REG_IMM_INT32</a> = MCOI::OPERAND_FIRST_TARGET, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">OPERAND_REG_IMM_INT64</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">OPERAND_REG_IMM_INT16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">OPERAND_REG_IMM_FP32</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">OPERAND_REG_IMM_FP64</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">OPERAND_REG_IMM_FP16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">OPERAND_REG_IMM_V2FP16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">OPERAND_REG_IMM_V2INT16</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">OPERAND_REG_INLINE_C_INT16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">OPERAND_REG_INLINE_C_INT32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">OPERAND_REG_INLINE_C_INT64</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">OPERAND_REG_INLINE_C_FP16</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">OPERAND_REG_INLINE_C_FP32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">OPERAND_REG_INLINE_C_FP64</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">OPERAND_REG_INLINE_C_V2FP16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">OPERAND_REG_INLINE_C_V2INT16</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">OPERAND_REG_INLINE_AC_INT16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">OPERAND_REG_INLINE_AC_INT32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">OPERAND_REG_INLINE_AC_FP16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">OPERAND_REG_INLINE_AC_FP32</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">OPERAND_REG_INLINE_AC_V2FP16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">OPERAND_REG_INLINE_AC_V2INT16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">OPERAND_REG_IMM_FIRST</a> = OPERAND_REG_IMM_INT32, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">OPERAND_REG_IMM_LAST</a> = OPERAND_REG_IMM_V2INT16, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">OPERAND_REG_INLINE_C_FIRST</a> = OPERAND_REG_INLINE_C_INT16, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">OPERAND_REG_INLINE_C_LAST</a> = OPERAND_REG_INLINE_AC_V2INT16, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">OPERAND_REG_INLINE_AC_FIRST</a> = OPERAND_REG_INLINE_AC_INT16, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">OPERAND_REG_INLINE_AC_LAST</a> = OPERAND_REG_INLINE_AC_V2INT16, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">OPERAND_SRC_FIRST</a> = OPERAND_REG_IMM_INT32, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">OPERAND_SRC_LAST</a> = OPERAND_REG_INLINE_C_LAST, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d">OPERAND_INPUT_MODS</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1">OPERAND_SDWA_VOPC_DST</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">OPERAND_KIMM32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">OPERAND_KIMM16</a>
<br />
 }</td></tr>
<tr class="separator:ab7679ce5eab5937b9da9e7702aff8cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:abdda436b916531b2103dbcc64325c1b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abdda436b916531b2103dbcc64325c1b9">getArchNameAMDGCN</a> (<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> AK)</td></tr>
<tr class="separator:abdda436b916531b2103dbcc64325c1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f426afe94474a8c7933eaa97f1db71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a00f426afe94474a8c7933eaa97f1db71">getArchNameR600</a> (<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> AK)</td></tr>
<tr class="separator:a00f426afe94474a8c7933eaa97f1db71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd78baff74c8d21b962d0ce8bc824882"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abd78baff74c8d21b962d0ce8bc824882">getCanonicalArchName</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Arch)</td></tr>
<tr class="separator:abd78baff74c8d21b962d0ce8bc824882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ac623b540c21285a2307f08fe7d237"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a98ac623b540c21285a2307f08fe7d237">parseArchAMDGCN</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:a98ac623b540c21285a2307f08fe7d237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af396b64f51fe3f71f771dcf36a46dfbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af396b64f51fe3f71f771dcf36a46dfbc">parseArchR600</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:af396b64f51fe3f71f771dcf36a46dfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffe571058efed5bc48a2eecaf9eb8df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abffe571058efed5bc48a2eecaf9eb8df">getArchAttrAMDGCN</a> (<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> AK)</td></tr>
<tr class="separator:abffe571058efed5bc48a2eecaf9eb8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5aa1b472c4fc8f27abc78861ad7e5a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae5aa1b472c4fc8f27abc78861ad7e5a7">getArchAttrR600</a> (<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> AK)</td></tr>
<tr class="separator:ae5aa1b472c4fc8f27abc78861ad7e5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af9698ef8e2fd0bdcafe8c664c52e9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7af9698ef8e2fd0bdcafe8c664c52e9e">fillValidArchListAMDGCN</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;Values)</td></tr>
<tr class="separator:a7af9698ef8e2fd0bdcafe8c664c52e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dacc9c15858a08654e406335cfeb803"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1dacc9c15858a08654e406335cfeb803">fillValidArchListR600</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;Values)</td></tr>
<tr class="separator:a1dacc9c15858a08654e406335cfeb803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c450943f424116a9b6b9a3db451af6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> GPU)</td></tr>
<tr class="separator:a4c450943f424116a9b6b9a3db451af6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1c1787b89fe414c257245abd6642bb"><td class="memItemLeft" align="right" valign="top">std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9c1c1787b89fe414c257245abd6642bb">getBaseWithConstantOffset</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a9c1c1787b89fe414c257245abd6642bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns Base register, constant offset, and offset def point.  <a href="#a9c1c1787b89fe414c257245abd6642bb">More...</a><br /></td></tr>
<tr class="separator:a9c1c1787b89fe414c257245abd6642bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98b3cfe3f57ebba50badc6b64d2ac83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">RsrcIntrinsic</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">lookupRsrcIntrinsic</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>)</td></tr>
<tr class="separator:af98b3cfe3f57ebba50badc6b64d2ac83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0361671011b7602684b7ac66d0c7562"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">D16ImageDimIntrinsic</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa0361671011b7602684b7ac66d0c7562">lookupD16ImageDimIntrinsic</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>)</td></tr>
<tr class="separator:aa0361671011b7602684b7ac66d0c7562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f263a048bfe2f3f16b9bd70a01031f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3f263a048bfe2f3f16b9bd70a01031f6">getImageDimIntrinsicInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>)</td></tr>
<tr class="separator:a3f263a048bfe2f3f16b9bd70a01031f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ccda834736fa549ceccbbb9d4aa340"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab0ccda834736fa549ceccbbb9d4aa340">getVOPe64</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:ab0ccda834736fa549ceccbbb9d4aa340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17fda9e2f2cb60c24bfdec02d7793b86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">getVOPe32</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a17fda9e2f2cb60c24bfdec02d7793b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721c83954a20f8b52f471cbafe2458bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a721c83954a20f8b52f471cbafe2458bb">getSDWAOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a721c83954a20f8b52f471cbafe2458bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2888339a06c839e6231a8391d379cc69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2888339a06c839e6231a8391d379cc69">getDPPOp32</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a2888339a06c839e6231a8391d379cc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b135e0f9484354a83410d97d698b22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a08b135e0f9484354a83410d97d698b22">getBasicFromSDWAOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a08b135e0f9484354a83410d97d698b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96286d8f7d90ece30046d826bbb71422"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a96286d8f7d90ece30046d826bbb71422">getCommuteRev</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a96286d8f7d90ece30046d826bbb71422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c95246ad0278e01cc6e03560005f0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac4c95246ad0278e01cc6e03560005f0b">getCommuteOrig</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:ac4c95246ad0278e01cc6e03560005f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb95c1fe12d25bcfe6d3b63f6148605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5eb95c1fe12d25bcfe6d3b63f6148605">getAddr64Inst</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a5eb95c1fe12d25bcfe6d3b63f6148605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7672ecd68ad0182beb360a4453b51ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af7672ecd68ad0182beb360a4453b51ba">getIfAddr64Inst</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="memdesc:af7672ecd68ad0182beb360a4453b51ba"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>Opcode</code> is an Addr64 opcode.  <a href="#af7672ecd68ad0182beb360a4453b51ba">More...</a><br /></td></tr>
<tr class="separator:af7672ecd68ad0182beb360a4453b51ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641126a568d13cf23339e3f87203e4df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a641126a568d13cf23339e3f87203e4df">getMUBUFNoLdsInst</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a641126a568d13cf23339e3f87203e4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483ff6bef53de568d2e98bb3f002d885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a483ff6bef53de568d2e98bb3f002d885">getAtomicRetOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a483ff6bef53de568d2e98bb3f002d885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5965cc6ae8985160e076a4391a4e1181"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5965cc6ae8985160e076a4391a4e1181">getAtomicNoRetOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a5965cc6ae8985160e076a4391a4e1181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f411f0032973ee08934a9d8611c8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b3f411f0032973ee08934a9d8611c8d">getSOPKOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a0b3f411f0032973ee08934a9d8611c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a35ade96e14e74ae51d74559eeb2e5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0a35ade96e14e74ae51d74559eeb2e5d">getGlobalSaddrOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a0a35ade96e14e74ae51d74559eeb2e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40d7434499e43e3d3f9c5d22bc7546f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af40d7434499e43e3d3f9c5d22bc7546f">getVCMPXNoSDstOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:af40d7434499e43e3d3f9c5d22bc7546f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176f799037e98f7743008924c4b72266"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">getMIMGOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode, <a class="el" href="classunsigned.html">unsigned</a> MIMGEncoding, <a class="el" href="classunsigned.html">unsigned</a> VDataDwords, <a class="el" href="classunsigned.html">unsigned</a> VAddrDwords)</td></tr>
<tr class="separator:a176f799037e98f7743008924c4b72266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd97148e88eb6023823b5398dc7e288"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0dd97148e88eb6023823b5398dc7e288">getMIMGBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a0dd97148e88eb6023823b5398dc7e288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7e711869d94366080bcf9e7b8b1382"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">getMaskedMIMGOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classunsigned.html">unsigned</a> NewChannels)</td></tr>
<tr class="separator:aeb7e711869d94366080bcf9e7b8b1382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">getMTBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26c5e0b091dffd780ac854e30a2d40"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">getMTBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpc, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a9c26c5e0b091dffd780ac854e30a2d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d9368d9915a85d5b54f9e0eda046dd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">getMTBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a23d9368d9915a85d5b54f9e0eda046dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6b630ac15f65f731a072177d51207c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">getMTBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aee6b630ac15f65f731a072177d51207c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181d2e596332f4062206a62830426b86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">getMTBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a181d2e596332f4062206a62830426b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d33ed416833f75e97045b3ce8380132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">getMTBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a4d33ed416833f75e97045b3ce8380132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0dcf0fee31f552637de794eef6696e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">getMUBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a5f0dcf0fee31f552637de794eef6696e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">getMUBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpc, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">getMUBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723087d5f4635793f28b71ee6cdafecd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">getMUBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a723087d5f4635793f28b71ee6cdafecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9dbd4307d57a7043f5412176674de4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">getMUBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:afd9dbd4307d57a7043f5412176674de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa303bfa4cd838f547ba84ab62cd93c95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">getMUBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aa303bfa4cd838f547ba84ab62cd93c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad079e8a6a0505ccce0ad2463d95aff73"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">getMCOpcode</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> Gen)</td></tr>
<tr class="separator:ad079e8a6a0505ccce0ad2463d95aff73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298e739dde06173007b96fbd230a4c42"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">initDefaultAMDKernelCodeT</a> (<a class="el" href="AMDKernelCodeT_8h.html#a8ed2e74e0a9d3885592bf49797c7c316">amd_kernel_code_t</a> &amp;Header, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a298e739dde06173007b96fbd230a4c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">getDefaultAmdhsaKernelDescriptor</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">isGroupSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">isGlobalSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6a1089ecf2f169db2202ce3340c17b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">isReadOnlySegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a5b6a1089ecf2f169db2202ce3340c17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21cbc76ff7fd60513dea122b45e00325"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">shouldEmitConstantsToTextSection</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>)</td></tr>
<tr class="separator:a21cbc76ff7fd60513dea122b45e00325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bedf6819d66a1319b6509e6a0f14a1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, int Default)</td></tr>
<tr class="separator:a34bedf6819d66a1319b6509e6a0f14a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272fc2c1f64096529cd75dbf22890148"><td class="memItemLeft" align="right" valign="top">std::pair&lt; int, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">getIntegerPairAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, std::pair&lt; int, int &gt; Default, <a class="el" href="classbool.html">bool</a> OnlyFirstRequired)</td></tr>
<tr class="separator:a272fc2c1f64096529cd75dbf22890148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f97b2884502eab6b0196da9e29e178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">getVmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a84f97b2884502eab6b0196da9e29e178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa214c98bde27112b9cec6bc4e1dba715"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">getExpcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:aa214c98bde27112b9cec6bc4e1dba715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906595c44094cbae6a0cca1b1a8b1304"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">getLgkmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a906595c44094cbae6a0cca1b1a8b1304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602bf9c2a80b4f1561e755b693886e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">getWaitcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a602bf9c2a80b4f1561e755b693886e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5f5f2f99f041ac50a50e80446dd80c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:aef5f5f2f99f041ac50a50e80446dd80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ad1c3b2c132bb923532658442fa53d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:ac9ad1c3b2c132bb923532658442fa53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Vmcnt, <a class="el" href="classunsigned.html">unsigned</a> &amp;Expcnt, <a class="el" href="classunsigned.html">unsigned</a> &amp;Lgkmcnt)</td></tr>
<tr class="memdesc:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decodes Vmcnt, Expcnt and Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code> for given isa <code>Version</code>, and writes decoded values into <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> respectively.  <a href="#a0d3e0a75774a86f6c8302eee2dfe1326">More...</a><br /></td></tr>
<tr class="separator:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d4a37c23e1caabf8f64de0e64266f3a">decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> Encoded)</td></tr>
<tr class="separator:a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95f41127d78da414e20eb091961726c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">encodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> Vmcnt)</td></tr>
<tr class="separator:ac95f41127d78da414e20eb091961726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9da1d38203f7899139c8dedb15d97c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">encodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> Expcnt)</td></tr>
<tr class="separator:a7d9da1d38203f7899139c8dedb15d97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade75980e3c0b71d253a7381a15d8ed00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">encodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> Lgkmcnt)</td></tr>
<tr class="separator:ade75980e3c0b71d253a7381a15d8ed00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538a5f491696e8b8ef0987e3aaedbb37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> Vmcnt, <a class="el" href="classunsigned.html">unsigned</a> Expcnt, <a class="el" href="classunsigned.html">unsigned</a> Lgkmcnt)</td></tr>
<tr class="memdesc:a538a5f491696e8b8ef0987e3aaedbb37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Encodes <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> into <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a> for given isa <code>Version</code>.  <a href="#a538a5f491696e8b8ef0987e3aaedbb37">More...</a><br /></td></tr>
<tr class="separator:a538a5f491696e8b8ef0987e3aaedbb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14260fd47f5c55b3d473291b81a302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f14260fd47f5c55b3d473291b81a302">encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;Decoded)</td></tr>
<tr class="separator:a5f14260fd47f5c55b3d473291b81a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b581c7318ec95ec6176a880d45a6f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">getInitialPSInputAddr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>)</td></tr>
<tr class="separator:a7b581c7318ec95ec6176a880d45a6f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa813940c0ad88b3c4419f65af3e89e5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">isShader</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> cc)</td></tr>
<tr class="separator:aa813940c0ad88b3c4419f65af3e89e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">isCompute</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> cc)</td></tr>
<tr class="separator:a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c65c76a817d60e322ff750366674a92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">isEntryFunctionCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a3c65c76a817d60e322ff750366674a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db49adcedbc90eef2e5c105510f7811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">hasXNACK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a4db49adcedbc90eef2e5c105510f7811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce57c75a70c3b721b00dede60435d7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">hasSRAMECC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6ce57c75a70c3b721b00dede60435d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9896067acfdb72b73caeb1ede75c9479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">hasMIMG_R128</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9896067acfdb72b73caeb1ede75c9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3856884676648fe8f7af93f6c5e60e1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">hasPackedD16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3856884676648fe8f7af93f6c5e60e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f60f9ac04e27846a67a951d920837e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">isSI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a58f60f9ac04e27846a67a951d920837e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade135e9169df98a7457505a0ea5b6179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ade135e9169df98a7457505a0ea5b6179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad198ccff657f64471c12cc36d9aa1969"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ad198ccff657f64471c12cc36d9aa1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626413fe751b97e13812bb7b635e6dd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a626413fe751b97e13812bb7b635e6dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e5626ce22d0cd09916837dc88b7efe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a27e5626ce22d0cd09916837dc88b7efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cd25f8d9ef48abfa9b651262d6c741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">isGCN3Encoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a00cd25f8d9ef48abfa9b651262d6c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938abb1637130185772f6e9d2b851841"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">isSGPR</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a938abb1637130185772f6e9d2b851841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is Reg - scalar register.  <a href="#a938abb1637130185772f6e9d2b851841">More...</a><br /></td></tr>
<tr class="separator:a938abb1637130185772f6e9d2b851841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c60862a609ee4c6f33be67afddd7f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4">isRegIntersect</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg0, <a class="el" href="classunsigned.html">unsigned</a> Reg1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:ab8c60862a609ee4c6f33be67afddd7f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is there any intersection between registers.  <a href="#ab8c60862a609ee4c6f33be67afddd7f4">More...</a><br /></td></tr>
<tr class="separator:ab8c60862a609ee4c6f33be67afddd7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">getMCReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="memdesc:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>Reg</code> is a pseudo reg, return the correct hardware register given <code>STI</code> otherwise return <code>Reg</code>.  <a href="#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">More...</a><br /></td></tr>
<tr class="separator:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3aae596e814997a248deb911f898d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">mc2PseudoReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a2f3aae596e814997a248deb911f898d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert hardware register <code>Reg</code> to a pseudo register.  <a href="#a2f3aae596e814997a248deb911f898d4">More...</a><br /></td></tr>
<tr class="separator:a2f3aae596e814997a248deb911f898d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">isSISrcOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> OpNo)</td></tr>
<tr class="memdesc:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Can this operand also contain immediate values?  <a href="#a7fba5af4359eeeef753f1c286ea8d0d7">More...</a><br /></td></tr>
<tr class="separator:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa773b952c1097dcbb09e99bd4cd3b802"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">isSISrcFPOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> OpNo)</td></tr>
<tr class="memdesc:aa773b952c1097dcbb09e99bd4cd3b802"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this floating-point operand?  <a href="#aa773b952c1097dcbb09e99bd4cd3b802">More...</a><br /></td></tr>
<tr class="separator:aa773b952c1097dcbb09e99bd4cd3b802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8110d15ce3aad630ec2e52906226da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">isSISrcInlinableOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> OpNo)</td></tr>
<tr class="memdesc:a1f8110d15ce3aad630ec2e52906226da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this opearnd support only inlinable literals?  <a href="#a1f8110d15ce3aad630ec2e52906226da">More...</a><br /></td></tr>
<tr class="separator:a1f8110d15ce3aad630ec2e52906226da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8680fb761cf1d88232de86f8fcecba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> RCID)</td></tr>
<tr class="memdesc:a4d8680fb761cf1d88232de86f8fcecba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <a href="#a4d8680fb761cf1d88232de86f8fcecba">More...</a><br /></td></tr>
<tr class="separator:a4d8680fb761cf1d88232de86f8fcecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66660cdfdd20a89a328844f1396a4269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66660cdfdd20a89a328844f1396a4269">getRegBitWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a66660cdfdd20a89a328844f1396a4269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <a href="#a66660cdfdd20a89a328844f1396a4269">More...</a><br /></td></tr>
<tr class="separator:a66660cdfdd20a89a328844f1396a4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6787b5a5707dd03d00d305247873fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">getRegOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> OpNo)</td></tr>
<tr class="memdesc:a0b6787b5a5707dd03d00d305247873fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get size of register operand.  <a href="#a0b6787b5a5707dd03d00d305247873fe">More...</a><br /></td></tr>
<tr class="separator:a0b6787b5a5707dd03d00d305247873fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cb2c8159c390d78b6a547ac87179ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">isInlinableLiteral64</a> (int64_t Literal, <a class="el" href="classbool.html">bool</a> HasInv2Pi)</td></tr>
<tr class="memdesc:af4cb2c8159c390d78b6a547ac87179ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable.  <a href="#af4cb2c8159c390d78b6a547ac87179ae">More...</a><br /></td></tr>
<tr class="separator:af4cb2c8159c390d78b6a547ac87179ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">isInlinableLiteral32</a> (int32_t Literal, <a class="el" href="classbool.html">bool</a> HasInv2Pi)</td></tr>
<tr class="separator:a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04097b4ec5e8da48a2fb3c407900f938"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">isInlinableLiteral16</a> (int16_t Literal, <a class="el" href="classbool.html">bool</a> HasInv2Pi)</td></tr>
<tr class="separator:a04097b4ec5e8da48a2fb3c407900f938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">isInlinableLiteralV216</a> (int32_t Literal, <a class="el" href="classbool.html">bool</a> HasInv2Pi)</td></tr>
<tr class="separator:ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7d70152f1d904df03f92ba26418387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">isArgPassedInSGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Argument.html">Argument</a> *A)</td></tr>
<tr class="separator:a5d7d70152f1d904df03f92ba26418387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138245e67e795c1b5314eb9847d2c2ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">hasSMEMByteOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST)</td></tr>
<tr class="separator:a138245e67e795c1b5314eb9847d2c2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedabe9a341c4f2ec7f3604472d597651"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">getSMRDEncodedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:aedabe9a341c4f2ec7f3604472d597651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff290402c84552fd9fd3caedb9b00e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">isLegalSMRDImmOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a7ff290402c84552fd9fd3caedb9b00e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006a1bf1a9b127d61b8fdba861f59cb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a006a1bf1a9b127d61b8fdba861f59cb1">splitMUBUFOffset</a> (<a class="el" href="classuint32__t.html">uint32_t</a> Imm, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;SOffset, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;ImmOffset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget, <a class="el" href="classuint32__t.html">uint32_t</a> <a class="el" href="structllvm_1_1Align.html">Align</a>)</td></tr>
<tr class="separator:a006a1bf1a9b127d61b8fdba861f59cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab2011ec30da8a5edbd54bf0e498363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">isIntrinsicSourceOfDivergence</a> (<a class="el" href="classunsigned.html">unsigned</a> IntrID)</td></tr>
<tr class="separator:a8ab2011ec30da8a5edbd54bf0e498363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b193879809ccd5812dd91ec719fa1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">getGcnBufferFormatInfo</a> (uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:af9b193879809ccd5812dd91ec719fa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7e6b695a4f4a36f151ce18252d4dde6f">getGcnBufferFormatInfo</a> (uint8_t Format, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efe1286cc31f5fc95355af30b0356c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">getNamedOperandIdx</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classuint16__t.html">uint16_t</a> NamedIdx)</td></tr>
<tr class="separator:a27efe1286cc31f5fc95355af30b0356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd28629781d92cc2a72eb6289e2db47c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">getSOPPWithRelaxation</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:afd28629781d92cc2a72eb6289e2db47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641c1e8816f4092890d4175640c3c759"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">getMIMGBaseOpcodeInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode)</td></tr>
<tr class="separator:a641c1e8816f4092890d4175640c3c759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bcf83878d7d6e3c87d6281b70f54767"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6bcf83878d7d6e3c87d6281b70f54767">getMIMGDimInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> DimEnum)</td></tr>
<tr class="separator:a6bcf83878d7d6e3c87d6281b70f54767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d80e3c29e42507b5b6cd519bbe3596"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae6d80e3c29e42507b5b6cd519bbe3596">getMIMGDimInfoByEncoding</a> (uint8_t DimEnc)</td></tr>
<tr class="separator:ae6d80e3c29e42507b5b6cd519bbe3596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e7e4f2d2b2030bf09945a94a07c7032"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5e7e4f2d2b2030bf09945a94a07c7032">getMIMGDimInfoByAsmSuffix</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> AsmSuffix)</td></tr>
<tr class="separator:a5e7e4f2d2b2030bf09945a94a07c7032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bfd09b7123582e368a789d847b494c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4bfd09b7123582e368a789d847b494c1">getMIMGLZMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> L)</td></tr>
<tr class="separator:a4bfd09b7123582e368a789d847b494c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d52f5b5382c304217764eab764a449"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac6d52f5b5382c304217764eab764a449">getMIMGMIPMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> L)</td></tr>
<tr class="separator:ac6d52f5b5382c304217764eab764a449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e69d5fb3189d3fd8be51974c96d5be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">getMIMGInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a39e69d5fb3189d3fd8be51974c96d5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc437d6699fb55c69e78b5d0cad641d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">isKernel</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a3cc437d6699fb55c69e78b5d0cad641d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddee5b33e7c032620042dfdb9fa1634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo)</td></tr>
<tr class="separator:adddee5b33e7c032620042dfdb9fa1634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaba9e2411db319b71f55d54ad0276c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adaba9e2411db319b71f55d54ad0276c2">getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> OpNo)</td></tr>
<tr class="separator:adaba9e2411db319b71f55d54ad0276c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a062b134de5c9143eab05c83faab131e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">RSRC_DATA_FORMAT</a> = 0xf00000000000LL</td></tr>
<tr class="separator:a062b134de5c9143eab05c83faab131e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a55a26fbacd40b385e54565fdebc4dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5a55a26fbacd40b385e54565fdebc4dd">RSRC_ELEMENT_SIZE_SHIFT</a> = (32 + 19)</td></tr>
<tr class="separator:a5a55a26fbacd40b385e54565fdebc4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0376d4668bb0a8b7d4afa76f6ce3fee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae0376d4668bb0a8b7d4afa76f6ce3fee">RSRC_INDEX_STRIDE_SHIFT</a> = (32 + 21)</td></tr>
<tr class="separator:ae0376d4668bb0a8b7d4afa76f6ce3fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823f64d5695b8da6f9b418bd4dc55176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">RSRC_TID_ENABLE</a> = UINT64_C(1) &lt;&lt; (32 + 23)</td></tr>
<tr class="separator:a823f64d5695b8da6f9b418bd4dc55176"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ab3ce256a44f1bb0818f863e4838e5cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ce256a44f1bb0818f863e4838e5cb1">&#9670;&nbsp;</a></span>ArchFeatureKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1">llvm::AMDGPU::ArchFeatureKind</a> : <a class="el" href="classuint32__t.html">uint32_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a2248e99dd6bf2c1aa7f1a8daf45cd5eb"></a>FEATURE_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a9feb20f6fedce2a1f5a5b6c18f519760"></a>FEATURE_FMA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a4e64c640eba06874b79c686c3d1d366d"></a>FEATURE_LDEXP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a8d1856e76cb0a378ba63d17598f91690"></a>FEATURE_FP64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a341d5353a6a8228179456d9a96776464"></a>FEATURE_FAST_FMA_F32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a10e4ae530ab5a72efda4443bdacefe97"></a>FEATURE_FAST_DENORMAL_F32&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="TargetParser_8h_source.html#l00144">144</a> of file <a class="el" href="TargetParser_8h_source.html">TargetParser.h</a>.</p>

</div>
</div>
<a id="a4b8ddd5c099b639596437f6520057835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8ddd5c099b639596437f6520057835">&#9670;&nbsp;</a></span>Fixups</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835">llvm::AMDGPU::Fixups</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f"></a>fixup_si_sopp_br&#160;</td><td class="fielddoc"><p>16-bit PC relative fixup for SOPP branch instructions. </p>
</td></tr>
<tr><td class="fieldname"><a id="a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059"></a>LastTargetFixupKind&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999"></a>NumTargetFixupKinds&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDGPUFixupKinds_8h_source.html#l00016">16</a> of file <a class="el" href="AMDGPUFixupKinds_8h_source.html">AMDGPUFixupKinds.h</a>.</p>

</div>
</div>
<a id="a13e9112ff7e4f43ca57811e8315558c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e9112ff7e4f43ca57811e8315558c0">&#9670;&nbsp;</a></span>GPUKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">llvm::AMDGPU::GPUKind</a> : <a class="el" href="classuint32__t.html">uint32_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPU kinds supported by the <a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a> target. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a7fbe7042d90fd9a4269037cc21b063d8"></a>GK_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0afe4344b2b814933ed3bf72f82df1a072"></a>GK_R600&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a19f3381b6c1b6fe785105d9886351697"></a>GK_R630&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ac8c3f112117bae6376650f69cdfbe927"></a>GK_RS880&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a2ef3bc48291b8bd816d12e4c2a6e631e"></a>GK_RV670&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a3197738d328a2ec9bbb5de425007050e"></a>GK_RV710&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a1df854d45a3d4a6a1865dc00e750c1dd"></a>GK_RV730&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0af053ef33f07262cc463fa6a5d787aeb2"></a>GK_RV770&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aadb09c6abe6758256dff6c90ea1a76b6"></a>GK_CEDAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a9264803dfb45730fda3f25282b543975"></a>GK_CYPRESS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a1b5ba5a6942e8ed8f23932f685d000fc"></a>GK_JUNIPER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a8e5926d8ea19757038c4155912b395f1"></a>GK_REDWOOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a051b61b70b71eb4eeccc86b84058c812"></a>GK_SUMO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aab0292e2fa154684869a644bb029a265"></a>GK_BARTS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0abbfa45b8bf51aae60c6a9a62de87aaf5"></a>GK_CAICOS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a8409d9e45598a8706ccf50f8389f8462"></a>GK_CAYMAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a6b170bcb32c4c5dbe468f7358abaab82"></a>GK_TURKS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ab923d2009a224a7c34d7f06d0ce1e601"></a>GK_R600_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a8b689d67e0eb88153ad3f1dfb75ae4b1"></a>GK_R600_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a0326fd0efbae2a2a8b510e1371b52af8"></a>GK_GFX600&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0abf6e028309fda1638f2c6f58e40e1950"></a>GK_GFX601&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0acae31aa0eeca479d9d8a15a3cea6e270"></a>GK_GFX700&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a064008edef22d98be2b2f99d1ef3f45e"></a>GK_GFX701&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a79927d05a746db7daea104ef8f82b9d2"></a>GK_GFX702&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a79cfee1ec116388104a8efe34a3fa0cf"></a>GK_GFX703&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a0ced4577490d2121701962e4eeb42a4c"></a>GK_GFX704&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aadad48ed787fee4a2f6c35b0d9f89b98"></a>GK_GFX801&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a52cffa5e9d2c393f73ef1a9fda9a66ef"></a>GK_GFX802&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a74066492470f26fc14c8f12619616961"></a>GK_GFX803&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aa4e784933a9c8cdaf518011c016dd68c"></a>GK_GFX810&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0af70db43aa73cadb189ef73754d3fa0d3"></a>GK_GFX900&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a9cd8e5be875175b2d9624bd8c01e75a4"></a>GK_GFX902&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a5a6d7b2ad4d8aedc73ce73e4a9010227"></a>GK_GFX904&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ad5ec30fbe83c5e6ed4986249a1263af3"></a>GK_GFX906&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a216bf2708fee238d859ce9deb0e9bd00"></a>GK_GFX908&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a4aa806154467822b5f68095ba367eff6"></a>GK_GFX909&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ad91847f0315557cbaa80e134f41b126b"></a>GK_GFX1010&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0af52d637bc791e67bcad28549446ef2f5"></a>GK_GFX1011&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0abcd4e53544524c77b26e75b3324e6e2d"></a>GK_GFX1012&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a3e6fe622ffae21b57fe5cbe73bf99695"></a>GK_AMDGCN_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0adb2e894a6ca207b35edac4dc21d1ef38"></a>GK_AMDGCN_LAST&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="TargetParser_8h_source.html#l00080">80</a> of file <a class="el" href="TargetParser_8h_source.html">TargetParser.h</a>.</p>

</div>
</div>
<a id="ab7679ce5eab5937b9da9e7702aff8cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7679ce5eab5937b9da9e7702aff8cc5">&#9670;&nbsp;</a></span>OperandType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5">llvm::AMDGPU::OperandType</a> : <a class="el" href="classunsigned.html">unsigned</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"></a>OPERAND_REG_IMM_INT32&#160;</td><td class="fielddoc"><p>Operands with register or 32-bit immediate. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"></a>OPERAND_REG_IMM_INT64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"></a>OPERAND_REG_IMM_INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"></a>OPERAND_REG_IMM_FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"></a>OPERAND_REG_IMM_FP64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"></a>OPERAND_REG_IMM_FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"></a>OPERAND_REG_IMM_V2FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"></a>OPERAND_REG_IMM_V2INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"></a>OPERAND_REG_INLINE_C_INT16&#160;</td><td class="fielddoc"><p>Operands with register or inline constant. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"></a>OPERAND_REG_INLINE_C_INT32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"></a>OPERAND_REG_INLINE_C_INT64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"></a>OPERAND_REG_INLINE_C_FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"></a>OPERAND_REG_INLINE_C_FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"></a>OPERAND_REG_INLINE_C_FP64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"></a>OPERAND_REG_INLINE_C_V2FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"></a>OPERAND_REG_INLINE_C_V2INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"></a>OPERAND_REG_INLINE_AC_INT16&#160;</td><td class="fielddoc"><p>Operands with an AccVGPR register or inline constant. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"></a>OPERAND_REG_INLINE_AC_INT32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"></a>OPERAND_REG_INLINE_AC_FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"></a>OPERAND_REG_INLINE_AC_FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"></a>OPERAND_REG_INLINE_AC_V2FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"></a>OPERAND_REG_INLINE_AC_V2INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9"></a>OPERAND_REG_IMM_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640"></a>OPERAND_REG_IMM_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928"></a>OPERAND_REG_INLINE_C_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3"></a>OPERAND_REG_INLINE_C_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b"></a>OPERAND_REG_INLINE_AC_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7"></a>OPERAND_REG_INLINE_AC_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"></a>OPERAND_SRC_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"></a>OPERAND_SRC_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d"></a>OPERAND_INPUT_MODS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1"></a>OPERAND_SDWA_VOPC_DST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e"></a>OPERAND_KIMM32&#160;</td><td class="fielddoc"><p>Operand with 32-bit immediate that uses the constant bus. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317"></a>OPERAND_KIMM16&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIDefines_8h_source.html#l00125">125</a> of file <a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>.</p>

</div>
</div>
<a id="abe1ffb7444626273ec47b5526acfdeec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1ffb7444626273ec47b5526acfdeec">&#9670;&nbsp;</a></span>TargetIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeec">llvm::AMDGPU::TargetIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd"></a>TI_CONSTDATA_START&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777"></a>TI_SCRATCH_RSRC_DWORD0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed"></a>TI_SCRATCH_RSRC_DWORD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72"></a>TI_SCRATCH_RSRC_DWORD2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914"></a>TI_SCRATCH_RSRC_DWORD3&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDGPU_8h_source.html#l00249">249</a> of file <a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ac9ad1c3b2c132bb923532658442fa53d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ad1c3b2c132bb923532658442fa53d">&#9670;&nbsp;</a></span>decodeExpcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::decodeExpcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Waitcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Decoded Expcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00647">647</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00656">decodeWaitcnt()</a>, and <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04894">encodeCnt()</a>.</p>

</div>
</div>
<a id="a5fb6ac70a302c2950012a955ef7b1d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb6ac70a302c2950012a955ef7b1d6a">&#9670;&nbsp;</a></span>decodeLgkmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::decodeLgkmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Waitcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Decoded Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00651">651</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00656">decodeWaitcnt()</a>, and <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04894">encodeCnt()</a>.</p>

</div>
</div>
<a id="aef5f5f2f99f041ac50a50e80446dd80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5f5f2f99f041ac50a50e80446dd80c">&#9670;&nbsp;</a></span>decodeVmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::decodeVmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Waitcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Decoded Vmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00635">635</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00656">decodeWaitcnt()</a>, and <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04894">encodeCnt()</a>.</p>

</div>
</div>
<a id="a0d3e0a75774a86f6c8302eee2dfe1326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d3e0a75774a86f6c8302eee2dfe1326">&#9670;&nbsp;</a></span>decodeWaitcnt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AMDGPU::decodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Waitcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Vmcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Expcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Lgkmcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decodes Vmcnt, Expcnt and Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code> for given isa <code>Version</code>, and writes decoded values into <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> respectively. </p>
<p><code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> are decoded as follows: <code>Vmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code>[3:0] (pre-gfx9 only) <code>Vmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code>[3:0] | <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code>[15:14] (gfx9+ only) <code>Expcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code>[6:4] <code>Lgkmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code>[11:8] (pre-gfx10 only) <code>Lgkmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code>[13:8] (gfx10+ only) </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00656">656</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00647">decodeExpcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00651">decodeLgkmcnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00635">decodeVmcnt()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00474">addRegsToSet()</a>, <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00829">callWaitsOnFunctionReturn()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, and <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01280">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="a5d4a37c23e1caabf8f64de0e64266f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d4a37c23e1caabf8f64de0e64266f3a">&#9670;&nbsp;</a></span>decodeWaitcnt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> llvm::AMDGPU::decodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Encoded</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00663">663</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00647">decodeExpcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00651">decodeLgkmcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00635">decodeVmcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00364">llvm::AMDGPU::Waitcnt::ExpCnt</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00365">llvm::AMDGPU::Waitcnt::LgkmCnt</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00363">llvm::AMDGPU::Waitcnt::VmCnt</a>.</p>

</div>
</div>
<a id="a7d9da1d38203f7899139c8dedb15d97c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9da1d38203f7899139c8dedb15d97c">&#9670;&nbsp;</a></span>encodeExpcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::encodeExpcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Waitcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Expcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code> with encoded <code>Expcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00682">682</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04894">encodeCnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00693">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="ade75980e3c0b71d253a7381a15d8ed00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade75980e3c0b71d253a7381a15d8ed00">&#9670;&nbsp;</a></span>encodeLgkmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::encodeLgkmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Waitcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Lgkmcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code> with encoded <code>Lgkmcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00687">687</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04894">encodeCnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00693">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="ac95f41127d78da414e20eb091961726c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95f41127d78da414e20eb091961726c">&#9670;&nbsp;</a></span>encodeVmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::encodeVmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Waitcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Vmcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a></code> with encoded <code>Vmcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00671">671</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04894">encodeCnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00693">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a538a5f491696e8b8ef0987e3aaedbb37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a538a5f491696e8b8ef0987e3aaedbb37">&#9670;&nbsp;</a></span>encodeWaitcnt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::encodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Vmcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Expcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Lgkmcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Encodes <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> into <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a> for given isa <code>Version</code>. </p>
<p><code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> are encoded as follows: <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a>[3:0] = <code>Vmcnt</code> (pre-gfx9 only) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a>[3:0] = <code>Vmcnt</code>[3:0] (gfx9+ only) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a>[6:4] = <code>Expcnt</code> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a>[11:8] = <code>Lgkmcnt</code> (pre-gfx10 only) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a>[13:8] = <code>Lgkmcnt</code> (gfx10+ only) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a>[15:14] = <code>Vmcnt</code>[5:4] (gfx9+ only)</p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a> with encoded <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00693">693</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00682">encodeExpcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00687">encodeLgkmcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00671">encodeVmcnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00622">getWaitcntBitMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00829">callWaitsOnFunctionReturn()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00702">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a5f14260fd47f5c55b3d473291b81a302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f14260fd47f5c55b3d473291b81a302">&#9670;&nbsp;</a></span>encodeWaitcnt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::encodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;&#160;</td>
          <td class="paramname"><em>Decoded</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00702">702</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00693">encodeWaitcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00364">llvm::AMDGPU::Waitcnt::ExpCnt</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00365">llvm::AMDGPU::Waitcnt::LgkmCnt</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00363">llvm::AMDGPU::Waitcnt::VmCnt</a>.</p>

</div>
</div>
<a id="a7af9698ef8e2fd0bdcafe8c664c52e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af9698ef8e2fd0bdcafe8c664c52e9e">&#9670;&nbsp;</a></span>fillValidArchListAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AMDGPU::fillValidArchListAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Values</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00164">164</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="a1dacc9c15858a08654e406335cfeb803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dacc9c15858a08654e406335cfeb803">&#9670;&nbsp;</a></span>fillValidArchListR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AMDGPU::fillValidArchListR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Values</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00170">170</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="a5eb95c1fe12d25bcfe6d3b63f6148605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb95c1fe12d25bcfe6d3b63f6148605">&#9670;&nbsp;</a></span>getAddr64Inst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getAddr64Inst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04522">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a id="abffe571058efed5bc48a2eecaf9eb8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffe571058efed5bc48a2eecaf9eb8df">&#9670;&nbsp;</a></span>getArchAttrAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getArchAttrAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td>
          <td class="paramname"><em>AK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00152">152</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00145">FEATURE_NONE</a>.</p>

</div>
</div>
<a id="ae5aa1b472c4fc8f27abc78861ad7e5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5aa1b472c4fc8f27abc78861ad7e5a7">&#9670;&nbsp;</a></span>getArchAttrR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getArchAttrR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td>
          <td class="paramname"><em>AK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00158">158</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00145">FEATURE_NONE</a>.</p>

</div>
</div>
<a id="abdda436b916531b2103dbcc64325c1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdda436b916531b2103dbcc64325c1b9">&#9670;&nbsp;</a></span>getArchNameAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::AMDGPU::getArchNameAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td>
          <td class="paramname"><em>AK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00122">122</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00059">llvm::AMDGPUTargetStreamer::getArchNameFromElfMach()</a>.</p>

</div>
</div>
<a id="a00f426afe94474a8c7933eaa97f1db71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f426afe94474a8c7933eaa97f1db71">&#9670;&nbsp;</a></span>getArchNameR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::AMDGPU::getArchNameR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td>
          <td class="paramname"><em>AK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00128">128</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00059">llvm::AMDGPUTargetStreamer::getArchNameFromElfMach()</a>.</p>

</div>
</div>
<a id="a5965cc6ae8985160e076a4391a4e1181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5965cc6ae8985160e076a4391a4e1181">&#9670;&nbsp;</a></span>getAtomicNoRetOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getAtomicNoRetOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l10436">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00829">callWaitsOnFunctionReturn()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>, and <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00110">isValidClauseInst()</a>.</p>

</div>
</div>
<a id="a483ff6bef53de568d2e98bb3f002d885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483ff6bef53de568d2e98bb3f002d885">&#9670;&nbsp;</a></span>getAtomicRetOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getAtomicRetOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00829">callWaitsOnFunctionReturn()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>, and <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00110">isValidClauseInst()</a>.</p>

</div>
</div>
<a id="a9c1c1787b89fe414c257245abd6642bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c1c1787b89fe414c257245abd6642bb">&#9670;&nbsp;</a></span>getBaseWithConstantOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; llvm::AMDGPU::getBaseWithConstantOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns Base register, constant offset, and offset def point. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">17</a> of file <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html">AMDGPUGlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Def</a>, <a class="el" href="MachineOperand_8h_source.html#l00540">llvm::MachineOperand::getCImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00303">llvm::getDefIgnoringCopies()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="Constants_8h_source.html#l00148">llvm::ConstantInt::getZExtValue()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00319">llvm::MIPatternMatch::m_Copy()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00055">llvm::MIPatternMatch::m_ICst()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00024">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00845">getBufferStoreFormatOpcode()</a>.</p>

</div>
</div>
<a id="a08b135e0f9484354a83410d97d698b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b135e0f9484354a83410d97d698b22">&#9670;&nbsp;</a></span>getBasicFromSDWAOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getBasicFromSDWAOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03199">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="abd78baff74c8d21b962d0ce8bc824882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd78baff74c8d21b962d0ce8bc824882">&#9670;&nbsp;</a></span>getCanonicalArchName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::AMDGPU::getCanonicalArchName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Arch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4c95246ad0278e01cc6e03560005f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c95246ad0278e01cc6e03560005f0b">&#9670;&nbsp;</a></span>getCommuteOrig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getCommuteOrig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00740">llvm::SIInstrInfo::commuteOpcode()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>.</p>

</div>
</div>
<a id="a96286d8f7d90ece30046d826bbb71422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96286d8f7d90ece30046d826bbb71422">&#9670;&nbsp;</a></span>getCommuteRev()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getCommuteRev </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00740">llvm::SIInstrInfo::commuteOpcode()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>.</p>

</div>
</div>
<a id="adf4bf704a730b8d3f9ce8497eddf5aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4bf704a730b8d3f9ce8497eddf5aee">&#9670;&nbsp;</a></span>getDefaultAmdhsaKernelDescriptor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00518">518</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDHSAKernelDescriptor_8h_source.html#l00042">AMDHSA_BITS_SET</a>, <a class="el" href="AMDHSAKernelDescriptor_8h_source.html#l00063">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00175">getIsaVersion()</a>, <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>, <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>, and <a class="el" href="InstrProf_8h_source.html#l00980">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03123">IsRevOpcode()</a>.</p>

</div>
</div>
<a id="a2888339a06c839e6231a8391d379cc69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2888339a06c839e6231a8391d379cc69">&#9670;&nbsp;</a></span>getDPPOp32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getDPPOp32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNDPPCombine_8cpp_source.html#l00120">llvm::createGCNDPPCombinePass()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>.</p>

</div>
</div>
<a id="aa214c98bde27112b9cec6bc4e1dba715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa214c98bde27112b9cec6bc4e1dba715">&#9670;&nbsp;</a></span>getExpcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getExpcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Expcnt bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00614">614</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00829">callWaitsOnFunctionReturn()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, and <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01280">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="af9b193879809ccd5812dd91ec719fa1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9b193879809ccd5812dd91ec719fa1f">&#9670;&nbsp;</a></span>getGcnBufferFormatInfo() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> * llvm::AMDGPU::getGcnBufferFormatInfo </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>BitsPerComp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>NumComponents</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>NumFormat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01343">1343</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00953">isGFX10()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00696">getBufferFormatWithCompCount()</a>.</p>

</div>
</div>
<a id="a7e6b695a4f4a36f151ce18252d4dde6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e6b695a4f4a36f151ce18252d4dde6f">&#9670;&nbsp;</a></span>getGcnBufferFormatInfo() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> * llvm::AMDGPU::getGcnBufferFormatInfo </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Format</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01353">1353</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00953">isGFX10()</a>.</p>

</div>
</div>
<a id="a0a35ade96e14e74ae51d74559eeb2e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a35ade96e14e74ae51d74559eeb2e5d">&#9670;&nbsp;</a></span>getGlobalSaddrOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getGlobalSaddrOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIFixupVectorISel_8cpp_source.html#l00155">fixupGlobalSaddr()</a>, <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00696">getBufferFormatWithCompCount()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>.</p>

</div>
</div>
<a id="af7672ecd68ad0182beb360a4453b51ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7672ecd68ad0182beb360a4453b51ba">&#9670;&nbsp;</a></span>getIfAddr64Inst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getIfAddr64Inst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>Opcode</code> is an Addr64 opcode. </p>
<dl class="section return"><dt>Returns</dt><dd><code>Opcode</code> if it is an Addr64 opcode, otherwise -1. </dd></dl>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04522">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a id="a3f263a048bfe2f3f16b9bd70a01031f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f263a048bfe2f3f16b9bd70a01031f6">&#9670;&nbsp;</a></span>getImageDimIntrinsicInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a>* llvm::AMDGPU::getImageDimIntrinsicInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Intr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l06115">getBufferOffsetForMMO()</a>.</p>

</div>
</div>
<a id="a7b581c7318ec95ec6176a880d45a6f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b581c7318ec95ec6176a880d45a6f62">&#9670;&nbsp;</a></span>getInitialPSInputAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getInitialPSInputAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;&#160;</td>
          <td class="paramname"><em>F</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00881">881</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00565">getIntegerAttribute()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, and <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00029">llvm::SIMachineFunctionInfo::SIMachineFunctionInfo()</a>.</p>

</div>
</div>
<a id="a34bedf6819d66a1319b6509e6a0f14a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34bedf6819d66a1319b6509e6a0f14a1">&#9670;&nbsp;</a></span>getIntegerAttribute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getIntegerAttribute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Default</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Integer value requested using <code>F's</code> <code>Name</code> attribute.</dd>
<dd>
<code>Default</code> if attribute is not present.</dd>
<dd>
<code>Default</code> and emits error if requested value cannot be converted to integer. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00565">565</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLVMContext_8cpp_source.html#l00238">llvm::LLVMContext::emitError()</a>, <a class="el" href="StringRef_8h_source.html#l00499">llvm::StringRef::getAsInteger()</a>, <a class="el" href="Function_8cpp_source.html#l00223">llvm::Function::getContext()</a>, <a class="el" href="Function_8h_source.html#l00333">llvm::Function::getFnAttribute()</a>, <a class="el" href="Attributes_8cpp_source.html#l00220">llvm::Attribute::getValueAsString()</a>, and <a class="el" href="Attributes_8cpp_source.html#l00191">llvm::Attribute::isStringAttribute()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8h_source.html#l00241">llvm::AMDGPUSubtarget::getImplicitArgNumBytes()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00881">getInitialPSInputAddr()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00639">llvm::GCNSubtarget::getMaxNumSGPRs()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00689">llvm::GCNSubtarget::getMaxNumVGPRs()</a>, <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00136">getMopState()</a>, and <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l00091">llvm::AMDGPUTTIImpl::getUnrollingPreferences()</a>.</p>

</div>
</div>
<a id="a272fc2c1f64096529cd75dbf22890148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272fc2c1f64096529cd75dbf22890148">&#9670;&nbsp;</a></span>getIntegerPairAttribute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; int, int &gt; llvm::AMDGPU::getIntegerPairAttribute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; int, int &gt;&#160;</td>
          <td class="paramname"><em>Default</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>OnlyFirstRequired</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A pair of integer values requested using <code>F's</code> <code>Name</code> attribute in "first[,second]" format ("second" is optional unless <code>OnlyFirstRequired</code> is false).</dd>
<dd>
<code>Default</code> if attribute is not present.</dd>
<dd>
<code>Default</code> and emits error if one of the requested values cannot be converted to integer, or <code>OnlyFirstRequired</code> is false and "second" value is not present. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00580">580</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLVMContext_8cpp_source.html#l00238">llvm::LLVMContext::emitError()</a>, <a class="el" href="Function_8cpp_source.html#l00223">llvm::Function::getContext()</a>, <a class="el" href="Function_8h_source.html#l00333">llvm::Function::getFnAttribute()</a>, <a class="el" href="Attributes_8cpp_source.html#l00220">llvm::Attribute::getValueAsString()</a>, <a class="el" href="Attributes_8cpp_source.html#l00191">llvm::Attribute::isStringAttribute()</a>, and <a class="el" href="StringRef_8h_source.html#l00718">llvm::StringRef::split()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00363">llvm::AMDGPUSubtarget::getFlatWorkGroupSizes()</a>, and <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00386">llvm::AMDGPUSubtarget::getWavesPerEU()</a>.</p>

</div>
</div>
<a id="a4c450943f424116a9b6b9a3db451af6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c450943f424116a9b6b9a3db451af6c">&#9670;&nbsp;</a></span>getIsaVersion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">AMDGPU::IsaVersion</a> llvm::AMDGPU::getIsaVersion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>GPU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00175">175</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00127">GK_GFX1010</a>, <a class="el" href="TargetParser_8h_source.html#l00128">GK_GFX1011</a>, <a class="el" href="TargetParser_8h_source.html#l00129">GK_GFX1012</a>, <a class="el" href="TargetParser_8h_source.html#l00106">GK_GFX600</a>, <a class="el" href="TargetParser_8h_source.html#l00107">GK_GFX601</a>, <a class="el" href="TargetParser_8h_source.html#l00109">GK_GFX700</a>, <a class="el" href="TargetParser_8h_source.html#l00110">GK_GFX701</a>, <a class="el" href="TargetParser_8h_source.html#l00111">GK_GFX702</a>, <a class="el" href="TargetParser_8h_source.html#l00112">GK_GFX703</a>, <a class="el" href="TargetParser_8h_source.html#l00113">GK_GFX704</a>, <a class="el" href="TargetParser_8h_source.html#l00115">GK_GFX801</a>, <a class="el" href="TargetParser_8h_source.html#l00116">GK_GFX802</a>, <a class="el" href="TargetParser_8h_source.html#l00117">GK_GFX803</a>, <a class="el" href="TargetParser_8h_source.html#l00118">GK_GFX810</a>, <a class="el" href="TargetParser_8h_source.html#l00120">GK_GFX900</a>, <a class="el" href="TargetParser_8h_source.html#l00121">GK_GFX902</a>, <a class="el" href="TargetParser_8h_source.html#l00122">GK_GFX904</a>, <a class="el" href="TargetParser_8h_source.html#l00123">GK_GFX906</a>, <a class="el" href="TargetParser_8h_source.html#l00124">GK_GFX908</a>, <a class="el" href="TargetParser_8h_source.html#l00125">GK_GFX909</a>, <a class="el" href="TargetParser_8h_source.html#l00082">GK_NONE</a>, and <a class="el" href="TargetParser_8cpp_source.html#l00134">parseArchAMDGCN()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00474">addRegsToSet()</a>, <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00829">callWaitsOnFunctionReturn()</a>, <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00258">llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00123">llvm::AMDGPUAsmPrinter::EmitStartOfAsmFile()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04894">encodeCnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00347">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00518">getDefaultAmdhsaKernelDescriptor()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00376">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00359">llvm::AMDGPU::IsaInfo::getMinNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00393">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00327">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00340">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00590">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00482">initDefaultAMDKernelCodeT()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03123">IsRevOpcode()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01280">llvm::AMDGPUInstPrinter::printWaitFlag()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00226">llvm::AMDGPU::IsaInfo::streamIsaVersion()</a>.</p>

</div>
</div>
<a id="a906595c44094cbae6a0cca1b1a8b1304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906595c44094cbae6a0cca1b1a8b1304">&#9670;&nbsp;</a></span>getLgkmcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getLgkmcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Lgkmcnt bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00618">618</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00829">callWaitsOnFunctionReturn()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, and <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01280">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="aeb7e711869d94366080bcf9e7b8b1382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7e711869d94366080bcf9e7b8b1382">&#9670;&nbsp;</a></span>getMaskedMIMGOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMaskedMIMGOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewChannels</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00125">125</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00265">llvm::AMDGPU::MIMGInfo::BaseOpcode</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">getMIMGInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00266">llvm::AMDGPU::MIMGInfo::MIMGEncoding</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00264">llvm::AMDGPU::MIMGInfo::Opcode</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00268">llvm::AMDGPU::MIMGInfo::VAddrDwords</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00696">getBufferFormatWithCompCount()</a>.</p>

</div>
</div>
<a id="ad079e8a6a0505ccce0ad2463d95aff73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad079e8a6a0505ccce0ad2463d95aff73">&#9670;&nbsp;</a></span>getMCOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMCOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Gen</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00220">220</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l06363">llvm::SIInstrInfo::pseudoToMCOpcode()</a>.</p>

</div>
</div>
<a id="ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">&#9670;&nbsp;</a></span>getMCReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getMCReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If <code>Reg</code> is a pseudo reg, return the correct hardware register given <code>STI</code> otherwise return <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01023">1023</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00297">llvm::Triple::getArch()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00104">llvm::MCSubtargetInfo::getTargetTriple()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00975">MAP_REG2REG</a>, and <a class="el" href="Triple_8h_source.html#l00066">llvm::Triple::r600</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00609">llvm::AMDGPUDisassembler::createRegOperand()</a>, <a class="el" href="AMDGPUMCInstLower_8cpp_source.html#l00079">getVariantKind()</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>.</p>

</div>
</div>
<a id="a0dd97148e88eb6023823b5398dc7e288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd97148e88eb6023823b5398dc7e288">&#9670;&nbsp;</a></span>getMIMGBaseOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a>* llvm::AMDGPU::getMIMGBaseOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00120">120</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00265">llvm::AMDGPU::MIMGInfo::BaseOpcode</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">getMIMGBaseOpcodeInfo()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">getMIMGInfo()</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

</div>
</div>
<a id="a641c1e8816f4092890d4175640c3c759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a641c1e8816f4092890d4175640c3c759">&#9670;&nbsp;</a></span>getMIMGBaseOpcodeInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a>* llvm::AMDGPU::getMIMGBaseOpcodeInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseOpcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00463">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00120">getMIMGBaseOpcode()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05316">parseTexFail()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03199">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a6bcf83878d7d6e3c87d6281b70f54767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bcf83878d7d6e3c87d6281b70f54767">&#9670;&nbsp;</a></span>getMIMGDimInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a>* llvm::AMDGPU::getMIMGDimInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DimEnum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l05316">parseTexFail()</a>.</p>

</div>
</div>
<a id="a5e7e4f2d2b2030bf09945a94a07c7032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e7e4f2d2b2030bf09945a94a07c7032">&#9670;&nbsp;</a></span>getMIMGDimInfoByAsmSuffix()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a>* llvm::AMDGPU::getMIMGDimInfoByAsmSuffix </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>AsmSuffix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l06223">isRegOrImmWithInputMods()</a>.</p>

</div>
</div>
<a id="ae6d80e3c29e42507b5b6cd519bbe3596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d80e3c29e42507b5b6cd519bbe3596">&#9670;&nbsp;</a></span>getMIMGDimInfoByEncoding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a>* llvm::AMDGPU::getMIMGDimInfoByEncoding </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>DimEnc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00463">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00029">llvm::AMDGPUInstPrinter::printInst()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03199">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a39e69d5fb3189d3fd8be51974c96d5be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e69d5fb3189d3fd8be51974c96d5be">&#9670;&nbsp;</a></span>getMIMGInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a>* llvm::AMDGPU::getMIMGInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00474">addRegsToSet()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00463">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00125">getMaskedMIMGOp()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00120">getMIMGBaseOpcode()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00182">shrinkScalarCompare()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03199">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a4bfd09b7123582e368a789d847b494c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bfd09b7123582e368a789d847b494c1">&#9670;&nbsp;</a></span>getMIMGLZMappingInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a>* llvm::AMDGPU::getMIMGLZMappingInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>L</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l05316">parseTexFail()</a>.</p>

</div>
</div>
<a id="ac6d52f5b5382c304217764eab764a449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d52f5b5382c304217764eab764a449">&#9670;&nbsp;</a></span>getMIMGMIPMappingInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a>* llvm::AMDGPU::getMIMGMIPMappingInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>L</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l05316">parseTexFail()</a>.</p>

</div>
</div>
<a id="a176f799037e98f7743008924c4b72266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176f799037e98f7743008924c4b72266">&#9670;&nbsp;</a></span>getMIMGOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMIMGOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MIMGEncoding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VDataDwords</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VAddrDwords</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00113">113</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00264">llvm::AMDGPU::MIMGInfo::Opcode</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00463">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05316">parseTexFail()</a>, and <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00182">shrinkScalarCompare()</a>.</p>

</div>
</div>
<a id="a688f3c46ebc34c00ea80c22c15a0b0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a688f3c46ebc34c00ea80c22c15a0b0c1">&#9670;&nbsp;</a></span>getMTBUFBaseOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMTBUFBaseOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00157">157</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00144">llvm::AMDGPU::MTBUFInfo::BaseOpcode</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00696">getBufferFormatWithCompCount()</a>.</p>

</div>
</div>
<a id="a23d9368d9915a85d5b54f9e0eda046dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d9368d9915a85d5b54f9e0eda046dd">&#9670;&nbsp;</a></span>getMTBUFElements()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMTBUFElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00167">167</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00145">llvm::AMDGPU::MTBUFInfo::elements</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

</div>
</div>
<a id="a4d33ed416833f75e97045b3ce8380132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d33ed416833f75e97045b3ce8380132">&#9670;&nbsp;</a></span>getMTBUFHasSoffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMTBUFHasSoffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00182">182</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00148">llvm::AMDGPU::MTBUFInfo::has_soffset</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

</div>
</div>
<a id="a181d2e596332f4062206a62830426b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a181d2e596332f4062206a62830426b86">&#9670;&nbsp;</a></span>getMTBUFHasSrsrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMTBUFHasSrsrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00177">177</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00147">llvm::AMDGPU::MTBUFInfo::has_srsrc</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

</div>
</div>
<a id="aee6b630ac15f65f731a072177d51207c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee6b630ac15f65f731a072177d51207c">&#9670;&nbsp;</a></span>getMTBUFHasVAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMTBUFHasVAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00172">172</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00146">llvm::AMDGPU::MTBUFInfo::has_vaddr</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

</div>
</div>
<a id="a9c26c5e0b091dffd780ac854e30a2d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c26c5e0b091dffd780ac854e30a2d40">&#9670;&nbsp;</a></span>getMTBUFOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMTBUFOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Elements</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00162">162</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00143">llvm::AMDGPU::MTBUFInfo::Opcode</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00696">getBufferFormatWithCompCount()</a>.</p>

</div>
</div>
<a id="a5f0dcf0fee31f552637de794eef6696e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f0dcf0fee31f552637de794eef6696e">&#9670;&nbsp;</a></span>getMUBUFBaseOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMUBUFBaseOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00187">187</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00135">llvm::AMDGPU::MUBUFInfo::BaseOpcode</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00696">getBufferFormatWithCompCount()</a>.</p>

</div>
</div>
<a id="af8ef23452a5c4ddf85e45cc9884ea3f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ef23452a5c4ddf85e45cc9884ea3f4">&#9670;&nbsp;</a></span>getMUBUFElements()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMUBUFElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00197">197</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00136">llvm::AMDGPU::MUBUFInfo::elements</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

</div>
</div>
<a id="aa303bfa4cd838f547ba84ab62cd93c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa303bfa4cd838f547ba84ab62cd93c95">&#9670;&nbsp;</a></span>getMUBUFHasSoffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMUBUFHasSoffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00212">212</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00139">llvm::AMDGPU::MUBUFInfo::has_soffset</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

</div>
</div>
<a id="afd9dbd4307d57a7043f5412176674de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9dbd4307d57a7043f5412176674de4">&#9670;&nbsp;</a></span>getMUBUFHasSrsrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMUBUFHasSrsrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00207">207</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00138">llvm::AMDGPU::MUBUFInfo::has_srsrc</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

</div>
</div>
<a id="a723087d5f4635793f28b71ee6cdafecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a723087d5f4635793f28b71ee6cdafecd">&#9670;&nbsp;</a></span>getMUBUFHasVAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMUBUFHasVAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00202">202</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00137">llvm::AMDGPU::MUBUFInfo::has_vaddr</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

</div>
</div>
<a id="a641126a568d13cf23339e3f87203e4df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a641126a568d13cf23339e3f87203e4df">&#9670;&nbsp;</a></span>getMUBUFNoLdsInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMUBUFNoLdsInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l05458">encodeBitmaskPerm()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>.</p>

</div>
</div>
<a id="a55c87ec01cfedf7c509d68763d1e0ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c87ec01cfedf7c509d68763d1e0ac3">&#9670;&nbsp;</a></span>getMUBUFOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMUBUFOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Elements</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00192">192</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00134">llvm::AMDGPU::MUBUFInfo::Opcode</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00696">getBufferFormatWithCompCount()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00825">getBufferStoreOpcode()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01358">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>.</p>

</div>
</div>
<a id="a27efe1286cc31f5fc95355af30b0356c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27efe1286cc31f5fc95355af30b0356c">&#9670;&nbsp;</a></span>getNamedOperandIdx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int16_t llvm::AMDGPU::getNamedOperandIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>NamedIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00474">addRegsToSet()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10436">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00939">allOpsDefaultValue()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00146">llvm::SIInstrInfo::areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03067">llvm::SIInstrInfo::buildShrunkInst()</a>, <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00829">callWaitsOnFunctionReturn()</a>, <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00646">combineKnownAdjacentMMOs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01674">llvm::SIInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00442">llvm::AMDGPUDisassembler::convertDPP8Inst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00463">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00422">llvm::AMDGPUDisassembler::convertSDWAInst()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02614">llvm::SIInstrInfo::convertToThreeAddress()</a>, <a class="el" href="GCNDPPCombine_8cpp_source.html#l00120">llvm::createGCNDPPCombinePass()</a>, <a class="el" href="SIAddIMGInit_8cpp_source.html#l00060">llvm::createSIAddIMGInitPass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00969">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01023">llvm::R600InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01732">llvm::SIInstrInfo::findCommutedOpIndices()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00312">findSingleRegDef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02315">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00071">foldImmediates()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00171">frameIndexMayFold()</a>, <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00696">getBufferFormatWithCompCount()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00321">llvm::SIRegisterInfo::getFrameIndexInstrOffset()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00268">llvm::AMDGPUDisassembler::getInstruction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05989">llvm::SIInstrInfo::getInstSizeInBytes()</a>, <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00180">getLit64Encoding()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00261">llvm::SIInstrInfo::getMemOperandWithOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00313">llvm::SIRegisterInfo::getMUBUFInstrOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00922">llvm::SIInstrInfo::getNamedImmOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05861">llvm::SIInstrInfo::getNamedOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01384">llvm::R600InstrInfo::getOperandIdx()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="AMDGPUMCInstLower_8cpp_source.html#l00079">getVariantKind()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02974">llvm::SIInstrInfo::hasModifiers()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00422">hoistAndMergeSGPRInits()</a>, <a class="el" href="SILowerSGPRSpills_8cpp_source.html#l00120">insertCSRRestores()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00079">insertNamedMCOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06269">llvm::SIInstrInfo::isBufferSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02933">llvm::SIInstrInfo::isImmOperandLegal()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00134">isInlineConstantIfFolded()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03053">IsMovrelsSDWAOpcode()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l06223">isRegOrImmWithInputMods()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03123">IsRevOpcode()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00093">isSendMsgTraceDataOrGDS()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00258">isValidDPP8()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04522">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04021">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04133">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00105">nodesHaveSameOperandValue()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00849">operator&lt;&lt;()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00284">llvm::AMDGPUInstPrinter::printRegOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02301">removeModOperands()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00182">shrinkScalarCompare()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00328">tryAddToFoldList()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00987">tryConstantFoldOp()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01101">tryFoldInst()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00503">tryToFoldACImm()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00184">updateOperand()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03199">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="adddee5b33e7c032620042dfdb9fa1634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adddee5b33e7c032620042dfdb9fa1634">&#9670;&nbsp;</a></span>getOperandSize() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getOperandSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>OpInfo</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00596">596</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Compiler_8h_source.html#l00203">LLVM_READNONE</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="SIDefines_8h_source.html#l00132">OPERAND_REG_IMM_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00130">OPERAND_REG_IMM_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00131">OPERAND_REG_IMM_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00129">OPERAND_REG_IMM_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00127">OPERAND_REG_IMM_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00128">OPERAND_REG_IMM_INT64</a>, <a class="el" href="SIDefines_8h_source.html#l00133">OPERAND_REG_IMM_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00134">OPERAND_REG_IMM_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00149">OPERAND_REG_INLINE_AC_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00150">OPERAND_REG_INLINE_AC_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00147">OPERAND_REG_INLINE_AC_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00148">OPERAND_REG_INLINE_AC_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00151">OPERAND_REG_INLINE_AC_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00152">OPERAND_REG_INLINE_AC_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00140">OPERAND_REG_INLINE_C_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00141">OPERAND_REG_INLINE_C_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00142">OPERAND_REG_INLINE_C_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00137">OPERAND_REG_INLINE_C_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00138">OPERAND_REG_INLINE_C_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00139">OPERAND_REG_INLINE_C_INT64</a>, <a class="el" href="SIDefines_8h_source.html#l00143">OPERAND_REG_INLINE_C_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00144">OPERAND_REG_INLINE_C_V2INT16</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00087">llvm::MCOperandInfo::OperandType</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00632">getOperandSize()</a>, and <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>.</p>

</div>
</div>
<a id="adaba9e2411db319b71f55d54ad0276c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaba9e2411db319b71f55d54ad0276c2">&#9670;&nbsp;</a></span>getOperandSize() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getOperandSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00632">632</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00224">Arg</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00596">getOperandSize()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01250">getSMRDEncodedOffset()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01220">isArgPassedInSGPR()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01186">isInlinableLiteral16()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01160">isInlinableLiteral32()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01143">isInlinableLiteral64()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01205">isInlinableLiteralV216()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01339">isIntrinsicSourceOfDivergence()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01256">isLegalSMRDImmOffset()</a>, <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::Literal</a>, <a class="el" href="Compiler_8h_source.html#l00203">LLVM_READNONE</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00199">llvm::MCInstrDesc::OpInfo</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01269">splitMUBUFOffset()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

</div>
</div>
<a id="a4d8680fb761cf1d88232de86f8fcecba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8680fb761cf1d88232de86f8fcecba">&#9670;&nbsp;</a></span>getRegBitWidth() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getRegBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RCID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size in bits of a register from the register class <code>RC</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01083">1083</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00474">addRegsToSet()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00574">buildMUBUFOffsetLoadStore()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02126">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="SIFixupVectorISel_8cpp_source.html#l00085">findSRegBaseAndIndex()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01132">getRegBitWidth()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01136">getRegOperandSize()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01504">llvm::SIRegisterInfo::getRegSplitParts()</a>, <a class="el" href="HexagonConstPropagation_8cpp_source.html#l01916">INITIALIZE_PASS()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>, <a class="el" href="BitTracker_8h_source.html#l00392">llvm::BitTracker::MachineEvaluator::MachineEvaluator()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00284">llvm::AMDGPUInstPrinter::printRegOperand()</a>, and <a class="el" href="SIFoldOperands_8cpp_source.html#l00503">tryToFoldACImm()</a>.</p>

</div>
</div>
<a id="a66660cdfdd20a89a328844f1396a4269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66660cdfdd20a89a328844f1396a4269">&#9670;&nbsp;</a></span>getRegBitWidth() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getRegBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size in bits of a register from the register class <code>RC</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01132">1132</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00047">llvm::MCRegisterClass::getID()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01083">getRegBitWidth()</a>.</p>

</div>
</div>
<a id="a0b6787b5a5707dd03d00d305247873fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b6787b5a5707dd03d00d305247873fe">&#9670;&nbsp;</a></span>getRegOperandSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getRegOperandSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get size of register operand. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01136">1136</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01083">getRegBitWidth()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00536">llvm::MCRegisterInfo::getRegClass()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00191">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00199">llvm::MCInstrDesc::OpInfo</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00081">llvm::MCOperandInfo::RegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>.</p>

</div>
</div>
<a id="a721c83954a20f8b52f471cbafe2458bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721c83954a20f8b52f471cbafe2458bb">&#9670;&nbsp;</a></span>getSDWAOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getSDWAOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>, and <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00849">operator&lt;&lt;()</a>.</p>

</div>
</div>
<a id="aedabe9a341c4f2ec7f3604472d597651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedabe9a341c4f2ec7f3604472d597651">&#9670;&nbsp;</a></span>getSMRDEncodedOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int64_t llvm::AMDGPU::getSMRDEncodedOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>ByteOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The encoding that will be used for <code>ByteOffset</code> in the SMRD offset field. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01250">1250</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01246">hasSMEMByteOffset()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFrameLowering_8cpp_source.html#l00392">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l01637">findMemSDNode()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00632">getOperandSize()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01256">isLegalSMRDImmOffset()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01769">llvm::AMDGPUInstructionSelector::select()</a>.</p>

</div>
</div>
<a id="a0b3f411f0032973ee08934a9d8611c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f411f0032973ee08934a9d8611c8d">&#9670;&nbsp;</a></span>getSOPKOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getSOPKOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>, and <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00182">shrinkScalarCompare()</a>.</p>

</div>
</div>
<a id="afd28629781d92cc2a72eb6289e2db47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd28629781d92cc2a72eb6289e2db47c">&#9670;&nbsp;</a></span>getSOPPWithRelaxation()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getSOPPWithRelaxation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af40d7434499e43e3d3f9c5d22bc7546f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40d7434499e43e3d3f9c5d22bc7546f">&#9670;&nbsp;</a></span>getVCMPXNoSDstOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getVCMPXNoSDstOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>.</p>

</div>
</div>
<a id="a84f97b2884502eab6b0196da9e29e178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f97b2884502eab6b0196da9e29e178">&#9670;&nbsp;</a></span>getVmcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getVmcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Vmcnt bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00605">605</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInsertWaitcnts_8cpp_source.html#l00829">callWaitsOnFunctionReturn()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, and <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01280">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="a17fda9e2f2cb60c24bfdec02d7793b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17fda9e2f2cb60c24bfdec02d7793b86">&#9670;&nbsp;</a></span>getVOPe32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getVOPe32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNDPPCombine_8cpp_source.html#l00120">llvm::createGCNDPPCombinePass()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02966">llvm::SIInstrInfo::hasVALU32BitEncoding()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00849">operator&lt;&lt;()</a>, and <a class="el" href="SIFoldOperands_8cpp_source.html#l00328">tryAddToFoldList()</a>.</p>

</div>
</div>
<a id="ab0ccda834736fa549ceccbbb9d4aa340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ccda834736fa549ceccbbb9d4aa340">&#9670;&nbsp;</a></span>getVOPe64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getVOPe64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03586">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l01066">llvm::getRegSubRegPair()</a>.</p>

</div>
</div>
<a id="a602bf9c2a80b4f1561e755b693886e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602bf9c2a80b4f1561e755b693886e25">&#9670;&nbsp;</a></span>getWaitcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getWaitcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction. ">Waitcnt</a> bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00622">622</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04894">encodeCnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00693">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a9896067acfdb72b73caeb1ede75c9479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9896067acfdb72b73caeb1ede75c9479">&#9670;&nbsp;</a></span>hasMIMG_R128()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasMIMG_R128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00929">929</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>.</p>

</div>
</div>
<a id="a3856884676648fe8f7af93f6c5e60e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3856884676648fe8f7af93f6c5e60e1f">&#9670;&nbsp;</a></span>hasPackedD16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasPackedD16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00933">933</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00463">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>.</p>

</div>
</div>
<a id="a138245e67e795c1b5314eb9847d2c2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138245e67e795c1b5314eb9847d2c2ca">&#9670;&nbsp;</a></span>hasSMEMByteOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasSMEMByteOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01246">1246</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00957">isGCN3Encoding()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00953">isGFX10()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01250">getSMRDEncodedOffset()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01256">isLegalSMRDImmOffset()</a>.</p>

</div>
</div>
<a id="a6ce57c75a70c3b721b00dede60435d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ce57c75a70c3b721b00dede60435d7a">&#9670;&nbsp;</a></span>hasSRAMECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasSRAMECC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00925">925</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00396">llvm::AMDGPUTargetELFStreamer::AMDGPUTargetELFStreamer()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00226">llvm::AMDGPU::IsaInfo::streamIsaVersion()</a>.</p>

</div>
</div>
<a id="a4db49adcedbc90eef2e5c105510f7811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db49adcedbc90eef2e5c105510f7811">&#9670;&nbsp;</a></span>hasXNACK()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasXNACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00921">921</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00396">llvm::AMDGPUTargetELFStreamer::AMDGPUTargetELFStreamer()</a>, <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00258">llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00210">llvm::AMDGPUAsmPrinter::EmitFunctionBodyEnd()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03123">IsRevOpcode()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00226">llvm::AMDGPU::IsaInfo::streamIsaVersion()</a>.</p>

</div>
</div>
<a id="a298e739dde06173007b96fbd230a4c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298e739dde06173007b96fbd230a4c42">&#9670;&nbsp;</a></span>initDefaultAMDKernelCodeT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AMDGPU::initDefaultAMDKernelCodeT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AMDKernelCodeT_8h.html#a8ed2e74e0a9d3885592bf49797c7c316">amd_kernel_code_t</a> &amp;&#160;</td>
          <td class="paramname"><em>Header</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00482">482</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDKernelCodeT_8h_source.html#l00131">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00531">amd_kernel_code_s::amd_kernel_code_version_major</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00532">amd_kernel_code_s::amd_kernel_code_version_minor</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00533">amd_kernel_code_s::amd_machine_kind</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00534">amd_kernel_code_s::amd_machine_version_major</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00535">amd_kernel_code_s::amd_machine_version_minor</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00536">amd_kernel_code_s::amd_machine_version_stepping</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00649">amd_kernel_code_s::call_convention</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00566">amd_kernel_code_s::code_properties</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00562">amd_kernel_code_s::compute_pgm_resource_registers</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00175">getIsaVersion()</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00639">amd_kernel_code_s::group_segment_alignment</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00638">amd_kernel_code_s::kernarg_segment_alignment</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00548">amd_kernel_code_s::kernel_code_entry_byte_offset</a>, <a class="el" href="TargetParser_8h_source.html#l00137">llvm::AMDGPU::IsaVersion::Major</a>, <a class="el" href="TargetParser_8h_source.html#l00138">llvm::AMDGPU::IsaVersion::Minor</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00640">amd_kernel_code_s::private_segment_alignment</a>, <a class="el" href="SIDefines_8h_source.html#l00579">S_00B848_MEM_ORDERED</a>, <a class="el" href="SIDefines_8h_source.html#l00576">S_00B848_WGP_MODE</a>, <a class="el" href="TargetParser_8h_source.html#l00139">llvm::AMDGPU::IsaVersion::Stepping</a>, <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>, <a class="el" href="InstrProf_8h_source.html#l00980">llvm::IndexedInstrProf::Version</a>, and <a class="el" href="AMDKernelCodeT_8h_source.html#l00647">amd_kernel_code_s::wavefront_size</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l01208">getElementByteSizeValue()</a>.</p>

</div>
</div>
<a id="a5d7d70152f1d904df03f92ba26418387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d7d70152f1d904df03f92ba26418387">&#9670;&nbsp;</a></span>isArgPassedInSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isArgPassedInSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Argument.html">Argument</a> *&#160;</td>
          <td class="paramname"><em>A</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01220">1220</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00208">llvm::CallingConv::AMDGPU_CS</a>, <a class="el" href="CallingConv_8h_source.html#l00231">llvm::CallingConv::AMDGPU_ES</a>, <a class="el" href="CallingConv_8h_source.html#l00202">llvm::CallingConv::AMDGPU_GS</a>, <a class="el" href="CallingConv_8h_source.html#l00218">llvm::CallingConv::AMDGPU_HS</a>, <a class="el" href="CallingConv_8h_source.html#l00211">llvm::CallingConv::AMDGPU_KERNEL</a>, <a class="el" href="CallingConv_8h_source.html#l00226">llvm::CallingConv::AMDGPU_LS</a>, <a class="el" href="CallingConv_8h_source.html#l00205">llvm::CallingConv::AMDGPU_PS</a>, <a class="el" href="CallingConv_8h_source.html#l00199">llvm::CallingConv::AMDGPU_VS</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="Argument_8h_source.html#l00047">llvm::Argument::getArgNo()</a>, <a class="el" href="Function_8h_source.html#l00223">llvm::Function::getAttributes()</a>, <a class="el" href="Function_8h_source.html#l00212">llvm::Function::getCallingConv()</a>, <a class="el" href="Argument_8h_source.html#l00041">llvm::Argument::getParent()</a>, <a class="el" href="Attributes_8cpp_source.html#l01322">llvm::AttributeList::hasParamAttribute()</a>, and <a class="el" href="CallingConv_8h_source.html#l00147">llvm::CallingConv::SPIR_KERNEL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00632">getOperandSize()</a>, and <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00032">llvm::AMDGPUInstrInfo::isUniformMMO()</a>.</p>

</div>
</div>
<a id="ade135e9169df98a7457505a0ea5b6179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade135e9169df98a7457505a0ea5b6179">&#9670;&nbsp;</a></span>isCI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isCI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00941">941</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00720">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03053">IsMovrelsSDWAOpcode()</a>, and <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00284">llvm::AMDGPUInstPrinter::printRegOperand()</a>.</p>

</div>
</div>
<a id="a5688c3d8cf734f824f2637b7bc91e2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5688c3d8cf734f824f2637b7bc91e2cb">&#9670;&nbsp;</a></span>isCompute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isCompute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>cc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00900">900</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00208">llvm::CallingConv::AMDGPU_CS</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00885">isShader()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00392">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00698">llvm::AMDGPU::SIModeRegisterDefaults::getDefaultForCallingConv()</a>, <a class="el" href="R600AsmPrinter_8cpp_source.html#l00040">llvm::R600AsmPrinter::getPassName()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l01116">getRsrcReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00213">llvm::R600InstrInfo::usesTextureCache()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00203">llvm::R600InstrInfo::usesVertexCache()</a>.</p>

</div>
</div>
<a id="a3c65c76a817d60e322ff750366674a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c65c76a817d60e322ff750366674a92">&#9670;&nbsp;</a></span>isEntryFunctionCC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isEntryFunctionCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00904">904</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00208">llvm::CallingConv::AMDGPU_CS</a>, <a class="el" href="CallingConv_8h_source.html#l00231">llvm::CallingConv::AMDGPU_ES</a>, <a class="el" href="CallingConv_8h_source.html#l00202">llvm::CallingConv::AMDGPU_GS</a>, <a class="el" href="CallingConv_8h_source.html#l00218">llvm::CallingConv::AMDGPU_HS</a>, <a class="el" href="CallingConv_8h_source.html#l00211">llvm::CallingConv::AMDGPU_KERNEL</a>, <a class="el" href="CallingConv_8h_source.html#l00226">llvm::CallingConv::AMDGPU_LS</a>, <a class="el" href="CallingConv_8h_source.html#l00205">llvm::CallingConv::AMDGPU_PS</a>, <a class="el" href="CallingConv_8h_source.html#l00199">llvm::CallingConv::AMDGPU_VS</a>, and <a class="el" href="CallingConv_8h_source.html#l00147">llvm::CallingConv::SPIR_KERNEL</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02252">llvm::SITargetLowering::CanLowerReturn()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00590">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="AMDGPUPerfHintAnalysis_8cpp_source.html#l00062">INITIALIZE_PASS()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10875">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00565">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02027">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02665">llvm::SITargetLowering::mayBeEmittedAsTailCall()</a>, and <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00387">mustPreserveGV()</a>.</p>

</div>
</div>
<a id="a00cd25f8d9ef48abfa9b651262d6c741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00cd25f8d9ef48abfa9b651262d6c741">&#9670;&nbsp;</a></span>isGCN3Encoding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isGCN3Encoding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00957">957</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01246">hasSMEMByteOffset()</a>.</p>

</div>
</div>
<a id="a27e5626ce22d0cd09916837dc88b7efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e5626ce22d0cd09916837dc88b7efe">&#9670;&nbsp;</a></span>isGFX10()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isGFX10 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00953">953</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00324">llvm::AMDGPUAsmPrinter::doFinalization()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l05458">encodeBitmaskPerm()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04894">encodeCnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01343">getGcnBufferFormatInfo()</a>, <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00180">getLit64Encoding()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00299">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00442">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01246">hasSMEMByteOffset()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l06223">isRegOrImmWithInputMods()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00782">llvm::AMDGPU::SendMsg::isValidMsgId()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00029">llvm::AMDGPUInstPrinter::printInst()</a>, and <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00284">llvm::AMDGPUInstPrinter::printRegOperand()</a>.</p>

</div>
</div>
<a id="a626413fe751b97e13812bb7b635e6dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626413fe751b97e13812bb7b635e6dd5">&#9670;&nbsp;</a></span>isGFX9()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isGFX9 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00949">949</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00720">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l06223">isRegOrImmWithInputMods()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03123">IsRevOpcode()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00782">llvm::AMDGPU::SendMsg::isValidMsgId()</a>, and <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00284">llvm::AMDGPUInstPrinter::printRegOperand()</a>.</p>

</div>
</div>
<a id="ab3c030cff32b7d9d50fb47d37a1fcef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c030cff32b7d9d50fb47d37a1fcef6">&#9670;&nbsp;</a></span>isGlobalSegment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isGlobalSegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td>
          <td class="paramname"><em>GV</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00551">551</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Globals_8cpp_source.html#l00111">llvm::GlobalValue::getAddressSpace()</a>, and <a class="el" href="AMDGPU_8h_source.html#l00272">AMDGPUAS::GLOBAL_ADDRESS</a>.</p>

</div>
</div>
<a id="a49897e4c6b2b01d68f4cc65cbb4e93e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49897e4c6b2b01d68f4cc65cbb4e93e7">&#9670;&nbsp;</a></span>isGroupSegment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isGroupSegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td>
          <td class="paramname"><em>GV</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00547">547</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Globals_8cpp_source.html#l00111">llvm::GlobalValue::getAddressSpace()</a>, and <a class="el" href="AMDGPU_8h_source.html#l00276">AMDGPUAS::LOCAL_ADDRESS</a>.</p>

</div>
</div>
<a id="a04097b4ec5e8da48a2fb3c407900f938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04097b4ec5e8da48a2fb3c407900f938">&#9670;&nbsp;</a></span>isInlinableLiteral16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isInlinableLiteral16 </td>
          <td>(</td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>Literal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInv2Pi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01186">1186</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00632">getOperandSize()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01205">isInlinableLiteralV216()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02819">llvm::SIInstrInfo::isInlineConstant()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02089">isStackPtrRelative()</a>.</p>

</div>
</div>
<a id="a79ce723bbdcb8a66b32fec6499ecd9f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79ce723bbdcb8a66b32fec6499ecd9f9">&#9670;&nbsp;</a></span>isInlinableLiteral32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isInlinableLiteral32 </td>
          <td>(</td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>Literal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInv2Pi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01160">1160</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00652">llvm::FloatToBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00969">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00632">getOperandSize()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02819">llvm::SIInstrInfo::isInlineConstant()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02089">isStackPtrRelative()</a>, and <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00315">shrinkScalarLogicOp()</a>.</p>

</div>
</div>
<a id="af4cb2c8159c390d78b6a547ac87179ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4cb2c8159c390d78b6a547ac87179ae">&#9670;&nbsp;</a></span>isInlinableLiteral64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isInlinableLiteral64 </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Literal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInv2Pi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is this literal inlinable. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01143">1143</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00642">llvm::DoubleToBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00632">getOperandSize()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02819">llvm::SIInstrInfo::isInlineConstant()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02089">isStackPtrRelative()</a>.</p>

</div>
</div>
<a id="ae0aedd4d5c55b5e5e71effbb234624b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0aedd4d5c55b5e5e71effbb234624b0">&#9670;&nbsp;</a></span>isInlinableLiteralV216()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isInlinableLiteralV216 </td>
          <td>(</td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>Literal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInv2Pi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01205">1205</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01186">isInlinableLiteral16()</a>, <a class="el" href="MathExtras_8h_source.html#l00342">llvm::isInt&lt; 16 &gt;()</a>, and <a class="el" href="MathExtras_8h_source.html#l00382">llvm::isUInt&lt; 16 &gt;()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00632">getOperandSize()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02839">llvm::SIInstrInfo::isInlineConstant()</a>, and <a class="el" href="SIFoldOperands_8cpp_source.html#l00184">updateOperand()</a>.</p>

</div>
</div>
<a id="a8ab2011ec30da8a5edbd54bf0e498363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab2011ec30da8a5edbd54bf0e498363">&#9670;&nbsp;</a></span>isIntrinsicSourceOfDivergence()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isIntrinsicSourceOfDivergence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IntrID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if the intrinsic is divergent </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01339">1339</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00632">getOperandSize()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10875">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, and <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l00606">llvm::GCNTTIImpl::isSourceOfDivergence()</a>.</p>

</div>
</div>
<a id="a3cc437d6699fb55c69e78b5d0cad641d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc437d6699fb55c69e78b5d0cad641d">&#9670;&nbsp;</a></span>isKernel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isKernel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">541</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00211">llvm::CallingConv::AMDGPU_KERNEL</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01023">getMCReg()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01083">getRegBitWidth()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01136">getRegOperandSize()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00929">hasMIMG_R128()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00933">hasPackedD16()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00925">hasSRAMECC()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00921">hasXNACK()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00941">isCI()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00953">isGFX10()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00949">isGFX9()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00968">isRegIntersect()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00961">isSGPR()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00937">isSI()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01050">isSISrcFPOperand()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01074">isSISrcInlinableOperand()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01043">isSISrcOperand()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00945">isVI()</a>, <a class="el" href="Compiler_8h_source.html#l00203">LLVM_READNONE</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01035">mc2PseudoReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="CallingConv_8h_source.html#l00147">llvm::CallingConv::SPIR_KERNEL</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02027">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00291">llvm::AMDGPUCallLowering::lowerReturn()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02269">llvm::SITargetLowering::LowerReturn()</a>.</p>

</div>
</div>
<a id="a7ff290402c84552fd9fd3caedb9b00e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff290402c84552fd9fd3caedb9b00e7">&#9670;&nbsp;</a></span>isLegalSMRDImmOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isLegalSMRDImmOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>ByteOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this offset is small enough to fit in the SMRD offset field. <code>ByteOffset</code> should be the offset in bytes and not the encoded offset. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01256">1256</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01250">getSMRDEncodedOffset()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01246">hasSMEMByteOffset()</a>, and <a class="el" href="MathExtras_8h_source.html#l00379">llvm::isUInt&lt; 8 &gt;()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l01637">findMemSDNode()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00632">getOperandSize()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01769">llvm::AMDGPUInstructionSelector::select()</a>.</p>

</div>
</div>
<a id="a5b6a1089ecf2f169db2202ce3340c17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6a1089ecf2f169db2202ce3340c17b">&#9670;&nbsp;</a></span>isReadOnlySegment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isReadOnlySegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td>
          <td class="paramname"><em>GV</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00555">555</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00275">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00279">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, and <a class="el" href="Globals_8cpp_source.html#l00111">llvm::GlobalValue::getAddressSpace()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetObjectFile_8cpp_source.html#l00023">llvm::AMDGPUTargetObjectFile::SelectSectionForGlobal()</a>.</p>

</div>
</div>
<a id="ab8c60862a609ee4c6f33be67afddd7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c60862a609ee4c6f33be67afddd7f4">&#9670;&nbsp;</a></span>isRegIntersect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isRegIntersect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is there any intersection between registers. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00968">968</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>.</p>

</div>
</div>
<a id="a938abb1637130185772f6e9d2b851841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938abb1637130185772f6e9d2b851841">&#9670;&nbsp;</a></span>isSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is Reg - scalar register. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00961">961</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00067">llvm::MCRegisterClass::contains()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00536">llvm::MCRegisterInfo::getRegClass()</a>, and <a class="el" href="MCRegisterInfo_8cpp_source.html#l00032">llvm::MCRegisterInfo::getSubReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00180">getLit64Encoding()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>, and <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03053">IsMovrelsSDWAOpcode()</a>.</p>

</div>
</div>
<a id="aa813940c0ad88b3c4419f65af3e89e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa813940c0ad88b3c4419f65af3e89e5e">&#9670;&nbsp;</a></span>isShader()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isShader </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>cc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00885">885</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00208">llvm::CallingConv::AMDGPU_CS</a>, <a class="el" href="CallingConv_8h_source.html#l00231">llvm::CallingConv::AMDGPU_ES</a>, <a class="el" href="CallingConv_8h_source.html#l00202">llvm::CallingConv::AMDGPU_GS</a>, <a class="el" href="CallingConv_8h_source.html#l00218">llvm::CallingConv::AMDGPU_HS</a>, <a class="el" href="CallingConv_8h_source.html#l00226">llvm::CallingConv::AMDGPU_LS</a>, <a class="el" href="CallingConv_8h_source.html#l00205">llvm::CallingConv::AMDGPU_PS</a>, and <a class="el" href="CallingConv_8h_source.html#l00199">llvm::CallingConv::AMDGPU_VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01237">llvm::SIInstrInfo::calculateLDSSpillAddress()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00386">llvm::AMDGPU::Waitcnt::combined()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00900">isCompute()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00776">llvm::GCNSubtarget::isMesaGfxShader()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00135">llvm::AMDGPUSubtarget::isMesaKernel()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04522">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02676">llvm::SITargetLowering::LowerCall()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01578">llvm::R600TargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00565">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02027">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00291">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02269">llvm::SITargetLowering::LowerReturn()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l01873">reservePrivateMemoryRegs()</a>.</p>

</div>
</div>
<a id="a58f60f9ac04e27846a67a951d920837e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f60f9ac04e27846a67a951d920837e">&#9670;&nbsp;</a></span>isSI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isSI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00937">937</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00720">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03053">IsMovrelsSDWAOpcode()</a>, and <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00284">llvm::AMDGPUInstPrinter::printRegOperand()</a>.</p>

</div>
</div>
<a id="aa773b952c1097dcbb09e99bd4cd3b802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa773b952c1097dcbb09e99bd4cd3b802">&#9670;&nbsp;</a></span>isSISrcFPOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isSISrcFPOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is this floating-point operand? </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01050">1050</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00191">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="SIDefines_8h_source.html#l00132">OPERAND_REG_IMM_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00130">OPERAND_REG_IMM_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00131">OPERAND_REG_IMM_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00133">OPERAND_REG_IMM_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00134">OPERAND_REG_IMM_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00149">OPERAND_REG_INLINE_AC_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00150">OPERAND_REG_INLINE_AC_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00151">OPERAND_REG_INLINE_AC_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00152">OPERAND_REG_INLINE_AC_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00140">OPERAND_REG_INLINE_C_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00141">OPERAND_REG_INLINE_C_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00142">OPERAND_REG_INLINE_C_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00143">OPERAND_REG_INLINE_C_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00144">OPERAND_REG_INLINE_C_V2INT16</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00087">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00199">llvm::MCInstrDesc::OpInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>.</p>

</div>
</div>
<a id="a1f8110d15ce3aad630ec2e52906226da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8110d15ce3aad630ec2e52906226da">&#9670;&nbsp;</a></span>isSISrcInlinableOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isSISrcInlinableOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Does this opearnd support only inlinable literals? </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01074">1074</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00191">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="SIDefines_8h_source.html#l00157">OPERAND_REG_INLINE_C_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00158">OPERAND_REG_INLINE_C_LAST</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00087">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00199">llvm::MCInstrDesc::OpInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>.</p>

</div>
</div>
<a id="a7fba5af4359eeeef753f1c286ea8d0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fba5af4359eeeef753f1c286ea8d0d7">&#9670;&nbsp;</a></span>isSISrcOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isSISrcOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Can this operand also contain immediate values? </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01043">1043</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00191">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="SIDefines_8h_source.html#l00163">OPERAND_SRC_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00164">OPERAND_SRC_LAST</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00087">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00199">llvm::MCInstrDesc::OpInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00180">getLit64Encoding()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02933">llvm::SIInstrInfo::isImmOperandLegal()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03958">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03123">IsRevOpcode()</a>, and <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00428">needsPCRel()</a>.</p>

</div>
</div>
<a id="ad198ccff657f64471c12cc36d9aa1969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad198ccff657f64471c12cc36d9aa1969">&#9670;&nbsp;</a></span>isVI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isVI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00945">945</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00720">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l06223">isRegOrImmWithInputMods()</a>, and <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00284">llvm::AMDGPUInstPrinter::printRegOperand()</a>.</p>

</div>
</div>
<a id="aa0361671011b7602684b7ac66d0c7562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0361671011b7602684b7ac66d0c7562">&#9670;&nbsp;</a></span>lookupD16ImageDimIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">D16ImageDimIntrinsic</a>* llvm::AMDGPU::lookupD16ImageDimIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Intr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af98b3cfe3f57ebba50badc6b64d2ac83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98b3cfe3f57ebba50badc6b64d2ac83">&#9670;&nbsp;</a></span>lookupRsrcIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">RsrcIntrinsic</a>* llvm::AMDGPU::lookupRsrcIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Intr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02453">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l00921">llvm::SITargetLowering::getTgtMemIntrinsic()</a>.</p>

</div>
</div>
<a id="a2f3aae596e814997a248deb911f898d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3aae596e814997a248deb911f898d4">&#9670;&nbsp;</a></span>mc2PseudoReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::mc2PseudoReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert hardware register <code>Reg</code> to a pseudo register. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01035">1035</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00975">MAP_REG2REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00180">getLit64Encoding()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l02069">getRegNum()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00541">isKernel()</a>, and <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l03053">IsMovrelsSDWAOpcode()</a>.</p>

</div>
</div>
<a id="a98ac623b540c21285a2307f08fe7d237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ac623b540c21285a2307f08fe7d237">&#9670;&nbsp;</a></span>parseArchAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">AMDGPU::GPUKind</a> llvm::AMDGPU::parseArchAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>CPU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00134">134</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, and <a class="el" href="TargetParser_8h_source.html#l00082">GK_NONE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00109">llvm::AMDGPUTargetStreamer::getElfMach()</a>, and <a class="el" href="TargetParser_8cpp_source.html#l00175">getIsaVersion()</a>.</p>

</div>
</div>
<a id="af396b64f51fe3f71f771dcf36a46dfbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af396b64f51fe3f71f771dcf36a46dfbc">&#9670;&nbsp;</a></span>parseArchR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">AMDGPU::GPUKind</a> llvm::AMDGPU::parseArchR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>CPU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00143">143</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, and <a class="el" href="TargetParser_8h_source.html#l00082">GK_NONE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00109">llvm::AMDGPUTargetStreamer::getElfMach()</a>.</p>

</div>
</div>
<a id="a21cbc76ff7fd60513dea122b45e00325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21cbc76ff7fd60513dea122b45e00325">&#9670;&nbsp;</a></span>shouldEmitConstantsToTextSection()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::shouldEmitConstantsToTextSection </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td>
          <td class="paramname"><em>TT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if constants should be emitted to .text section for given target triple <code>TT</code>, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00561">561</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00190">llvm::Triple::AMDPAL</a>, <a class="el" href="Triple_8h_source.html#l00297">llvm::Triple::getArch()</a>, <a class="el" href="Triple_8h_source.html#l00306">llvm::Triple::getOS()</a>, and <a class="el" href="Triple_8h_source.html#l00066">llvm::Triple::r600</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetObjectFile_8cpp_source.html#l00023">llvm::AMDGPUTargetObjectFile::SelectSectionForGlobal()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l04432">llvm::SITargetLowering::shouldEmitFixup()</a>.</p>

</div>
</div>
<a id="a006a1bf1a9b127d61b8fdba861f59cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006a1bf1a9b127d61b8fdba861f59cb1">&#9670;&nbsp;</a></span>splitMUBUFOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::splitMUBUFOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a> &amp;&#160;</td>
          <td class="paramname"><em>SOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a> &amp;&#160;</td>
          <td class="paramname"><em>ImmOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td>
          <td class="paramname"><em>Align</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01269">1269</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUMetadata_8h_source.html#l00164">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a>, <a class="el" href="MathExtras_8h_source.html#l00742">llvm::alignDown()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00452">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">High</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00056">llvm::AMDGPUSubtarget::SEA_ISLANDS</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l06115">getBufferOffsetForMMO()</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00632">getOperandSize()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a062b134de5c9143eab05c83faab131e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062b134de5c9143eab05c83faab131e9">&#9670;&nbsp;</a></span>RSRC_DATA_FORMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t llvm::AMDGPU::RSRC_DATA_FORMAT = 0xf00000000000LL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01146">1146</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05870">llvm::SIInstrInfo::getDefaultRsrcDataFormat()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05892">llvm::SIInstrInfo::getScratchRsrcWords23()</a>.</p>

</div>
</div>
<a id="a5a55a26fbacd40b385e54565fdebc4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a55a26fbacd40b385e54565fdebc4dd">&#9670;&nbsp;</a></span>RSRC_ELEMENT_SIZE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT = (32 + 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01147">1147</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05892">llvm::SIInstrInfo::getScratchRsrcWords23()</a>.</p>

</div>
</div>
<a id="ae0376d4668bb0a8b7d4afa76f6ce3fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0376d4668bb0a8b7d4afa76f6ce3fee">&#9670;&nbsp;</a></span>RSRC_INDEX_STRIDE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT = (32 + 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01148">1148</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05892">llvm::SIInstrInfo::getScratchRsrcWords23()</a>.</p>

</div>
</div>
<a id="a823f64d5695b8da6f9b418bd4dc55176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823f64d5695b8da6f9b418bd4dc55176">&#9670;&nbsp;</a></span>RSRC_TID_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t llvm::AMDGPU::RSRC_TID_ENABLE = UINT64_C(1) &lt;&lt; (32 + 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01149">1149</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05892">llvm::SIInstrInfo::getScratchRsrcWords23()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:23:45 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
