<profile>

<section name = "Vitis HLS Report for 'edgetracing_accel_Pipeline_VITIS_LOOP_422_1'" level="0">
<item name = "Date">Fri Feb 24 23:10:56 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">edgetracing_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.075 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">62, 62, 0.413 us, 0.413 us, 62, 62, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_422_1">60, 60, 2, 1, 1, 60, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 35, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 15, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln422_fu_82_p2">+, 0, 0, 13, 6, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 0</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln422_fu_76_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_1">9, 2, 6, 12</column>
<column name="k_fu_38">9, 2, 6, 12</column>
<column name="p_dst1_data_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="k_1_reg_104">6, 0, 6, 0</column>
<column name="k_fu_38">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_VITIS_LOOP_422_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_VITIS_LOOP_422_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_VITIS_LOOP_422_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_VITIS_LOOP_422_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_VITIS_LOOP_422_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_VITIS_LOOP_422_1, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_VITIS_LOOP_422_1, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_VITIS_LOOP_422_1, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_VITIS_LOOP_422_1, return value</column>
<column name="p_dst1_data_dout">in, 64, ap_fifo, p_dst1_data, pointer</column>
<column name="p_dst1_data_empty_n">in, 1, ap_fifo, p_dst1_data, pointer</column>
<column name="p_dst1_data_read">out, 1, ap_fifo, p_dst1_data, pointer</column>
<column name="packcols">in, 6, ap_none, packcols, scalar</column>
<column name="oBuff_V_address0">out, 6, ap_memory, oBuff_V, array</column>
<column name="oBuff_V_ce0">out, 1, ap_memory, oBuff_V, array</column>
<column name="oBuff_V_we0">out, 1, ap_memory, oBuff_V, array</column>
<column name="oBuff_V_d0">out, 64, ap_memory, oBuff_V, array</column>
</table>
</item>
</section>
</profile>
