# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../VHDL/myPackage.vhd" \
"../../../../../../VHDL/calculator_tb.vhd" \

# Do not sort compile order
nosort
