INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/Address_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/PCM_Clock_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCM_Clock_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sources_1/new/Serial_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serial_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/sim_1/new/Serializer_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_TB
