

================================================================
== Vivado HLS Report for 'process_r'
================================================================
* Date:           Sat Apr 14 17:51:29 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        hipacc_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1044493|  1044493|  1044493|  1044493|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- process_main_loop_L  |  1044491|  1044491|         9|          1|          1|  1044484|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     943|    949|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     24|     990|    300|
|Memory           |        8|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     84|
|Register         |        -|      -|    1736|    160|
+-----------------+---------+-------+--------+-------+
|Total            |        8|     24|    3669|   1493|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|     10|       3|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |hipaccRun_mul_32sfYi_U1  |hipaccRun_mul_32sfYi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sfYi_U2  |hipaccRun_mul_32sfYi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U3  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U4  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U5  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sibs_U6  |hipaccRun_mul_32sibs  |        0|      4|  165|  50|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|     24|  990| 300|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuff_0_U  |process_r_lineBufbkb  |        2|  0|   0|  1020|   32|     1|        32640|
    |lineBuff_1_U  |process_r_lineBufbkb  |        2|  0|   0|  1020|   32|     1|        32640|
    |lineBuff_2_U  |process_r_lineBufbkb  |        2|  0|   0|  1020|   32|     1|        32640|
    |lineBuff_3_U  |process_r_lineBufbkb  |        2|  0|   0|  1020|   32|     1|        32640|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        8|  0|   0|  4080|  128|     4|       130560|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |col_fu_289_p2                      |     +    |      0|   35|  15|          10|           1|
    |indvar_flatten_next_fu_309_p2      |     +    |      0|   65|  25|          20|           1|
    |p_tmp0_fu_759_p2                   |     +    |      0|    0|  32|          32|          32|
    |row_fu_315_p2                      |     +    |      0|   35|  15|          10|           1|
    |tmp10_fu_661_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp10_i_fu_650_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp11_fu_672_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp12_fu_678_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp13_fu_706_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp14_fu_711_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp14_i_fu_666_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp15_fu_746_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp16_fu_742_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp17_fu_754_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp18_fu_750_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_fu_684_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp1_fu_609_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_fu_716_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp2_fu_597_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp3_fu_603_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp4_fu_627_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp5_fu_615_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp6_fu_621_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp6_i_fu_633_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp7_fu_639_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp8_fu_645_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp9_fu_656_p2                     |     +    |      0|    0|  32|          32|          32|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2   |    and   |      0|    0|   2|           1|           1|
    |ap_predicate_op77_read_state4      |    and   |      0|    0|   2|           1|           1|
    |or_cond_fu_391_p2                  |    and   |      0|    0|   2|           1|           1|
    |tmp_6_fu_448_p2                    |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_fu_331_p2         |   icmp   |      0|    0|  13|          20|          13|
    |exitcond_fu_295_p2                 |   icmp   |      0|    0|   5|          10|           3|
    |icmp1_fu_283_p2                    |   icmp   |      0|    0|   5|           9|           1|
    |icmp2_fu_347_p2                    |   icmp   |      0|    0|   5|           9|           1|
    |icmp_fu_413_p2                     |   icmp   |      0|    0|   5|           9|           1|
    |tmp_4_fu_386_p2                    |   icmp   |      0|    0|   5|          10|           4|
    |tmp_5_fu_366_p2                    |   icmp   |      0|    0|   5|          10|           4|
    |tmp_5_mid1_fu_360_p2               |   icmp   |      0|    0|   5|          10|           4|
    |ap_block_pp0_stage0_flag00001001   |    or    |      0|    0|   2|           1|           1|
    |col_assign_1_mid2_fu_379_p3        |  select  |      0|    0|  10|           1|          10|
    |col_assign_mid2_fu_353_p3          |  select  |      0|    0|  10|           1|           1|
    |tmp_2_mid2_fu_301_p3               |  select  |      0|    0|   2|           1|           1|
    |tmp_5_mid2_fu_372_p3               |  select  |      0|    0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|    0|   2|           1|           2|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                              |          |      0|  943| 949|         906|         823|
    +-----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8  |   9|          2|    1|          2|
    |col_assign_1_reg_272     |   9|          2|   10|         20|
    |col_assign_reg_261       |   9|          2|   10|         20|
    |in_s_V_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_reg_250   |   9|          2|   20|         40|
    |out_s_V_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   45|         92|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_lineBuff_3_addr_reg_956  |  10|   0|   10|          0|
    |ap_reg_pp0_iter2_tmp_4_reg_962            |   1|   0|    1|          0|
    |col_assign_1_reg_272                      |  10|   0|   10|          0|
    |col_assign_mid2_reg_943                   |  10|   0|   10|          0|
    |col_assign_reg_261                        |  10|   0|   10|          0|
    |exitcond_flatten_reg_890                  |   1|   0|    1|          0|
    |exitcond_reg_904                          |   1|   0|    1|          0|
    |icmp_reg_997                              |   1|   0|    1|          0|
    |indvar_flatten_reg_250                    |  20|   0|   20|          0|
    |lineBuff_0_addr_reg_974                   |  10|   0|   10|          0|
    |lineBuff_1_addr_reg_948                   |  10|   0|   10|          0|
    |lineBuff_2_addr_reg_985                   |  10|   0|   10|          0|
    |lineBuff_3_addr_reg_956                   |  10|   0|   10|          0|
    |or_cond_reg_991                           |   1|   0|    1|          0|
    |tmp10_i_reg_1047                          |  32|   0|   32|          0|
    |tmp11_i_reg_1067                          |  32|   0|   32|          0|
    |tmp14_i_reg_1022                          |  32|   0|   32|          0|
    |tmp15_i_reg_1042                          |  32|   0|   32|          0|
    |tmp16_reg_1082                            |  32|   0|   32|          0|
    |tmp18_i_reg_1057                          |  32|   0|   32|          0|
    |tmp19_i_reg_1087                          |  32|   0|   32|          0|
    |tmp22_i_reg_1032                          |  32|   0|   32|          0|
    |tmp23_i_reg_1062                          |  32|   0|   32|          0|
    |tmp6_i_reg_1012                           |  32|   0|   32|          0|
    |tmp7_i_reg_1052                           |  32|   0|   32|          0|
    |tmp_2_mid2_reg_952                        |   1|   0|    1|          0|
    |tmp_3_reg_1072                            |  16|   0|   16|          0|
    |tmp_4_reg_962                             |   1|   0|    1|          0|
    |tmp_6_reg_938                             |   1|   0|    1|          0|
    |tmp_8_reg_1077                            |  32|   0|   32|          0|
    |win_tmp_0_0_fu_78                         |  32|   0|   32|          0|
    |win_tmp_0_0_load_reg_1027                 |  32|   0|   32|          0|
    |win_tmp_0_1_fu_82                         |  32|   0|   32|          0|
    |win_tmp_0_2_fu_86                         |  32|   0|   32|          0|
    |win_tmp_0_3_fu_138                        |  32|   0|   32|          0|
    |win_tmp_0_4_reg_1017                      |  32|   0|   32|          0|
    |win_tmp_1_0_fu_90                         |  32|   0|   32|          0|
    |win_tmp_1_1_fu_94                         |  32|   0|   32|          0|
    |win_tmp_1_2_fu_98                         |  32|   0|   32|          0|
    |win_tmp_1_3_1_reg_968                     |  32|   0|   32|          0|
    |win_tmp_1_3_fu_142                        |  32|   0|   32|          0|
    |win_tmp_2_0_fu_102                        |  32|   0|   32|          0|
    |win_tmp_2_1_fu_106                        |  32|   0|   32|          0|
    |win_tmp_2_2_fu_110                        |  32|   0|   32|          0|
    |win_tmp_2_2_load_reg_1003                 |  32|   0|   32|          0|
    |win_tmp_2_3_1_reg_1008                    |  32|   0|   32|          0|
    |win_tmp_2_3_fu_146                        |  32|   0|   32|          0|
    |win_tmp_3_0_fu_114                        |  32|   0|   32|          0|
    |win_tmp_3_1_fu_118                        |  32|   0|   32|          0|
    |win_tmp_3_2_fu_122                        |  32|   0|   32|          0|
    |win_tmp_3_3_1_reg_980                     |  32|   0|   32|          0|
    |win_tmp_3_3_fu_150                        |  32|   0|   32|          0|
    |win_tmp_4_0_fu_126                        |  32|   0|   32|          0|
    |win_tmp_4_0_load_reg_1037                 |  32|   0|   32|          0|
    |win_tmp_4_1_fu_130                        |  32|   0|   32|          0|
    |win_tmp_4_2_fu_134                        |  32|   0|   32|          0|
    |win_tmp_4_3_fu_154                        |  32|   0|   32|          0|
    |win_tmp_4_4_fu_158                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_890                  |  64|  32|    1|          0|
    |or_cond_reg_991                           |  64|  32|    1|          0|
    |tmp18_i_reg_1057                          |  64|  32|   32|          0|
    |tmp6_i_reg_1012                           |  64|  32|   32|          0|
    |win_tmp_2_2_load_reg_1003                 |  64|  32|   32|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1736| 160| 1514|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    process   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    process   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    process   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    process   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    process   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    process   | return value |
|in_s_V_dout     |  in |   32|   ap_fifo  |    in_s_V    |    pointer   |
|in_s_V_empty_n  |  in |    1|   ap_fifo  |    in_s_V    |    pointer   |
|in_s_V_read     | out |    1|   ap_fifo  |    in_s_V    |    pointer   |
|out_s_V_din     | out |   32|   ap_fifo  |    out_s_V   |    pointer   |
|out_s_V_full_n  |  in |    1|   ap_fifo  |    out_s_V   |    pointer   |
|out_s_V_write   | out |    1|   ap_fifo  |    out_s_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

