View: <error>
  Xcui parse error(s)
      /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/tools/zTopClustering/zTopClustering_glog.xcui file does not exist.
  Xcui parse error(s)
      /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/work.Part_0/tools/zCoreClustering/zCoreClustering_glog.xcui file does not exist.
  Xcui parse error(s)
      /home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/work.Part_0/tools/zCorePartitioning/zCorePartitioning_glog.xcui file does not exist.

View: Clock
  System compilation
    Clock path analysis
      For the clock path analysis in Verdi, please use the following command in the additional command file of zTopBuild :
      - enable rtl_names_save_all
    Clock localization
       Only one partition, no clock localization will be performed
  zCore Compilation : Part_0
    Clock localization
       Only one partition, no clock localization will be performed

View: Compile profile
      
      
      BETA version: results may not be fully accurate
  Compilation Summary
      Last session wall clock times:
          FE     : 29s
          BE     : 17min 27s
          Total  : 17min 56s
      
      All sessions cumulative compile times:
          without delay  : 16min 55s
          with delay*    : 17min 26s
      
      *including slot and grid delays, difference with total wall clock time could be NFS wait or internal flow handling delays

      ^TABLE(tools/zCui/globalProfilerTable.xml,compilation_summary_from_critical_path,DPHHHDDS)Compilation Summary (from Compile time with delay (slot and grid)) Table^TABLE-
      Columns:
       - Phase                  : compilation phase
       - (%)                    : percentage of contribution to the overall compile time
       - Slot delay             : time waiting for a slot on the grid
       - Grid delay             : time between the task is spawed and the task is launched
       - Elapsed time           : contribution to the overall compile time
       - Host                   : host where the task was launched (only for tasks external to zCui)
       - Total # of jobs fired  : number of jobs with same phase fired
       - Max memory consumption : job in the phase with max memory taken
  Compile time with delay (slot and grid)
      ^TABLE(tools/zCui/globalProfilerTable.xml,critical_path,DPHHHHHD)Compile time with delay (slot and grid) Table^TABLE-
      Columns:
       - Task                   : task label
       - (%)                    : percentage of contribution to the overall compile time
       - Slot delay             : time waiting for a slot on the grid
       - Grid delay             : time between the task is spawed and the task is launched
       - Elapsed time           : contribution to the overall compile time
       - Spawn time             : time spawning on the grid, taking the spawn time of the first task as reference
       - Finish time            : time finishing, taking the spawn time of the first task as reference
       - Host                   : host where the task was launched (only for tasks external to zCui)
      Compile time with delay (slot and grid)
      ^PIECHART(tools/zCui/globalProfilerTable.xml,exec_time_piechart)Compile time with delay (slot and grid)^PIECHART-
  Compile time without delay
      ^TABLE(tools/zCui/globalProfilerTable.xml,ideal_critical_path,DPHD)Compile time without delay Table^TABLE-
      Columns:
       - Task                   : task label
       - (%)                    : percentage of contribution to the overall compile time
       - Elapsed time           : contribution to the overall compile time
       - Host                   : host where the task was launched (only for tasks external to zCui)
      Compile time without delay
      ^PIECHART(tools/zCui/globalProfilerTable.xml,exec_time_piechart_ideal)Compile time without delay^PIECHART-
  Main Compilation Stages
    Front End Stages Timing
      ^TABLE(tools/zCui/globalProfilerTable.xml,festages,DHH)Front End Stages^TABLE-
      Columns :
       - elapsed time   : the time for the task being spawed and released
       - execution time : the time for the task being executed
    Top 10 Synthesis Bundles
      ^TABLE(tools/zCui/globalProfilerTable.xml,top_ten_synth,DDD)Top 10 Synthesis Bundles^TABLE-
    Back-end Stages
      Back End Stages Timing for backend_default
      ^TABLE(tools/zCui/globalProfilerTable.xml,back_end_stages,DHH)Back-end Stages^TABLE-
      Columns :
       - elapsed time   : the time for the task being spawed and released
       - execution time : the time for the task being executed
    Top 5 zCore
      ^TABLE(tools/zCui/globalProfilerTable.xml,top_five_zcore,DDD)Top 5 zCore^TABLE-
    Top 10 FPGAs
      ^TABLE(tools/zCui/globalProfilerTable.xml,top_ten_fpga,DDD)Top 10 FPGAs^TABLE-
  FPGA Winner Details
      Duration per compilation step for each FPGA
      ^TABLE(tools/zCui/globalProfilerTable.xml,fpga_compilation,DDD)Durations^TABLE-
      Annex :
      WRITE_BIT* : WRITE_BITSTREAM
  Hosts
      ^TABLE(tools/zCui/globalProfilerTable.xml,machine_names,DDDDDDDD)Hosts^TABLE-
  Memory usage
      ^TABLE(tools/zCui/globalProfilerTable.xml,memory_usage,DSDD)Memory^TABLE-
  Job Queue Memory Analysis
      ^TABLE(tools/zCui/globalProfilerTable.xml,memory_report,DSS)Job queue memory analysis^TABLE-
  Grid Delay
      There are no tasks with grid delay > 30s
  Grid Delay Per Job Queue
      ^TABLE(tools/zCui/globalProfilerTable.xml,max_avg_grid_delay_per_job_queue,DHH)Grid Delay Per Job Queue with max and average^TABLE-
  Compile times
      ^TABLE(tools/zMetrics/zCui_compiletimes_metrics.xml,compile_times,DTTT)Compile times^TABLE-
  FPGA compilation
      Duration per compilation step for each FPGA
      ^TABLE(tools/zMetrics/zCui_pnrsteps_metrics.xml,pnr_steps,DTT)Place & Route steps^TABLE-

View: Design
  Synthesis
    Top 10 (ordered by reg)
      ^TABLE(tools/zCui/festats_metrics.xml,top_by_reg)Top 10 (ordered by reg)^TABLE-
    Top 10 (ordered by lut)
      ^TABLE(tools/zCui/festats_metrics.xml,top_by_lut)Top 10 (ordered by lut)^TABLE-
    Top 10 (ordered by IO)
      ^TABLE(tools/zCui/festats_metrics.xml,top_by_ios)Top 10 (ordered by IO)^TABLE-
  Memories
    Memory types
      Number of memory types ordered by memory size:
      logic: A(ll) C(onst write) F(forced) P(orts too many)
      ^TABLE(tools/zCui/festats_metrics.xml,frontend_memories_stats,ADAD)yolo^TABLE-
  System Compilation
    Statistics
       64 zviews, 0 sram_trace access, 0 read_port and 0 write_port were inserted, and 0 DVE XMRs were scheduled.
       0 port (top and cores) has been simplified by a constant
    Size
      More detailed information about design size can be found in ^LINK(zTopBuild_report.html#K5.6.)zTopBuild_report.log, 5.6.Detection of sub-system candidates^LINK-
      
      +-----------+---+---+---------+------+----+-----+----+---+
      |           |REG|LUT|LUT W/O W|RAMLUT|LUT6|MUXCY|BRAM|DSP|
      +-----------+---+---+---------+------+----+-----+----+---+
      |Design size|595|275|      275|    72|  29|    2|   0|  0|
      +-----------+---+---+---------+------+----+-----+----+---+
      
             65	Module(s)
             11	Blackbox module(s)
              0	External memory module(s)
              1	Fast Waveform Capture IP module(s)
              3	DPI module(s)
              0	Qiwc IP module(s)
              0	Asynchronous ZMEM module(s)
              2	Synchronous ZMEM module(s)
              2	Disconnected module port(s)    [in=2 out=0 inout=0]
            248	Disconnected instance port(s)  [in=71 out=177 inout=0]
              0	Disconnected wire(s)
              4	Loadless wire(s)
              2	Sourceless wire(s)
            457	Uninitialized Register(s)
              8	Initialized Register(s)
      
      Detailed manipulation logic size (*)
      +------------------------------+---------------+---------------+---------------+---------------+---------------+----------+---------------+---------------+
      |                              |            REG|            LUT|         RAMLUT|           LUT6|          MUXCY|      BRAM|            DSP|           QIWC|
      +------------------------------+---------------+---------------+---------------+---------------+---------------+----------+---------------+---------------+
      |        Post-split design size|            595|            275|             72|             29|              2|         0|              0|              0|
      |Sync elements routing cost(**)|              0|              0|              0|              0|              0|         0|              0|              0|
      |                           SUM|            595|            275|             72|             29|              2|         0|              0|              0|
      +------------------------------+---------------+---------------+---------------+---------------+---------------+----------+---------------+---------------+
      
      (**)Note that sync elements routing cost include :  reg cost of non-reg sync elements.

View: Memory
  Delays summary
       Report all different memory delay(s)
       +-----------+----------+
       | Delay     |  Memory  |
       +-----------+----------+
       |    120 ns |        2 |
       +-----------+----------+
       A total of 1 different delay(s) displayed
      
       Histogram with all memory delay(s)
       +---------------------+--------------------------------------------------+
       | Delay               | Memory                                           |
       +---------------------+--------------------------------------------------+
       | [  120 ns         ] |---------------------------------------->        2|
       +---------------------+--------------------------------------------------+
       A total of 1 different delay(s) encountered
      
  ZMEM
    Top 10 (ordered by size)
      +------------------+-----------+----------+-------------+--------+------------+
      |Module            |       Mode|Data width|Address width|Nb ports|Nb instances|
      +------------------+-----------+----------+-------------+--------+------------+
      |work, rom_ZMEM_mem|SYNCHRONOUS|         9|            8|       1|           1|
      +------------------+-----------+----------+-------------+--------+------------+
      |work, ram_ZMEM_mem|SYNCHRONOUS|         9|            8|       1|           1|
      +------------------+-----------+----------+-------------+--------+------------+
      
    Top 10 (ordered by number of ports)
      +------------------+-----------+----------+-------------+--------+------------+
      |Module            |       Mode|Data width|Address width|Nb ports|Nb instances|
      +------------------+-----------+----------+-------------+--------+------------+
      |work, rom_ZMEM_mem|SYNCHRONOUS|         9|            8|       1|           1|
      +------------------+-----------+----------+-------------+--------+------------+
      |work, ram_ZMEM_mem|SYNCHRONOUS|         9|            8|       1|           1|
      +------------------+-----------+----------+-------------+--------+------------+
      
  Delays
       Memory report
       +-------------+---------+--------+----------+---------------------------+------------------------+---------+
       | Physical Memory| Delay   |  Type  | Sys Freq |  Property                 |Logical Memory Name(s)|Memory RTL Name|
       +-------------+---------+--------+----------+---------------------------+------------------------+---------+
       | ram_ZMEM_mem|  120 ns | ramlut | 8.33 MHz | P: 1 W: 9                 | top.u_stb.u_ram.mem    | ram.mem  |
       | rom_ZMEM_mem|  120 ns | ramlut | 8.33 MHz | P: 1 W: 9                 | top.u_stb.u_rom.mem    | rom.mem  |
       +-------------+---------+--------+----------+---------------------------+------------------------+---------+
       A total of 2 memory displayed
      

View: Optimization
  System compilation
    Global compilation options
      +----------------------------+-------+
      |                     Process|   Mode|
      +----------------------------+-------+
      |                 Loop report|enabled|
      |   Clock localization (core)|enabled|
      |   Clock localization (fpga)|enabled|
      |    Data localization (core)|enabled|
      |    Data localization (fpga)|enabled|
      |ac_annotate_neighbord_zcores|enabled|
      |     ac_annotate_prob_routes|enabled|
      +----------------------------+-------+
      
    Logic optimization options
      Logic optimization is enabled (default).
      
      +--------------------------------------------------+-----------------+
      |                                           Process|             Mode|
      +--------------------------------------------------+-----------------+
      |                              Constant propagation|enabled (default)|
      |Constant propagation (through low power instances)|          enabled|
      |                              Unused logic removal|enabled (default)|
      |                  Write-only memories optimization|         disabled|
      |                Drop optimizable waveform captures|          enabled|
      |                 List of kept up-instances modules|           <none>|
      +--------------------------------------------------+-----------------+
      
    Target
      Use module
      	U0.M0
    Partitioning
      The partitioner used is : zTopPartitioning.
      
      Filling rates
      +--------------------------+---+---+------+----+---+
      |                          |REG|LUT|RAMLUT|BRAM|DSP|
      +--------------------------+---+---+------+----+---+
      |User max filling rates (%)| 22| 50|    40|  50| 50|
      |   User overflow rates (%)|  5|  5|    10|   5|  0|
      +--------------------------+---+---+------+----+---+
      
      Lut weight
      +------+-+-+-+-+-+-+
      |   LUT|1|2|3|4|5|6|
      +------+-+-+-+-+-+-+
      |Weight|0|1|1|1|1|1|
      +------+-+-+-+-+-+-+
      
  zCore Compilation : Part_0
    Partitioning
      The partitioner used is : zCorePartitioning.
  Route System
      +--------------+------+
      |       Process|  Mode|
      +--------------+------+
      |Routing effort|medium|
      +--------------+------+
      
  Timing analysis
      Multicycle paths analysis enabled
      
      0 false path(s) displayed

View: Partitioning
  zCore Compilation : Part_0
    Resource utilization and IO cut by FPGA
      +-------------------------+-----------+---------+-----------+---------+----------+-----------+--+
      |FPGA\ Res(Used/Available)|        LUT|     LUT6|        REG|   RAMLUT|FWC_IP_NUM|FWC_IP_BITS|IO|
      +-------------------------+-----------+---------+-----------+---------+----------+-----------+--+
      |                U0_M0_F00|5338/671880|29/342048|5950/659664|72/172400|     3/843|  136/68567| 0|
      +-------------------------+-----------+---------+-----------+---------+----------+-----------+--+
      |                      SUM|5338/671880|29/342048|5950/659664|72/172400|     3/843|  136/68567| 0|
      +-------------------------+-----------+---------+-----------+---------+----------+-----------+--+
      
      
      Inter partitions IO cuts (undirected)
      +---------+---------+---------+
      |From \ To|U0_M0_F00|Interface|
      +---------+---------+---------+
      |U0_M0_F00|        0|        0|
      |Interface|        0|        0|
      +---------+---------+---------+
      |  SUM CUT|        0|        0|
      +---------+---------+---------+
      

View: Performance
  Timing Analysis
    Theoretical frequency: 10000 Khz
         (using default settings)
      
         Driver clock frequency is limited by clock paths (driverClk.Period = zClockSkewTime + DELAY_MIN_SKEW_DRVCLK) : 100ns
         see Clock tab
         see zTime.html
         source : ^LINK(zTime.html)zTime.log^LINK-
      
         Longest inter-fpga filter path delay is : 33 ns
         Critical routing data path delay : 80 ns
         . Constant part    : 20 ns
         . Multiplexed part : 0 ns
         . Memory latency part : 60 ns
         Xclock frequency is : 450 MHz
         Longest memory latency is : 120 ns
         Fast Waveform Captures detected, if use at run-time the driverClk frequency might be limited.
  System Compilation
    Final resource utilization and IO cut by core
      
       +------+---+---+------+----+-----+----+---+-------------------+--+
       |ZCORE |REG|LUT|RAMLUT|LUT6|MUXCY|BRAM|DSP|LUT (w/o weighting)|IO|
       +------+---+---+------+----+-----+----+---+-------------------+--+
       |Part_0|595|275|    72|  29|    2|   0|  0|                275| 0|
       +------+---+---+------+----+-----+----+---+-------------------+--+
  zCore Compilation : Part_0
    Final resource utilization and IO cut by FPGA
      
       FPGAs after partitioning and clock localization steps.
      
       FPGAs after partitioning and clock localization steps.
      +-------------+------------+----------+------------+----------+----------------------------+-------+----+-------+---+------+
      |FPGA         |         REG|(*)MUXF7,8|         LUT|    RAMLUT|                   (**)MUXCY|   BRAM|URAM|    DSP|CUT|STATUS|
      +-------------+------------+----------+------------+----------+----------------------------+-------+----+-------+---+------+
      |UNIT0.MOD0.F0|948 /2443200|         0|273 /1221600|72 /344800|2/lut(2)/lut_no_weighting(2)|0 /1290|0 /0|0 /2160|  5|    OK|
      +-------------+------------+----------+------------+----------+----------------------------+-------+----+-------+---+------+
      |SUM          |948 /2443200|        --|273 /1221600|72 /344800|2/lut(2)/lut_no_weighting(2)|0 /1290|0 /0|0 /2160|  5|    --|
      +-------------+------------+----------+------------+----------+----------------------------+-------+----+-------+---+------+
      
       REG        : REG count in generated netlists / FPGA capacity. 
       (*)MUXF7,8 : MUXF7 and MUXF8 count in generated netlists. A cost of 1 register is associated to each MUXF7 or MUXF8, 
                    this additionnal cost is not included in the REG column. 
       LUT        : LUT count in generated netlists, including RAMLUTs / FPGA capacity. 
       RAMLUT     : RAMLUT count in generated netlists / FPGA capacity. 
       (**)MUXCY  : MUXCY count in generated netlists. Depending on connectivity, a cost of 1 LUT (modulo lut weighting) is 
                    associated to MUXCY, this additionnal cost is not included in the LUT column. 
       BRAM       : Block RAM count in generated netlists / FPGA capacity. 
       URAM       : Block URAM count in generated netlists / FPGA capacity. 
       DSP        : DSP count in generated netlists / FPGA capacity. 
       CUT        : Number of ports at the interface of the FPGA. 
       STATUS     : FPGA capacity and cut status. 
  Routing paths
       Report a maximum of 100 first routing data path(s) 
      
       +-------+------------------+-------+------+-------------------------------------------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------------+
       | Slack |    Required Time | Delay | Fpga | Clock Domain Source                       | Clock Domain Target                       |Port Name Source                                  |Port Name Target                                        |
       +-------+------------------+-------+------+-------------------------------------------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------------+
       |   0 ns|160 ns ( 2 dvrCk )| 160 ns|     2|top._I_vcs_cdx_s_rw_topu_stb_clk0 (posedge)|top._I_vcs_cdx_s_rw_topu_stb_clk0 (posedge)|top.u_stb.u_rom.mem-r0do                          |U0_M0_F0-U0_M0_F0.U0_M0_F0_core.u_dut.u_check.error.D   |
       |   0 ns|160 ns ( 2 dvrCk )| 160 ns|     2|top._I_vcs_cdx_s_rw_topu_stb_clk0 (posedge)|top.u_dut.u_fifo.u0_clkg.clkout (posedge)  |top.u_stb.u_rom.mem-r0do                          |U0_M0_F0-U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.mem[0][7].D|
       |  75 ns| 80 ns ( 1 dvrCk )|   5 ns|     2|DRIVERCLOCK (system)                       |DRIVERCLOCK (system)                       |zcg_zceiClock[1]@top._I_vcs_cdx_s_rw_topu_stb_clk0|U0_M0_F0.zcg_zceiClock[1]                               |
       +-------+------------------+-------+------+-------------------------------------------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------------+
       A total of 3 inter-fpga path(s) displayed
      
       Report a maximum of 50 first different delay(s) 
       +-----------+-----------+-----------+-----------+-----------+
       | Delay     | Paths     | Max Fpga  | Max Hop   | Max Async |
       +-----------+-----------+-----------+-----------+-----------+
       |    160 ns |         3 |         2 |         0 |         0 |
       +-----------+-----------+-----------+-----------+-----------+
       A total of 1 different delay(s) displayed
      
       Histogram with a maximum of 50 first different delay(s) 
       +---------------------+--------------------------------------------------+
       | Delay               | Paths                                            |
       +---------------------+--------------------------------------------------+
       | [  160 ns         ] |---------------------------------------->        3|
       +---------------------+--------------------------------------------------+
       A total of 1 different delay(s) encountered
      
  Place and Route System
    Resource utilization and IO cut after routing
       Design matrix after routing (U0_M0)
      +-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
      |       |    F00|    F01|    F02|    F03|    F04|    F05|    F06|    F07|    F08|
      +-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
      |    F00|      -|      .|      .|      .|      .|      .|      .|      .|      1|
      |    F01|      .|      -|      .|      .|      .|      .|      .|      .|      .|
      |    F02|      .|      .|      -|      .|      .|      .|      .|      .|      .|
      |    F03|      .|      .|      .|      -|      .|      .|      .|      .|      .|
      |    F04|      .|      .|      .|      .|      -|      .|      .|      .|      .|
      |    F05|      .|      .|      .|      .|      .|      -|      .|      .|      .|
      |    F06|      .|      .|      .|      .|      .|      .|      -|      .|      .|
      |    F07|      .|      .|      .|      .|      .|      .|      .|      -|      .|
      |    F08|      1|      .|      .|      .|      .|      .|      .|      .|      -|
      |     IF|      .|      .|      .|      .|      .|      .|      .|      .|      1|
      |    Sum|      1|      .|      .|      .|      .|      .|      .|      .|      2|
      |    Sum|      1|      .|      .|      .|      .|      .|      .|      .|      2|
      +-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
      
       Maximum xDR per component:
       +------------+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
       |            |  IF |   0 |   1 |   2 |   3 |   4 |   5 |   6 |   7 |   8 |
       +------------+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
       |U0_M0       |   1 |   1 |   - |   - |   - |   - |   - |   - |   - |   1 |
       |LVDS        |   1 |   1 |   - |   - |   - |   - |   - |   - |   - |   1 |
       |MGT         |   0 |   0 |   - |   - |   - |   - |   - |   - |   - |   0 |
       +------------+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
      
      

View: Target
  System Compilation
    Size
       MODE=virtex7
       Chosen part reference for resource evaluation is VIRTEX7 7vlx2000tff1925 .
       System size : 45 FPGA
      
       +----------------+------+------+------+------+------+-----+-----+----+
       |                |   REG|   LUT|RAMLUT|  LUT6| MUXCY| BRAM|  DSP|QIWC|
       +----------------+------+------+------+------+------+-----+-----+----+
       |VIRTEX7 (FPGA)  |2,443K|1,222K|  345K|1,222K|1,222K|1,290|2,160|524K|
       |VIRTEX7 (System)|  110M|   55M|   16M|   55M|   55M|  58K|  97K| 24M|
       +----------------+------+------+------+------+------+-----+-----+----+
       Number of hardware modules requested to map the design : 1.
    Hardware Configuration
      +-------+--------------------------+
      | Name  | Module                   |
      +-------+--------------------------+
      | U0.M0 |      zse_xc7v_8c_2000_v1 |
      +-------+--------------------------+
  System compilation
    Design size estimation
      Design size estimation (only used resources are reported here)
      +-------------------------------+------+------+------+------+----------+-----------+
      |Resource usage                 |LUT   |LUT6  |REG   |RAMLUT|FWC_IP_NUM|FWC_IP_BITS|
      +-------------------------------+------+------+------+------+----------+-----------+
      |Estimated size of the design   |1,239 |29    |1,238 |72    |3         |136        |
      |Board size with user fill-rates|5,497K|2,199K|4,838K|1,241K|7,137     |617K       |
      +-------------------------------+------+------+------+------+----------+-----------+
      | For 1 boards                  |0.0%  |0.0%  |0.0%  |0.0%  |0.0%      |0.0%       |
      |                  For 2 boards |0.0%  |0.0%  |0.0%  |0.0%  |0.0%      |0.0%       |
      |                  For 3 boards |0.0%  |0.0%  |0.0%  |0.0%  |0.0%      |0.0%       |
      |                  For 4 boards |0.0%  |0.0%  |0.0%  |0.0%  |0.0%      |0.0%       |
      |                  For 5 boards |0.0%  |0.0%  |0.0%  |0.0%  |0.0%      |0.0%       |
      +-------------------------------+------+------+------+------+----------+-----------+
      
  zCore Compilation : Part_0
    Size
       MODE=virtex7
       Chosen part reference for resource evaluation is VIRTEX7 7vlx2000tff1925 .
       System size : 9 FPGA
      
       +----------------+------+------+------+------+------+-----+-----+------+
       |                |   REG|   LUT|RAMLUT|  LUT6| MUXCY| BRAM|  DSP|  QIWC|
       +----------------+------+------+------+------+------+-----+-----+------+
       |VIRTEX7 (FPGA)  |2,443K|1,222K|  345K|1,222K|1,222K|1,290|2,160|  524K|
       |VIRTEX7 (System)|   22M|   11M|3,103K|   11M|   11M|  12K|  19K|4,719K|
       +----------------+------+------+------+------+------+-----+-----+------+

View: Warnings/Errors
  System Compilation
    Warning
      [ZTB0249W] can't set stack to unlimited, zTopBuild may randomly crash.
      [ZTB1036W] The command 'disable ztime_uses_rtl_names' is deprecated and will be removed in the next ZeBu software release.
      [LST0478W] The leaf instance uniquification ratio is less then 4.00
      [LST0479W] The hierarchical instance per module uniquification ratio is less then 4.00
      [ZTB1122W] Clock accuracy of 0 is not supported. It will be set to 24.
      [ZTB0707W] Cleaned up 1 undriven primitive ports - please check the report.
      [EDI0079W] Enable port 'sva_en' of System Verilog Assertion instance 'sva_parity_error' (ZSVA_MOD_PLI_1) is already connected. Disconnected it.
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_ZDPI_MOD_stb_ZDPI_grp0_dummy_import_for_pli_call1
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_ZDPI_MOD_stb_ZDPI_grp0_dummy_import_for_pli_call0
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_reqsig_clock_zcompositeclock
      [RAS0020W] ZBNF Resources: No resource information can be found for Module ZSVA_MOD_PLI_1
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_wb_reg
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zfwc_hs_1
      [RAS0020W] ZBNF Resources: No resource information can be found for Module ZXLSYS
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_clk
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_di
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_addr
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_we
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_do
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_reqsig_clock_driverclock
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_ZDPI_MOD_fifo_usage_spy_ZDPI_fifo_usage_spy_notify_call0
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_clockGen
      [KBD0213W] cannot open report file for writing make sure './.zTopBuild_AC_report.log.dir/SEC_AC_OPT_SOLUTION_CORE_SIZE' has writing rights.
      [KBD0213W] cannot open report file for writing make sure './.zTopBuild_AC_report.log.dir/SEC_AC_OPT_SOLUTION_CORE_XO' has writing rights.
      [KBD0214W] cannot open report file for appending make sure './.zTopBuild_AC_report.log.dir/SEC_AC_PROF' has writing rights.
  zCoreCompilation : default
    Warning
      [ZBD0328W] max_deph will become hidden (under expert mode '!') in next release.
      [ZBD0329W] max_node will become hidden (under expert mode '!') in next release.
      [ZBD0334W] delete_stuck_at_z will become hidden (under expert mode '!') in next release.
  zCoreCompilation : Part_0
    Warning
      [CLU0081W] Multiple occurence of the same command, using  cluster set max_fill_bram=50
      [KBD2077W] zCorePartitioning: Terminal FPGA cannot be identified
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_wb_reg
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zfwc_hs_1
      [RAS0020W] ZBNF Resources: No resource information can be found for Module ZXLSYS
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_clk
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_di
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_addr
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_we
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_do
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zfwc_hs_48
      [RAS0020W] ZBNF Resources: No resource information can be found for Module ZebuClockFilterData
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zfwc_hs_4
      [RAS0020W] ZBNF Resources: No resource information can be found for Module ZebuClockFilterClock
      [RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_clockGen
      [CLK0388W] Failed to parse Core Interface
      [CLK0388W] Failed to parse Core Interface
      [CLK0388W] Failed to parse Core Interface
      [KBD2251W] usage of timing model can't be enable on zse
      [KBD2093W] Using ZFILTER_ASYNC_SET_RESET_PATH on 'timing' command might increase the longest filter path
      [KBD2160W] Using ZFILTER_FETCH_FEEDBACK on 'timing' command might increase the longest filter path
      [ZBD0301W] Critical Path Optimization is disabled because fetch mode is not enabled
  Place and route system
    Warning
      [KPR0982W] file '../timing.data' not found, timing tasks of previous compilation will not be used
      [KPR1518W] This command will be deprecated in the next major release after ZEBU20.03.
      [KPR1518W] This command will be deprecated in the next major release after ZEBU20.03.
      [KPR1571W] Environment variable "ZEBU_NO_LOCAL_RTB_ROUTING" will be deprecated in the next major release after ZEBU20.03.
      [KPR1572W] Environment variable "ZEBU_NO_LOCAL_RTB_ROUTING" will be deprecated in the next major release after ZEBU20.03.
      [KTM0674W] Port U0_M0_F0.z_dclk_delay created by zPar  but not seen by zTime
      [KTM0674W] Port .zcg_zceiClock[0]@top._I_vcs_cdx_s_rw_topu_stb_clk1 created by zPar  but not seen by zTime
      [KTM0674W] Port .zcg_zceiClock[1]@top._I_vcs_cdx_s_rw_topu_stb_clk0 created by zPar  but not seen by zTime
      [KTM0674W] Port .zcg_filterClock created by zPar  but not seen by zTime
      [KTM0674W] Port .zcg_compositeClock created by zPar  but not seen by zTime
      [KTM0674W] Port .zcg_skewClock created by zPar  but not seen by zTime
      [KPR0630W] This design is empty, no wire to route.
      [KPR0984W] Could not open file of timing tasks '../timing.data' : This file not found or corrupted.
  TimingDB
    Warning
      [KTM0674W] Port U0_M0_F0.z_dclk_delay created by zPar  but not seen by zTime
      [KTM0665W] Driver  assigned as source clock domain of PORT .zcg_compositeClock.
      [KTM0671W] Driver  assigned as target clock domain of PORT U0_M0_F0.zcg_compositeClock.
      [KTM0665W] Driver  assigned as source clock domain of PORT .zcg_zceiClock[0]@top._I_vcs_cdx_s_rw_topu_stb_clk1.
      [KTM0671W] Driver  assigned as target clock domain of PORT U0_M0_F0.zcg_zceiClock[0].
      [KTM0665W] Driver  assigned as source clock domain of PORT .zcg_zceiClock[1]@top._I_vcs_cdx_s_rw_topu_stb_clk0.
      [KTM0671W] Driver  assigned as target clock domain of PORT U0_M0_F0.zcg_zceiClock[1].

