#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Aug 15 21:49:18 2025
# Process ID: 8256
# Current directory: D:/Work/rfsoc_project/project3/project_1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/Work/rfsoc_project/project3/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/Work/rfsoc_project/project3/project_1.runs/synth_1\vivado.jou
# Running On: XD_CHU, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 68434 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/rfsoc_project/project3/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vitis2022/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/Work/rfsoc_project/project3/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Work/rfsoc_project/project3/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xczu27dr-fsve1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu27dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu27dr'
INFO: [Device 21-403] Loading part xczu27dr-fsve1156-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5904
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Software/Vitis2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1969.879 ; gain = 362.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:412]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1118]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (0#1) [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1118]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1250]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (0#1) [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1250]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1BOGR4T' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1396]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_auto_cc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1559]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1559]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_0' has 42 connections declared, but only 40 given [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1559]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1BOGR4T' (0#1) [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1396]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1602]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1602]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:412]
WARNING: [Synth 8-7071] port 'M01_AXI_araddr' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'M01_AXI_arvalid' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'M01_AXI_awaddr' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'M01_AXI_awvalid' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'M01_AXI_bready' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'M01_AXI_rready' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'M01_AXI_wdata' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'M01_AXI_wvalid' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7023] instance 'axi_interconnect_0' of module 'design_1_axi_interconnect_0_0' has 100 connections declared, but only 89 given [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_dds_compiler_0_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_dds_compiler_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dds_compiler_0_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_dds_compiler_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_phase_tvalid' of module 'design_1_dds_compiler_0_0' is unconnected for instance 'dds_compiler_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:284]
WARNING: [Synth 8-7071] port 'm_axis_phase_tdata' of module 'design_1_dds_compiler_0_0' is unconnected for instance 'dds_compiler_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:284]
WARNING: [Synth 8-7023] instance 'dds_compiler_0' of module 'design_1_dds_compiler_0_0' has 5 connections declared, but only 3 given [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:284]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:288]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_ila_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_ila_0_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:291]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_1_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_ila_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_1_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_ila_1_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:294]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_2_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_ila_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_2_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_ila_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_proc_sys_reset_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_proc_sys_reset_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:305]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:305]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:305]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:305]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:305]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_usp_rf_data_converter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_usp_rf_data_converter_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_adc1' of module 'design_1_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:312]
WARNING: [Synth 8-7071] port 'clk_dac0' of module 'design_1_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:312]
WARNING: [Synth 8-7071] port 's00_axis_tready' of module 'design_1_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:312]
WARNING: [Synth 8-7071] port 'irq' of module 'design_1_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:312]
WARNING: [Synth 8-7023] instance 'usp_rf_data_converter_0' of module 'design_1_usp_rf_data_converter_0_0' has 42 connections declared, but only 38 given [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:312]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_1_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_util_ds_buf_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_1_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_util_ds_buf_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_2_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_util_ds_buf_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_2_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_util_ds_buf_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/.Xil/Vivado-8256-XD_CHU/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:361]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:361]
WARNING: [Synth 8-7071] port 'emio_gpio_o' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:361]
WARNING: [Synth 8-7071] port 'emio_gpio_t' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:361]
WARNING: [Synth 8-7071] port 'emio_spi0_sclk_t' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:361]
WARNING: [Synth 8-7071] port 'emio_spi0_mo_t' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:361]
WARNING: [Synth 8-7071] port 'emio_spi0_s_o' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:361]
WARNING: [Synth 8-7071] port 'emio_spi0_so_t' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:361]
WARNING: [Synth 8-7071] port 'emio_spi0_ss_n_t' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:361]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 57 connections declared, but only 48 given [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:361]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [D:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_0'. This will prevent further optimization [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:276]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'usp_rf_data_converter_0'. This will prevent further optimization [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:312]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:288]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_0'. This will prevent further optimization [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:186]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_1'. This will prevent further optimization [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:280]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:291]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/synth/design_1.v:294]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[39] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[38] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[37] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[36] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[35] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[34] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[33] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[32] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[39] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[38] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[37] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[36] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[35] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[34] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[33] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[32] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m02_couplers_imp_1BOGR4T is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_I4GRPB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_I4GRPB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_I4GRPB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_I4GRPB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2049.508 ; gain = 442.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2067.438 ; gain = 459.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2067.438 ; gain = 459.945
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2067.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_cc'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_cc'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc] for cell 'design_1_i/usp_rf_data_converter_0'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc] for cell 'design_1_i/usp_rf_data_converter_0'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0/design_1_ila_1_0_in_context.xdc] for cell 'design_1_i/ila_1'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0/design_1_ila_1_0_in_context.xdc] for cell 'design_1_i/ila_1'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_2'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_2'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_ila_2_0/design_1_ila_2_0/design_1_ila_2_0_in_context.xdc] for cell 'design_1_i/ila_2'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_ila_2_0/design_1_ila_2_0/design_1_ila_2_0_in_context.xdc] for cell 'design_1_i/ila_2'
Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'design_1_i/dds_compiler_0'
Finished Parsing XDC File [d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'design_1_i/dds_compiler_0'
Parsing XDC File [D:/Work/rfsoc_project/xdc/test_pin.xdc]
WARNING: [Vivado 12-584] No ports matched 'LOS'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'LOS'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'ddr_clk_clk_p'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'ddr_clk_clk_p'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'ddr_clk_clk_n'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'GPIO_1_tri_io[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'GPIO_1_tri_io[1]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'GPIO_1_tri_io[2]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'GPIO_1_tri_io[3]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'GPIO_1_tri_io[3]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'GPIO_1_tri_io[2]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'GPIO_1_tri_io[1]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'GPIO_1_tri_io[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[1]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[2]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[3]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[4]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[6]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[7]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[8]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[9]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[5]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[10]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[11]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[12]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[13]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[14]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[15]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_adr[16]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_ba[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_ba[1]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_bg[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_ck_t[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_cke[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_cs_n[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dm_n[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dm_n[1]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dm_n[2]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dm_n[3]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[1]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[2]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[3]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[4]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[5]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[6]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[7]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[8]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[9]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[10]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[11]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[12]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[13]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[14]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[15]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[16]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[17]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[18]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[19]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[20]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[21]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[22]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[23]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[24]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[25]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[26]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[27]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[28]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[29]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[30]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dq[31]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dqs_t[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dqs_t[1]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dqs_t[2]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_dqs_t[3]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_odt[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_act_n'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'C0_DDR4_reset_n'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'pl_clk'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'pl_clk'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:94]
WARNING: [Vivado 12-507] No nets matched 'u_design_1_wrapper/design_1_i/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:105]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/util_ds_buf_2/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[1]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[1]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[0]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[2]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[3]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[4]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[5]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[2]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[3]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[4]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'ph_ctl[5]'. [D:/Work/rfsoc_project/xdc/test_pin.xdc:123]
Finished Parsing XDC File [D:/Work/rfsoc_project/xdc/test_pin.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Work/rfsoc_project/xdc/test_pin.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Work/rfsoc_project/xdc/test_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Work/rfsoc_project/project3/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2109.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2109.844 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Software/Vitis2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2109.844 ; gain = 502.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu27dr-fsve1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2109.844 ; gain = 502.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for adc1_clk_0_clk_n. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc1_clk_0_clk_n. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for adc1_clk_0_clk_p. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc1_clk_0_clk_p. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_0_clk_n. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_0_clk_n. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_0_clk_p. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_0_clk_p. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_0_diff_n. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_0_diff_n. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_0_diff_p. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_0_diff_p. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for vin1_01_0_v_n. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin1_01_0_v_n. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for vin1_01_0_v_p. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin1_01_0_v_p. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_0_v_n. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_0_v_n. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_0_v_p. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_0_v_p. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_clk_n[0]. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_clk_n[0]. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_clk_p[0]. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_clk_p[0]. (constraint file  d:/Work/rfsoc_project/project3/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/usp_rf_data_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/dds_compiler_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2109.844 ; gain = 502.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2109.844 ; gain = 502.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2109.844 ; gain = 502.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2514.383 ; gain = 906.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2514.871 ; gain = 907.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2533.984 ; gain = 926.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.758 ; gain = 933.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.758 ; gain = 933.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.758 ; gain = 933.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.758 ; gain = 933.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.758 ; gain = 933.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.758 ; gain = 933.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_0                    |         1|
|2     |design_1_auto_cc_0                 |         1|
|3     |design_1_auto_pc_0                 |         1|
|4     |design_1_axi_gpio_0_0              |         1|
|5     |design_1_clk_wiz_0_0               |         1|
|6     |design_1_clk_wiz_1_0               |         1|
|7     |design_1_dds_compiler_0_0          |         1|
|8     |design_1_ila_0_0                   |         1|
|9     |design_1_ila_1_0                   |         1|
|10    |design_1_ila_2_0                   |         1|
|11    |design_1_proc_sys_reset_0_0        |         1|
|12    |design_1_usp_rf_data_converter_0_0 |         1|
|13    |design_1_util_ds_buf_1_0           |         1|
|14    |design_1_util_ds_buf_2_0           |         1|
|15    |design_1_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_auto_cc                 |     1|
|2     |design_1_auto_pc                 |     1|
|3     |design_1_axi_gpio_0              |     1|
|4     |design_1_clk_wiz_0               |     1|
|5     |design_1_clk_wiz_1               |     1|
|6     |design_1_dds_compiler_0          |     1|
|7     |design_1_ila_0                   |     1|
|8     |design_1_ila_1                   |     1|
|9     |design_1_ila_2                   |     1|
|10    |design_1_proc_sys_reset_0        |     1|
|11    |design_1_usp_rf_data_converter_0 |     1|
|12    |design_1_util_ds_buf_1           |     1|
|13    |design_1_util_ds_buf_2           |     1|
|14    |design_1_xbar                    |     1|
|15    |design_1_zynq_ultra_ps_e_0       |     1|
|16    |OBUF                             |     4|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.758 ; gain = 933.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2540.758 ; gain = 890.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.758 ; gain = 933.266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2552.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 829b1908
INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 196 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2599.121 ; gain = 2080.047
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'D:/Work/rfsoc_project/project3/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 15 21:49:49 2025...
