{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v " "Source file: C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1530592947162 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1530592947162 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v " "Source file: C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1530592947212 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1530592947212 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v " "Source file: C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1530592947263 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1530592947263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530592948105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530592948111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 01:42:27 2018 " "Processing started: Tue Jul 03 01:42:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530592948111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592948111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off normips -c normips " "Command: quartus_map --read_settings_files=on --write_settings_files=off normips -c normips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592948111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530592948596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530592948596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normips.v 1 1 " "Found 1 design units, including 1 entities, in source file normips.v" { { "Info" "ISGN_ENTITY_NAME" "1 normips " "Found entity 1: normips" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriainstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriainstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaInstrucao " "Found entity 1: memoriaInstrucao" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1.v 1 1 " "Found 1 design units, including 1 entities, in source file somador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador1 " "Found entity 1: somador1" {  } { { "somador1.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/somador1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/bancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963811 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULA.v " "Can't analyze file -- file ULA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530592963814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor16_32.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor16_32 " "Found entity 1: extensor16_32" {  } { { "extensor16_32.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/extensor16_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDados " "Found entity 1: memoriaDados" {  } { { "memoriaDados.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador2.v 1 1 " "Found 1 design units, including 1 entities, in source file somador2.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador2 " "Found entity 1: somador2" {  } { { "somador2.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/somador2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocamento_2.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocamento_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocamento_2 " "Found entity 1: deslocamento_2" {  } { { "deslocamento_2.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/deslocamento_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_1 " "Found entity 1: MUX_1" {  } { { "MUX_1.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Found entity 1: MUX_3" {  } { { "MUX_3.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_N " "Found entity 1: MUX_N" {  } { { "MUX_N.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor26_28.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor26_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor26_28 " "Found entity 1: extensor26_28" {  } { { "extensor26_28.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/extensor26_28.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog1 " "Found entity 1: Verilog1" {  } { { "Verilog1.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog12.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog12 " "Found entity 1: Verilog12" {  } { { "Verilog12.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/Verilog12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binario_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binario_bcd " "Found entity 1: binario_bcd" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file sete_segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos " "Found entity 1: sete_segmentos" {  } { { "sete_segmentos.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/sete_segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_normips.v 1 1 " "Found 1 design units, including 1 entities, in source file output_normips.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_normips " "Found entity 1: output_normips" {  } { { "output_normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/output_normips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_6 " "Found entity 1: MUX_6" {  } { { "MUX_6.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_7.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_7 " "Found entity 1: MUX_7" {  } { { "MUX_7.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963849 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/debouncer.v " "Can't analyze file -- file output_files/debouncer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530592963851 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "jorgecore jorgecore.v(8) " "Verilog Module Declaration warning at jorgecore.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"jorgecore\"" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/jorgecore.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592963853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jorgecore.v 1 1 " "Found 1 design units, including 1 entities, in source file jorgecore.v" { { "Info" "ISGN_ENTITY_NAME" "1 jorgecore " "Found entity 1: jorgecore" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/jorgecore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot_button.v 1 1 " "Found 1 design units, including 1 entities, in source file one_shot_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot_button " "Found entity 1: one_shot_button" {  } { { "one_shot_button.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/one_shot_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_cut.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_cut.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_cut " "Found entity 1: freq_cut" {  } { { "freq_cut.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/freq_cut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592963860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592963860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWITCH_EXTENDIDO normips.v(86) " "Verilog HDL Implicit Net warning at normips.v(86): created implicit net for \"SWITCH_EXTENDIDO\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592963860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MUX3_OPT Verilog12.v(42) " "Verilog HDL Implicit Net warning at Verilog12.v(42): created implicit net for \"MUX3_OPT\"" {  } { { "Verilog12.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/Verilog12.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592963860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CONTROLE_MUX5 Verilog12.v(62) " "Verilog HDL Implicit Net warning at Verilog12.v(62): created implicit net for \"CONTROLE_MUX5\"" {  } { { "Verilog12.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/Verilog12.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592963860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK jorgecore.v(61) " "Verilog HDL Implicit Net warning at jorgecore.v(61): created implicit net for \"CLOCK\"" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/jorgecore.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592963860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INSTRUCAO_TEST jorgecore.v(97) " "Verilog HDL Implicit Net warning at jorgecore.v(97): created implicit net for \"INSTRUCAO_TEST\"" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/jorgecore.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592963861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "normips " "Elaborating entity \"normips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530592964136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_cut freq_cut:freq_cut " "Elaborating entity \"freq_cut\" for hierarchy \"freq_cut:freq_cut\"" {  } { { "normips.v" "freq_cut" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 freq_cut.v(9) " "Verilog HDL assignment warning at freq_cut.v(9): truncated value with size 32 to match size of target (25)" {  } { { "freq_cut.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/freq_cut.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530592964199 "|normips|freq_cut:freq_cut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:programCounter " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:programCounter\"" {  } { { "normips.v" "programCounter" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaInstrucao memoriaInstrucao:memoriaInstrucao " "Elaborating entity \"memoriaInstrucao\" for hierarchy \"memoriaInstrucao:memoriaInstrucao\"" {  } { { "normips.v" "memoriaInstrucao" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964202 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registradores_instrucao\[60..48\] 0 memoriaInstrucao.v(5) " "Net \"registradores_instrucao\[60..48\]\" at memoriaInstrucao.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530592964309 "|normips|memoriaInstrucao:memoriaInstrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:unidadeControle " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:unidadeControle\"" {  } { { "normips.v" "unidadeControle" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964313 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clock unidadeControle.v(26) " "Verilog HDL Always Construct warning at unidadeControle.v(26): variable \"clock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1530592964333 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidadeControle.v(20) " "Verilog HDL Case Statement warning at unidadeControle.v(20): incomplete case statement has no default case item" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1530592964333 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUX4 unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_MUX4\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964334 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUX3 unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_MUX3\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964334 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUXN unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_MUXN\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964334 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_ALU unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964334 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUX2 unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_MUX2\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964334 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_escrita_BR unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_escrita_BR\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964335 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_escrita_memdados unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_escrita_memdados\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964335 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_D2_BR unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_D2_BR\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964335 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controleJAL unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controleJAL\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964335 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_OPT unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_OPT\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964335 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HALT unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"HALT\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964336 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALT unidadeControle.v(19) " "Inferred latch for \"HALT\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964336 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_OPT unidadeControle.v(19) " "Inferred latch for \"controle_OPT\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964336 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controleJAL unidadeControle.v(19) " "Inferred latch for \"controleJAL\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964336 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_D2_BR unidadeControle.v(19) " "Inferred latch for \"controle_D2_BR\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964336 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_escrita_memdados unidadeControle.v(19) " "Inferred latch for \"controle_escrita_memdados\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964336 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_escrita_BR unidadeControle.v(19) " "Inferred latch for \"controle_escrita_BR\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX2 unidadeControle.v(19) " "Inferred latch for \"controle_MUX2\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ALU\[0\] unidadeControle.v(19) " "Inferred latch for \"controle_ALU\[0\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ALU\[1\] unidadeControle.v(19) " "Inferred latch for \"controle_ALU\[1\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ALU\[2\] unidadeControle.v(19) " "Inferred latch for \"controle_ALU\[2\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ALU\[3\] unidadeControle.v(19) " "Inferred latch for \"controle_ALU\[3\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUXN\[0\] unidadeControle.v(19) " "Inferred latch for \"controle_MUXN\[0\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUXN\[1\] unidadeControle.v(19) " "Inferred latch for \"controle_MUXN\[1\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX3\[0\] unidadeControle.v(19) " "Inferred latch for \"controle_MUX3\[0\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX3\[1\] unidadeControle.v(19) " "Inferred latch for \"controle_MUX3\[1\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX4\[0\] unidadeControle.v(19) " "Inferred latch for \"controle_MUX4\[0\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX4\[1\] unidadeControle.v(19) " "Inferred latch for \"controle_MUX4\[1\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964337 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX4\[2\] unidadeControle.v(19) " "Inferred latch for \"controle_MUX4\[2\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964338 "|normips|unidadeControle:unidadeControle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegistradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegistradores\"" {  } { { "normips.v" "bancoRegistradores" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor16_32 extensor16_32:extensor16_32 " "Elaborating entity \"extensor16_32\" for hierarchy \"extensor16_32:extensor16_32\"" {  } { { "normips.v" "extensor16_32" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:MUX_2 " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:MUX_2\"" {  } { { "normips.v" "MUX_2" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "normips.v" "ALU" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964383 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ALU.v(9) " "Inferred latch for \"saida\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ALU.v(9) " "Inferred latch for \"saida\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ALU.v(9) " "Inferred latch for \"saida\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ALU.v(9) " "Inferred latch for \"saida\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ALU.v(9) " "Inferred latch for \"saida\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ALU.v(9) " "Inferred latch for \"saida\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ALU.v(9) " "Inferred latch for \"saida\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ALU.v(9) " "Inferred latch for \"saida\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] ALU.v(9) " "Inferred latch for \"saida\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] ALU.v(9) " "Inferred latch for \"saida\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] ALU.v(9) " "Inferred latch for \"saida\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] ALU.v(9) " "Inferred latch for \"saida\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] ALU.v(9) " "Inferred latch for \"saida\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964386 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] ALU.v(9) " "Inferred latch for \"saida\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] ALU.v(9) " "Inferred latch for \"saida\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] ALU.v(9) " "Inferred latch for \"saida\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] ALU.v(9) " "Inferred latch for \"saida\[16\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] ALU.v(9) " "Inferred latch for \"saida\[17\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] ALU.v(9) " "Inferred latch for \"saida\[18\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] ALU.v(9) " "Inferred latch for \"saida\[19\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] ALU.v(9) " "Inferred latch for \"saida\[20\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] ALU.v(9) " "Inferred latch for \"saida\[21\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] ALU.v(9) " "Inferred latch for \"saida\[22\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] ALU.v(9) " "Inferred latch for \"saida\[23\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] ALU.v(9) " "Inferred latch for \"saida\[24\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] ALU.v(9) " "Inferred latch for \"saida\[25\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] ALU.v(9) " "Inferred latch for \"saida\[26\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] ALU.v(9) " "Inferred latch for \"saida\[27\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] ALU.v(9) " "Inferred latch for \"saida\[28\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] ALU.v(9) " "Inferred latch for \"saida\[29\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] ALU.v(9) " "Inferred latch for \"saida\[30\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] ALU.v(9) " "Inferred latch for \"saida\[31\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592964387 "|normips|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_N MUX_N:MUX_N " "Elaborating entity \"MUX_N\" for hierarchy \"MUX_N:MUX_N\"" {  } { { "normips.v" "MUX_N" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDados memoriaDados:memoriaDados " "Elaborating entity \"memoriaDados\" for hierarchy \"memoriaDados:memoriaDados\"" {  } { { "normips.v" "memoriaDados" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3 MUX_3:MUX_3 " "Elaborating entity \"MUX_3\" for hierarchy \"MUX_3:MUX_3\"" {  } { { "normips.v" "MUX_3" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor26_28 extensor26_28:extensor26_28 " "Elaborating entity \"extensor26_28\" for hierarchy \"extensor26_28:extensor26_28\"" {  } { { "normips.v" "extensor26_28" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 MUX_4:MUX_4 " "Elaborating entity \"MUX_4\" for hierarchy \"MUX_4:MUX_4\"" {  } { { "normips.v" "MUX_4" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_normips output_normips:output_normips " "Elaborating entity \"output_normips\" for hierarchy \"output_normips:output_normips\"" {  } { { "normips.v" "output_normips" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binario_bcd output_normips:output_normips\|binario_bcd:binario_bcd " "Elaborating entity \"binario_bcd\" for hierarchy \"output_normips:output_normips\|binario_bcd:binario_bcd\"" {  } { { "output_normips.v" "binario_bcd" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/output_normips.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(21) " "Verilog HDL assignment warning at binario_bcd.v(21): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530592964423 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(23) " "Verilog HDL assignment warning at binario_bcd.v(23): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530592964423 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(25) " "Verilog HDL assignment warning at binario_bcd.v(25): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530592964423 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(27) " "Verilog HDL assignment warning at binario_bcd.v(27): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530592964423 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(29) " "Verilog HDL assignment warning at binario_bcd.v(29): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530592964423 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(31) " "Verilog HDL assignment warning at binario_bcd.v(31): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530592964423 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(33) " "Verilog HDL assignment warning at binario_bcd.v(33): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530592964423 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(35) " "Verilog HDL assignment warning at binario_bcd.v(35): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530592964423 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sete_segmentos output_normips:output_normips\|sete_segmentos:displayA " "Elaborating entity \"sete_segmentos\" for hierarchy \"output_normips:output_normips\|sete_segmentos:displayA\"" {  } { { "output_normips.v" "displayA" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/output_normips.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592964423 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoriaDados:memoriaDados\|registradores_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoriaDados:memoriaDados\|registradores_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Parameter NUMWORDS_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 50 " "Parameter NUMWORDS_B set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530592970309 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1530592970309 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1530592970309 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592970311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592970311 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1530592970311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaDados:memoriaDados\|altsyncram:registradores_rtl_0 " "Elaborated megafunction instantiation \"memoriaDados:memoriaDados\|altsyncram:registradores_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592970400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaDados:memoriaDados\|altsyncram:registradores_rtl_0 " "Instantiated megafunction \"memoriaDados:memoriaDados\|altsyncram:registradores_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 50 " "Parameter \"NUMWORDS_B\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970400 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530592970400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvc1 " "Found entity 1: altsyncram_mvc1" {  } { { "db/altsyncram_mvc1.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/altsyncram_mvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592970478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592970478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592970507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970507 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530592970507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592970580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592970580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592970618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530592970618 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530592970618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592970669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592970669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592970685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592970685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592970786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592970786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592971124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592971124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530592971174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592971174 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 19 -1 0 } } { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592971385 "|normips|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 19 -1 0 } } { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592971385 "|normips|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1530592971385 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1530592971385 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1530592972164 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1530592972239 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1530592972239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_OPT " "Latch unidadeControle:unidadeControle\|controle_OPT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972274 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX4\[2\] " "Latch unidadeControle:unidadeControle\|controle_MUX4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972275 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX4\[0\] " "Latch unidadeControle:unidadeControle\|controle_MUX4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[29\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[29\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972275 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX4\[1\] " "Latch unidadeControle:unidadeControle\|controle_MUX4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972275 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[0\] " "Latch ALU:ALU\|saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972275 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[1\] " "Latch ALU:ALU\|saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972275 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[2\] " "Latch ALU:ALU\|saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972275 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[3\] " "Latch ALU:ALU\|saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972276 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[4\] " "Latch ALU:ALU\|saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972276 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[5\] " "Latch ALU:ALU\|saida\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972276 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[6\] " "Latch ALU:ALU\|saida\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972276 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[7\] " "Latch ALU:ALU\|saida\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972276 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[8\] " "Latch ALU:ALU\|saida\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972276 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[9\] " "Latch ALU:ALU\|saida\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972276 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[10\] " "Latch ALU:ALU\|saida\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972276 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[11\] " "Latch ALU:ALU\|saida\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972276 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[12\] " "Latch ALU:ALU\|saida\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972277 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[13\] " "Latch ALU:ALU\|saida\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972277 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[14\] " "Latch ALU:ALU\|saida\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972277 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[15\] " "Latch ALU:ALU\|saida\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972277 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[16\] " "Latch ALU:ALU\|saida\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972277 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[17\] " "Latch ALU:ALU\|saida\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972277 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[18\] " "Latch ALU:ALU\|saida\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972277 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[19\] " "Latch ALU:ALU\|saida\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972277 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[20\] " "Latch ALU:ALU\|saida\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972277 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[21\] " "Latch ALU:ALU\|saida\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972278 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[22\] " "Latch ALU:ALU\|saida\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972278 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[23\] " "Latch ALU:ALU\|saida\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972278 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[24\] " "Latch ALU:ALU\|saida\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972278 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[25\] " "Latch ALU:ALU\|saida\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972278 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[26\] " "Latch ALU:ALU\|saida\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972278 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[27\] " "Latch ALU:ALU\|saida\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972278 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[28\] " "Latch ALU:ALU\|saida\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972278 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[29\] " "Latch ALU:ALU\|saida\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972278 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[30\] " "Latch ALU:ALU\|saida\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972278 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[31\] " "Latch ALU:ALU\|saida\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972278 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX2 " "Latch unidadeControle:unidadeControle\|controle_MUX2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[31\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[31\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972279 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUXN\[0\] " "Latch unidadeControle:unidadeControle\|controle_MUXN\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972279 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX3\[0\] " "Latch unidadeControle:unidadeControle\|controle_MUX3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972279 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX3\[1\] " "Latch unidadeControle:unidadeControle\|controle_MUX3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972279 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_escrita_memdados " "Latch unidadeControle:unidadeControle\|controle_escrita_memdados has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972279 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|HALT " "Latch unidadeControle:unidadeControle\|HALT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ENTER1 " "Ports D and ENA on the latch are fed by the same signal ENTER1" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972279 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_ALU\[0\] " "Latch unidadeControle:unidadeControle\|controle_ALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972279 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_ALU\[1\] " "Latch unidadeControle:unidadeControle\|controle_ALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972279 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_ALU\[2\] " "Latch unidadeControle:unidadeControle\|controle_ALU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972280 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_ALU\[3\] " "Latch unidadeControle:unidadeControle\|controle_ALU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972280 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_D2_BR " "Latch unidadeControle:unidadeControle\|controle_D2_BR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[27\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[27\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972280 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controleJAL " "Latch unidadeControle:unidadeControle\|controleJAL has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972280 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_escrita_BR " "Latch unidadeControle:unidadeControle\|controle_escrita_BR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530592972280 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530592972280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCAO_TEST\[3\] GND " "Pin \"INSTRUCAO_TEST\[3\]\" is stuck at GND" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530592980413 "|normips|INSTRUCAO_TEST[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCAO_TEST\[4\] GND " "Pin \"INSTRUCAO_TEST\[4\]\" is stuck at GND" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530592980413 "|normips|INSTRUCAO_TEST[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCAO_TEST\[5\] GND " "Pin \"INSTRUCAO_TEST\[5\]\" is stuck at GND" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530592980413 "|normips|INSTRUCAO_TEST[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCAO_TEST\[6\] GND " "Pin \"INSTRUCAO_TEST\[6\]\" is stuck at GND" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530592980413 "|normips|INSTRUCAO_TEST[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCAO_TEST\[7\] GND " "Pin \"INSTRUCAO_TEST\[7\]\" is stuck at GND" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530592980413 "|normips|INSTRUCAO_TEST[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCAO_TEST\[8\] GND " "Pin \"INSTRUCAO_TEST\[8\]\" is stuck at GND" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530592980413 "|normips|INSTRUCAO_TEST[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCAO_TEST\[9\] GND " "Pin \"INSTRUCAO_TEST\[9\]\" is stuck at GND" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530592980413 "|normips|INSTRUCAO_TEST[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCAO_TEST\[10\] GND " "Pin \"INSTRUCAO_TEST\[10\]\" is stuck at GND" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530592980413 "|normips|INSTRUCAO_TEST[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530592980413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530592980789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530592993303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530592993303 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[1\] " "No output dependent on input pin \"SWITCH\[1\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[2\] " "No output dependent on input pin \"SWITCH\[2\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[3\] " "No output dependent on input pin \"SWITCH\[3\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[4\] " "No output dependent on input pin \"SWITCH\[4\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[5\] " "No output dependent on input pin \"SWITCH\[5\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[6\] " "No output dependent on input pin \"SWITCH\[6\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[7\] " "No output dependent on input pin \"SWITCH\[7\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[8\] " "No output dependent on input pin \"SWITCH\[8\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[9\] " "No output dependent on input pin \"SWITCH\[9\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[10\] " "No output dependent on input pin \"SWITCH\[10\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[11\] " "No output dependent on input pin \"SWITCH\[11\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[12\] " "No output dependent on input pin \"SWITCH\[12\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[13\] " "No output dependent on input pin \"SWITCH\[13\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[14\] " "No output dependent on input pin \"SWITCH\[14\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[15\] " "No output dependent on input pin \"SWITCH\[15\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530592993923 "|normips|SWITCH[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1530592993923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7239 " "Implemented 7239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530592993923 ""} { "Info" "ICUT_CUT_TM_OPINS" "464 " "Implemented 464 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530592993923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6718 " "Implemented 6718 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530592993923 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1530592993923 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1530592993923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530592993923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530592993985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 01:43:13 2018 " "Processing ended: Tue Jul 03 01:43:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530592993985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530592993985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530592993985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530592993985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1530592995710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530592995716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 01:43:15 2018 " "Processing started: Tue Jul 03 01:43:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530592995716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530592995716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off normips -c normips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off normips -c normips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530592995716 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530592995861 ""}
{ "Info" "0" "" "Project  = normips" {  } {  } 0 0 "Project  = normips" 0 0 "Fitter" 0 0 1530592995861 ""}
{ "Info" "0" "" "Revision = normips" {  } {  } 0 0 "Revision = normips" 0 0 "Fitter" 0 0 1530592995861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1530592996058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1530592996058 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "normips EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"normips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530592996127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530592996207 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530592996208 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530592997079 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530592997086 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1530592997164 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530592997265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530592997265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530592997265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530592997265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530592997265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530592997265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530592997265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530592997265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530592997265 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530592997265 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 11327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530592997287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 11329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530592997287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 11331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530592997287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 11333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530592997287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 11335 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530592997287 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530592997287 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1530592997295 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1530592998514 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "409 483 " "No exact pin location assignment(s) for 409 pins of 483 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1530592999772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCKAUTO~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCKAUTO~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530593000053 ""}  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 11319 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530593000053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_cut:freq_cut\|clk_out  " "Automatically promoted node freq_cut:freq_cut\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530593000053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_cut:freq_cut\|clk_out~0 " "Destination node freq_cut:freq_cut\|clk_out~0" {  } { { "freq_cut.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/freq_cut.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 5737 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530593000053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidadeControle:unidadeControle\|Selector35~8 " "Destination node unidadeControle:unidadeControle\|Selector35~8" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 6538 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530593000053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidadeControle:unidadeControle\|Selector11~9 " "Destination node unidadeControle:unidadeControle\|Selector11~9" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 10176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530593000053 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1530593000053 ""}  } { { "freq_cut.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/freq_cut.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 2187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530593000053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|Mux32~0  " "Automatically promoted node ALU:ALU\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530593000053 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 8361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530593000053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unidadeControle:unidadeControle\|WideOr7~4  " "Automatically promoted node unidadeControle:unidadeControle\|WideOr7~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530593000053 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 8700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530593000053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unidadeControle:unidadeControle\|Selector32~2  " "Automatically promoted node unidadeControle:unidadeControle\|Selector32~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530593000053 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 9329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530593000053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unidadeControle:unidadeControle\|Selector35~12  " "Automatically promoted node unidadeControle:unidadeControle\|Selector35~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530593000053 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 0 { 0 ""} 0 6542 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530593000053 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530593000202 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530593000209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530593000237 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530593000247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530593000263 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530593000286 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530593000385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1530593000392 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530593000392 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "409 unused 2.5V 0 409 0 " "Number of I/O pins in group: 409 (unused VREF, 2.5V VCCIO, 0 input, 409 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1530593000419 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1530593000419 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1530593000419 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530593000419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530593000419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530593000419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 31 40 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530593000419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 31 34 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530593000419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530593000419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530593000419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530593000419 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1530593000419 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1530593000419 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BOTAO " "Node \"BOTAO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BOTAO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1530593002173 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1530593002173 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530593002173 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1530593002237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530593006258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530593008297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530593008361 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530593011493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530593011493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530593011533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1530593017569 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530593017569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1530593020977 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1530593020977 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530593020977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530593020992 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1530593021163 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530593021218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530593022699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530593022699 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530593024152 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "49 " "TimeQuest Timing Analyzer is analyzing 49 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1530593024286 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "normips.sdc " "Synopsys Design Constraints File file not found: 'normips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530593024293 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530593024293 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|Selector11~4  from: datab  to: combout " "Cell: unidadeControle\|Selector11~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593024329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~0  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593024329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~1  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593024329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~2  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593024329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~2  from: datad  to: combout " "Cell: unidadeControle\|WideOr7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593024329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~3  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593024329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~3  from: datad  to: combout " "Cell: unidadeControle\|WideOr7~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593024329 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1530593024329 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1530593024378 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1530593024380 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530593024383 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530593024603 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1530593026709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/output_files/normips.fit.smsg " "Generated suppressed messages file C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/output_files/normips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530593027300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1345 " "Peak virtual memory: 1345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530593029526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 01:43:49 2018 " "Processing ended: Tue Jul 03 01:43:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530593029526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530593029526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530593029526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530593029526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530593031771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530593031777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 01:43:51 2018 " "Processing started: Tue Jul 03 01:43:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530593031777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530593031777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off normips -c normips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off normips -c normips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530593031777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1530593032393 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530593035695 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530593035842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530593036445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 01:43:56 2018 " "Processing ended: Tue Jul 03 01:43:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530593036445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530593036445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530593036445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530593036445 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530593037146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530593038345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530593038351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 01:43:57 2018 " "Processing started: Tue Jul 03 01:43:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530593038351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593038351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta normips -c normips " "Command: quartus_sta normips -c normips" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593038351 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1530593038493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593038836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593038836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593038925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593038925 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "49 " "TimeQuest Timing Analyzer is analyzing 49 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593039808 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "normips.sdc " "Synopsys Design Constraints File file not found: 'normips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593039983 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593039983 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq_cut:freq_cut\|clk_out freq_cut:freq_cut\|clk_out " "create_clock -period 1.000 -name freq_cut:freq_cut\|clk_out freq_cut:freq_cut\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530593040011 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCKAUTO CLOCKAUTO " "create_clock -period 1.000 -name CLOCKAUTO CLOCKAUTO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530593040011 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " "create_clock -period 1.000 -name memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530593040011 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unidadeControle:unidadeControle\|controle_ALU\[1\] unidadeControle:unidadeControle\|controle_ALU\[1\] " "create_clock -period 1.000 -name unidadeControle:unidadeControle\|controle_ALU\[1\] unidadeControle:unidadeControle\|controle_ALU\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530593040011 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593040011 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|Selector11~4  from: datab  to: combout " "Cell: unidadeControle\|Selector11~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593040025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~0  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593040025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~1  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593040025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~2  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593040025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~2  from: datad  to: combout " "Cell: unidadeControle\|WideOr7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593040025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~3  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593040025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~3  from: datad  to: combout " "Cell: unidadeControle\|WideOr7~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593040025 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593040025 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593040056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593040056 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1530593040056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530593040094 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1530593040726 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593040726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -136.721 " "Worst-case setup slack is -136.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -136.721           -2111.356 unidadeControle:unidadeControle\|controle_ALU\[1\]  " " -136.721           -2111.356 unidadeControle:unidadeControle\|controle_ALU\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.437          -12059.526 freq_cut:freq_cut\|clk_out  " "  -38.437          -12059.526 freq_cut:freq_cut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.718           -2861.192 CLOCKAUTO  " "  -15.718           -2861.192 CLOCKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.424             -14.118 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]  " "   -4.424             -14.118 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593040731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.421 " "Worst-case hold slack is -7.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.421             -65.169 freq_cut:freq_cut\|clk_out  " "   -7.421             -65.169 freq_cut:freq_cut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.846             -78.904 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]  " "   -6.846             -78.904 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.893            -134.405 unidadeControle:unidadeControle\|controle_ALU\[1\]  " "   -4.893            -134.405 unidadeControle:unidadeControle\|controle_ALU\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.835              -3.029 CLOCKAUTO  " "   -2.835              -3.029 CLOCKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593040798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593040803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593040857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -677.748 CLOCKAUTO  " "   -3.000            -677.748 CLOCKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -1510.244 freq_cut:freq_cut\|clk_out  " "   -2.693           -1510.244 freq_cut:freq_cut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653             -18.752 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]  " "   -0.653             -18.752 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 unidadeControle:unidadeControle\|controle_ALU\[1\]  " "    0.402               0.000 unidadeControle:unidadeControle\|controle_ALU\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593040862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593040862 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530593043348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593043401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593044986 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|Selector11~4  from: datab  to: combout " "Cell: unidadeControle\|Selector11~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593045335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~0  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593045335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~1  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593045335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~2  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593045335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~2  from: datad  to: combout " "Cell: unidadeControle\|WideOr7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593045335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~3  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593045335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~3  from: datad  to: combout " "Cell: unidadeControle\|WideOr7~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593045335 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593045335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593045337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1530593045470 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593045470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -123.154 " "Worst-case setup slack is -123.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -123.154           -1902.491 unidadeControle:unidadeControle\|controle_ALU\[1\]  " " -123.154           -1902.491 unidadeControle:unidadeControle\|controle_ALU\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.298          -10947.955 freq_cut:freq_cut\|clk_out  " "  -35.298          -10947.955 freq_cut:freq_cut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.325           -2581.871 CLOCKAUTO  " "  -14.325           -2581.871 CLOCKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.029             -13.513 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]  " "   -4.029             -13.513 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593045470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.667 " "Worst-case hold slack is -6.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.667             -58.971 freq_cut:freq_cut\|clk_out  " "   -6.667             -58.971 freq_cut:freq_cut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.138             -70.176 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]  " "   -6.138             -70.176 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.520            -124.744 unidadeControle:unidadeControle\|controle_ALU\[1\]  " "   -4.520            -124.744 unidadeControle:unidadeControle\|controle_ALU\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.578              -2.675 CLOCKAUTO  " "   -2.578              -2.675 CLOCKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593045557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593045566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593045573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -677.704 CLOCKAUTO  " "   -3.000            -677.704 CLOCKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -1510.112 freq_cut:freq_cut\|clk_out  " "   -2.649           -1510.112 freq_cut:freq_cut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642             -15.485 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]  " "   -0.642             -15.485 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 unidadeControle:unidadeControle\|controle_ALU\[1\]  " "    0.194               0.000 unidadeControle:unidadeControle\|controle_ALU\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593045582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593045582 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530593048019 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|Selector11~4  from: datab  to: combout " "Cell: unidadeControle\|Selector11~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593048452 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~0  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593048452 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~1  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593048452 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~2  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593048452 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~2  from: datad  to: combout " "Cell: unidadeControle\|WideOr7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593048452 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~3  from: dataa  to: combout " "Cell: unidadeControle\|WideOr7~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593048452 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unidadeControle\|WideOr7~3  from: datad  to: combout " "Cell: unidadeControle\|WideOr7~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530593048452 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593048452 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593048454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1530593048523 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593048523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -67.488 " "Worst-case setup slack is -67.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -67.488           -1031.638 unidadeControle:unidadeControle\|controle_ALU\[1\]  " "  -67.488           -1031.638 unidadeControle:unidadeControle\|controle_ALU\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.248           -5776.385 freq_cut:freq_cut\|clk_out  " "  -19.248           -5776.385 freq_cut:freq_cut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.176           -1252.507 CLOCKAUTO  " "   -8.176           -1252.507 CLOCKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.977              -4.960 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]  " "   -1.977              -4.960 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593048532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.925 " "Worst-case hold slack is -3.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.925             -34.767 freq_cut:freq_cut\|clk_out  " "   -3.925             -34.767 freq_cut:freq_cut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.675             -43.355 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]  " "   -3.675             -43.355 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.519             -69.842 unidadeControle:unidadeControle\|controle_ALU\[1\]  " "   -2.519             -69.842 unidadeControle:unidadeControle\|controle_ALU\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.534              -1.766 CLOCKAUTO  " "   -1.534              -1.766 CLOCKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593048606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593048616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593048626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -559.438 CLOCKAUTO  " "   -3.000            -559.438 CLOCKAUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1172.000 freq_cut:freq_cut\|clk_out  " "   -1.000           -1172.000 freq_cut:freq_cut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.756 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]  " "   -0.113              -0.756 memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 unidadeControle:unidadeControle\|controle_ALU\[1\]  " "    0.087               0.000 unidadeControle:unidadeControle\|controle_ALU\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530593048638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593048638 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593053090 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593053097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "814 " "Peak virtual memory: 814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530593053469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 01:44:13 2018 " "Processing ended: Tue Jul 03 01:44:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530593053469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530593053469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530593053469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593053469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530593055731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530593055738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 01:44:15 2018 " "Processing started: Tue Jul 03 01:44:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530593055738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1530593055738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off normips -c normips " "Command: quartus_eda --read_settings_files=off --write_settings_files=off normips -c normips" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1530593055738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1530593056451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "normips.vo C:/home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/ simulation " "Generated file normips.vo in folder \"C:/home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1530593057795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530593058001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 01:44:18 2018 " "Processing ended: Tue Jul 03 01:44:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530593058001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530593058001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530593058001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1530593058001 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 180 s " "Quartus Prime Full Compilation was successful. 0 errors, 180 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1530593058722 ""}
