\doxysection{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank1___type_def}\index{FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}}


Flexible Memory Controller.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BTCR} [8]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PCSCNTR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller. 

Definition at line \textbf{ 500} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_f_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}} 
\index{FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}!BTCR@{BTCR}}
\index{BTCR@{BTCR}!FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}}
\doxysubsubsection{BTCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BTCR[8]}

NOR/\+PSRAM chip-\/select control register(\+BCR) and chip-\/select timing register(\+BTR), Address offset\+: 0x00-\/1C 

Definition at line \textbf{ 502} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_c___bank1___type_def_a8568c7b4767d087f8c61e56686a65362}} 
\index{FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}!PCSCNTR@{PCSCNTR}}
\index{PCSCNTR@{PCSCNTR}!FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}}
\doxysubsubsection{PCSCNTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PCSCNTR}

PSRAM chip-\/select counter register, Address offset\+: 0x20 

Definition at line \textbf{ 503} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
